/*Copyright (c) 2022-2025 Douglas H. Summerville (dsummer@binghamton.edu) 
 *
 *Created from scraped data which is Copyright (c) 2022 Raspberry Pi (Trading) Ltd.
 *
 *Permission is hereby granted, free of charge, to any person obtaining a copy
 *of this software and associated documentation files (the "Software"), to deal
 *in the Software without restriction, including without limitation the rights
 *to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 *copies of the Software, and to permit persons to whom the Software is
 *furnished to do so, subject to the following conditions:
 *
 *The above copyright notice and this permission notice shall be included in all
 *copies or substantial portions of the Software.
 *
 *THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 *IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 *FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 *AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 *LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 *OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 *SOFTWARE.
 */

#ifndef USB_DEVICE_DPRAM_H
#define USB_DEVICE_DPRAM_H

#include <stdint.h>

#define ALL1 ((uint32_t)0xFFFFFFFF)

/*SETUP_PACKET_LOW Register macros*/

#define USB_DEVICE_DPRAM_SETUP_PACKET_LOW_WVALUE(v) (((v)&0xffff)<<16)
#define USB_DEVICE_DPRAM_SETUP_PACKET_LOW_WVALUE_MASK USB_DEVICE_DPRAM_SETUP_PACKET_LOW_WVALUE(ALL1)
#define USB_DEVICE_DPRAM_SETUP_PACKET_LOW_BREQUEST(v) (((v)&0xff)<<8)
#define USB_DEVICE_DPRAM_SETUP_PACKET_LOW_BREQUEST_MASK USB_DEVICE_DPRAM_SETUP_PACKET_LOW_BREQUEST(ALL1)
#define USB_DEVICE_DPRAM_SETUP_PACKET_LOW_BMREQUESTTYPE(v) (((v)&0xff)<<0)
#define USB_DEVICE_DPRAM_SETUP_PACKET_LOW_BMREQUESTTYPE_MASK USB_DEVICE_DPRAM_SETUP_PACKET_LOW_BMREQUESTTYPE(ALL1)

/*SETUP_PACKET_HIGH Register macros*/

#define USB_DEVICE_DPRAM_SETUP_PACKET_HIGH_WLENGTH(v) (((v)&0xffff)<<16)
#define USB_DEVICE_DPRAM_SETUP_PACKET_HIGH_WLENGTH_MASK USB_DEVICE_DPRAM_SETUP_PACKET_HIGH_WLENGTH(ALL1)
#define USB_DEVICE_DPRAM_SETUP_PACKET_HIGH_WINDEX(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_SETUP_PACKET_HIGH_WINDEX_MASK USB_DEVICE_DPRAM_SETUP_PACKET_HIGH_WINDEX(ALL1)

/*EP1_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP1_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP1_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP1_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP1_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP1_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP1_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP1_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP1_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP1_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP1_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP1_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP1_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP1_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP2_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP2_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP2_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP2_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP2_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP2_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP2_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP2_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP2_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP2_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP2_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP2_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP2_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP2_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP3_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP3_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP3_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP3_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP3_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP3_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP3_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP3_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP3_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP3_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP3_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP3_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP3_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP3_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP4_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP4_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP4_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP4_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP4_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP4_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP4_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP4_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP4_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP4_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP4_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP4_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP4_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP4_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP5_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP5_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP5_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP5_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP5_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP5_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP5_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP5_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP5_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP5_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP5_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP5_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP5_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP5_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP6_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP6_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP6_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP6_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP6_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP6_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP6_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP6_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP6_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP6_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP6_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP6_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP6_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP6_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP7_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP7_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP7_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP7_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP7_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP7_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP7_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP7_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP7_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP7_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP7_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP7_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP7_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP7_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP8_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP8_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP8_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP8_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP8_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP8_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP8_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP8_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP8_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP8_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP8_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP8_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP8_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP8_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP9_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP9_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP9_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP9_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP9_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP9_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP9_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP9_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP9_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP9_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP9_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP9_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP9_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP9_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP10_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP10_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP10_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP10_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP10_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP10_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP10_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP10_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP10_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP10_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP10_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP10_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP10_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP10_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP11_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP11_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP11_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP11_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP11_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP11_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP11_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP11_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP11_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP11_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP11_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP11_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP11_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP11_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP12_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP12_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP12_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP12_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP12_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP12_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP12_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP12_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP12_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP12_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP12_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP12_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP12_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP12_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP13_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP13_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP13_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP13_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP13_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP13_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP13_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP13_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP13_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP13_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP13_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP13_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP13_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP13_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP14_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP14_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP14_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP14_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP14_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP14_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP14_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP14_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP14_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP14_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP14_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP14_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP14_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP14_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP15_IN_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP15_IN_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP15_IN_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP15_IN_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP15_IN_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP15_IN_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP15_IN_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP15_OUT_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_ENABLE(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_ENABLE_MASK USB_DEVICE_DPRAM_EP15_OUT_CONTROL_ENABLE(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_DOUBLE_BUFFERED(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_DOUBLE_BUFFERED_MASK USB_DEVICE_DPRAM_EP15_OUT_CONTROL_DOUBLE_BUFFERED(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_PER_BUFF(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_PER_BUFF_MASK USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_PER_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(v) (((v)&0x1)<<28)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF_MASK USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_PER_DOUBLE_BUFF(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE(v) (((v)&0x3)<<26)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE_MASK USB_DEVICE_DPRAM_EP15_OUT_CONTROL_ENDPOINT_TYPE(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_ON_STALL(v) (((v)&0x1)<<17)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_ON_STALL_MASK USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_ON_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_ON_NAK(v) (((v)&0x1)<<16)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_ON_NAK_MASK USB_DEVICE_DPRAM_EP15_OUT_CONTROL_INTERRUPT_ON_NAK(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_BUFFER_ADDRESS(v) (((v)&0xffff)<<0)
#define USB_DEVICE_DPRAM_EP15_OUT_CONTROL_BUFFER_ADDRESS_MASK USB_DEVICE_DPRAM_EP15_OUT_CONTROL_BUFFER_ADDRESS(ALL1)

/*EP0_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP0_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP0_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP0_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP1_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP1_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP1_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP1_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP2_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP2_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP2_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP2_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP3_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP3_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP3_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP3_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP4_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP4_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP4_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP4_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP5_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP5_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP5_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP5_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP6_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP6_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP6_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP6_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP7_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP7_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP7_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP7_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP8_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP8_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP8_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP8_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP9_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP9_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP9_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP9_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP10_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP10_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP10_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP10_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP11_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP11_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP11_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP11_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP12_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP12_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP12_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP12_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP13_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP13_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP13_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP13_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP14_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP14_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP14_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP14_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP15_IN_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP15_IN_BUFFER_CONTROL_LENGTH_0(ALL1)

/*EP15_OUT_BUFFER_CONTROL Register macros*/

#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_FULL_1(v) (((v)&0x1)<<31)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_FULL_1_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_FULL_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LAST_1(v) (((v)&0x1)<<30)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LAST_1_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LAST_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_PID_1(v) (((v)&0x1)<<29)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_PID_1_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_PID_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(v) (((v)&0x3)<<27)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_DOUBLE_BUFFER_ISO_OFFSET(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_AVAILABLE_1(v) (((v)&0x1)<<26)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_AVAILABLE_1_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_AVAILABLE_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LENGTH_1(v) (((v)&0x3ff)<<16)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LENGTH_1_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LENGTH_1(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_FULL_0(v) (((v)&0x1)<<15)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_FULL_0_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_FULL_0(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LAST_0(v) (((v)&0x1)<<14)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LAST_0_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LAST_0(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_PID_0(v) (((v)&0x1)<<13)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_PID_0_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_PID_0(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_RESET(v) (((v)&0x1)<<12)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_RESET_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_RESET(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_STALL(v) (((v)&0x1)<<11)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_STALL_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_STALL(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_AVAILABLE_0(v) (((v)&0x1)<<10)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_AVAILABLE_0_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_AVAILABLE_0(ALL1)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LENGTH_0(v) (((v)&0x3ff)<<0)
#define USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LENGTH_0_MASK USB_DEVICE_DPRAM_EP15_OUT_BUFFER_CONTROL_LENGTH_0(ALL1)
#endif