{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652815386231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652815386231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 16:23:06 2022 " "Processing started: Tue May 17 16:23:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652815386231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652815386231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prueba_FPGA -c Prueba_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prueba_FPGA -c Prueba_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652815386231 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652815387730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "string_tx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file string_tx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 string_tx_uart-a_string_tx_uart " "Found design unit 1: string_tx_uart-a_string_tx_uart" {  } { { "string_tx_uart.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/string_tx_uart.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388840 ""} { "Info" "ISGN_ENTITY_NAME" "1 string_tx_uart " "Found entity 1: string_tx_uart" {  } { { "string_tx_uart.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/string_tx_uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652815388840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_con_q/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_con_q/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-a_contador " "Found design unit 1: contador-a_contador" {  } { { "Contador_con_q/contador.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/Contador_con_q/contador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388850 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador_con_q/contador.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/Contador_con_q/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652815388850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-a_UART " "Found design unit 1: UART-a_UART" {  } { { "UART/UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/UART.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388870 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/UART.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652815388870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/tx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/tx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_uart-a_tx_uart " "Found design unit 1: tx_uart-a_tx_uart" {  } { { "UART/TX_UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/TX_UART.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388890 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Found entity 1: tx_uart" {  } { { "UART/TX_UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/TX_UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652815388890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/rx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_uart-a_rx_uart " "Found design unit 1: rx_uart-a_rx_uart" {  } { { "UART/RX_UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/RX_UART.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388910 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "UART/RX_UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/RX_UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652815388910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_integrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tp_integrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP_integrador-a_TP_integrador " "Found design unit 1: TP_integrador-a_TP_integrador" {  } { { "TP_Integrador.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/TP_Integrador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388930 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP_integrador " "Found entity 1: TP_integrador" {  } { { "TP_Integrador.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/TP_Integrador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652815388930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paquete_uart.vhd 1 0 " "Found 1 design units, including 0 entities, in source file paquete_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 paquete_uart " "Found design unit 1: paquete_uart" {  } { { "paquete_uart.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/paquete_uart.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652815388940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi_paquete.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mi_paquete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mi_paquete " "Found design unit 1: mi_paquete" {  } { { "mi_paquete.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/mi_paquete.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652815388960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica-a_logica " "Found design unit 1: logica-a_logica" {  } { { "logica.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/logica.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388980 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica " "Found entity 1: logica" {  } { { "logica.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/logica.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652815388980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652815388980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP_Integrador " "Elaborating entity \"TP_Integrador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652815389080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:ut_uart " "Elaborating entity \"UART\" for hierarchy \"UART:ut_uart\"" {  } { { "TP_Integrador.vhd" "ut_uart" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/TP_Integrador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652815389090 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_done UART.vhd(23) " "Verilog HDL or VHDL warning at UART.vhd(23): object \"rx_done\" assigned a value but never read" {  } { { "UART/UART.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/UART.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1652815389090 "|TP_Integrador|UART:ut_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador UART:ut_uart\|contador:ut_clk_tx " "Elaborating entity \"contador\" for hierarchy \"UART:ut_uart\|contador:ut_clk_tx\"" {  } { { "UART/UART.vhd" "ut_clk_tx" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/UART.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652815389100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador UART:ut_uart\|contador:ut_clk_rx " "Elaborating entity \"contador\" for hierarchy \"UART:ut_uart\|contador:ut_clk_rx\"" {  } { { "UART/UART.vhd" "ut_clk_rx" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/UART.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652815389110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_uart UART:ut_uart\|tx_uart:ut_tx_uart " "Elaborating entity \"tx_uart\" for hierarchy \"UART:ut_uart\|tx_uart:ut_tx_uart\"" {  } { { "UART/UART.vhd" "ut_tx_uart" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/UART.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652815389120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_uart UART:ut_uart\|rx_uart:ut_rx_uart " "Elaborating entity \"rx_uart\" for hierarchy \"UART:ut_uart\|rx_uart:ut_rx_uart\"" {  } { { "UART/UART.vhd" "ut_rx_uart" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/UART/UART.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652815389130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica logica:ut_logica " "Elaborating entity \"logica\" for hierarchy \"logica:ut_logica\"" {  } { { "TP_Integrador.vhd" "ut_logica" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/TP_Integrador.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652815389140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador logica:ut_logica\|contador:ut_clk_tx " "Elaborating entity \"contador\" for hierarchy \"logica:ut_logica\|contador:ut_clk_tx\"" {  } { { "logica.vhd" "ut_clk_tx" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/logica.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652815389180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652815390380 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1652815390640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652815391080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652815391080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "TP_Integrador.vhd" "" { Text "C:/Users/rvigiani/OneDrive - Noanet S.A/Experimentos Arduino/Laboratorios Remotos/LabRem-SistemasDig/Prueba_FPGA/TP_Integrador.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652815391490 "|TP_integrador|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1652815391490 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652815391490 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652815391490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652815391490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652815391490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652815391550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 16:23:11 2022 " "Processing ended: Tue May 17 16:23:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652815391550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652815391550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652815391550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652815391550 ""}
