{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612718065495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612718065496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 01:14:25 2021 " "Processing started: Mon Feb 08 01:14:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612718065496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612718065496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc -c soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc -c soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612718065496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1612718065759 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte mouse.v(24) " "Verilog HDL Declaration warning at mouse.v(24): \"byte\" is SystemVerilog-2005 keyword" {  } { { "mouse.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/mouse.v" 24 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1612718065894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "mouse.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/mouse.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718065896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718065896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_intf-ps2_intf_arch " "Found design unit 1: ps2_intf-ps2_intf_arch" {  } { { "ps2_intf.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/ps2_intf.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066479 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "ps2_intf.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/ps2_intf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_io.v 1 1 " "Found 1 design units, including 1 entities, in source file data_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_io " "Found entity 1: data_io" {  } { { "data_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/data_io.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_io.v 1 1 " "Found 1 design units, including 1 entities, in source file user_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_io " "Found entity 1: user_io" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OSD_COLOR osd_color osd.v(31) " "Verilog HDL Declaration information at osd.v(31): object \"OSD_COLOR\" differs only in case from object \"osd_color\" in the same scope" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612718066510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "osd.v 1 1 " "Found 1 design units, including 1 entities, in source file osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/sdram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066518 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "T80_Reg.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80_Reg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066521 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "T80_Reg.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80_Reg.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "T80_Pack.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80_Pack.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "T80_MCode.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80_MCode.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066534 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "T80_MCode.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80_MCode.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "T80_ALU.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80_ALU.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066539 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "T80_ALU.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80_ALU.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "T80.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066545 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "T80.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hs HS vga.v(24) " "Verilog HDL Declaration information at vga.v(24): object \"hs\" differs only in case from object \"HS\" in the same scope" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612718066558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vs VS vga.v(25) " "Verilog HDL Declaration information at vga.v(25): object \"vs\" differs only in case from object \"VS\" in the same scope" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612718066558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066559 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "byte keyboard.v(13) " "Verilog HDL Declaration warning at keyboard.v(13): \"byte\" is SystemVerilog-2005 keyword" {  } { { "keyboard.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/keyboard.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1612718066564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718066565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718066565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc " "Elaborating entity \"soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612718066605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_io user_io:user_io " "Elaborating entity \"user_io\" for hierarchy \"user_io:user_io\"" {  } { { "soc.v" "user_io" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066627 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "spi_sck user_io.v(88) " "Verilog HDL warning at user_io.v(88): assignments to spi_sck create a combinational loop" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 88 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1612718066629 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(162) " "Verilog HDL assignment warning at user_io.v(162): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066630 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(227) " "Verilog HDL assignment warning at user_io.v(227): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066630 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 user_io.v(292) " "Verilog HDL assignment warning at user_io.v(292): truncated value with size 32 to match size of target (6)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066631 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 user_io.v(303) " "Verilog HDL assignment warning at user_io.v(303): truncated value with size 32 to match size of target (6)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066631 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(355) " "Verilog HDL assignment warning at user_io.v(355): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066632 "|soc|user_io:user_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 user_io.v(361) " "Verilog HDL assignment warning at user_io.v(361): truncated value with size 32 to match size of target (3)" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066632 "|soc|user_io:user_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard\"" {  } { { "soc.v" "keyboard" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_extended keyboard.v(18) " "Verilog HDL or VHDL warning at keyboard.v(18): object \"key_extended\" assigned a value but never read" {  } { { "keyboard.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/keyboard.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1612718066665 "|soc|keyboard:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_intf keyboard:keyboard\|ps2_intf:ps2_keyboard " "Elaborating entity \"ps2_intf\" for hierarchy \"keyboard:keyboard\|ps2_intf:ps2_keyboard\"" {  } { { "keyboard.v" "ps2_keyboard" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/keyboard.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse mouse:mouse " "Elaborating entity \"mouse\" for hierarchy \"mouse:mouse\"" {  } { { "soc.v" "mouse" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd osd:osd " "Elaborating entity \"osd\" for hierarchy \"osd:osd\"" {  } { { "soc.v" "osd" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(146) " "Verilog HDL assignment warning at osd.v(146): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066702 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(147) " "Verilog HDL assignment warning at osd.v(147): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066702 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(148) " "Verilog HDL assignment warning at osd.v(148): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066702 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 osd.v(149) " "Verilog HDL assignment warning at osd.v(149): truncated value with size 32 to match size of target (10)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066702 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 osd.v(165) " "Verilog HDL assignment warning at osd.v(165): truncated value with size 10 to match size of target (8)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066703 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 osd.v(166) " "Verilog HDL assignment warning at osd.v(166): truncated value with size 10 to match size of target (7)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066703 "|soc|osd:osd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 osd.v(174) " "Verilog HDL assignment warning at osd.v(174): truncated value with size 32 to match size of target (3)" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718066703 "|soc|osd:osd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "soc.v" "vga" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vmem_byte vga.v(119) " "Verilog HDL or VHDL warning at vga.v(119): object \"vmem_byte\" assigned a value but never read" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1612718066740 "|soc|vga:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdram " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdram\"" {  } { { "soc.v" "sdram" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s T80s:T80s " "Elaborating entity \"T80s\" for hierarchy \"T80s:T80s\"" {  } { { "soc.v" "T80s" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 T80s:T80s\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"T80s:T80s\|T80:u0\"" {  } { { "T80s.vhd" "u0" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode T80s:T80s\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"T80s:T80s\|T80:u0\|T80_MCode:mcode\"" {  } { { "T80.vhd" "mcode" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718066891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU T80s:T80s\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"T80s:T80s\|T80:u0\|T80_ALU:alu\"" {  } { { "T80.vhd" "alu" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg T80s:T80s\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"T80s:T80s\|T80:u0\|T80_Reg:Regs\"" {  } { { "T80.vhd" "Regs" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_io data_io:data_io " "Elaborating entity \"data_io\" for hierarchy \"data_io:data_io\"" {  } { { "soc.v" "data_io" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 data_io.v(73) " "Verilog HDL assignment warning at data_io.v(73): truncated value with size 32 to match size of target (25)" {  } { { "data_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/data_io.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1612718067195 "|soc|data_io:data_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll " "Elaborating entity \"pll\" for hierarchy \"pll:pll\"" {  } { { "soc.v" "pll" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll\|altpll:altpll_component " "Instantiated megafunction \"pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 27 " "Parameter \"clk1_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 32 " "Parameter \"clk1_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 27 " "Parameter \"clk2_divide_by\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 32 " "Parameter \"clk2_multiply_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -2500 " "Parameter \"clk2_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067270 ""}  } { { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612718067270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718067330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718067330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718067332 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "user_io:user_io\|spi_sck~synth " "Found clock multiplexer user_io:user_io\|spi_sck~synth" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 88 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1612718068157 "|soc|user_io:user_io|spi_sck"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1612718068157 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga:vga\|vmem_rtl_0 " "Inferred dual-clock RAM node \"vga:vga\|vmem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1612718068196 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "osd:osd\|osd_buffer_rtl_0 " "Inferred dual-clock RAM node \"osd:osd\|osd_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1612718068197 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga:vga\|cursor_data " "RAM logic \"vga:vga\|cursor_data\" is uninferred due to inappropriate RAM size" {  } { { "vga.v" "cursor_data" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 79 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1612718068197 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga:vga\|cursor_mask " "RAM logic \"vga:vga\|cursor_mask\" is uninferred due to inappropriate RAM size" {  } { { "vga.v" "cursor_mask" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 78 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1612718068197 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "user_io:user_io\|ps2_mouse_fifo " "RAM logic \"user_io:user_io\|ps2_mouse_fifo\" is uninferred due to inappropriate RAM size" {  } { { "user_io.v" "ps2_mouse_fifo" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 209 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1612718068197 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "user_io:user_io\|ps2_kbd_fifo " "RAM logic \"user_io:user_io\|ps2_kbd_fifo\" is uninferred due to inappropriate RAM size" {  } { { "user_io.v" "ps2_kbd_fifo" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 144 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1612718068197 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1612718068197 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga:vga\|vmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga:vga\|vmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16000 " "Parameter NUMWORDS_A set to 16000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16000 " "Parameter NUMWORDS_B set to 16000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "osd:osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"osd:osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1612718071346 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1612718071346 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1612718071346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga\|altsyncram:vmem_rtl_0 " "Elaborated megafunction instantiation \"vga:vga\|altsyncram:vmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga\|altsyncram:vmem_rtl_0 " "Instantiated megafunction \"vga:vga\|altsyncram:vmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16000 " "Parameter \"NUMWORDS_A\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16000 " "Parameter \"NUMWORDS_B\" = \"16000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072148 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612718072148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8d1 " "Found entity 1: altsyncram_u8d1" {  } { { "db/altsyncram_u8d1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/altsyncram_u8d1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718072215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718072215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718072311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718072311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718072406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718072406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718072501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718072501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "osd:osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"osd:osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "osd:osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"osd:osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612718072568 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612718072568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66d1 " "Found entity 1: altsyncram_66d1" {  } { { "db/altsyncram_66d1.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/altsyncram_66d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612718072625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612718072625 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1612718073289 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "T80.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80.vhd" 982 -1 0 } } { "T80.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80.vhd" 357 -1 0 } } { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80s.vhd" 90 -1 0 } } { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80s.vhd" 87 -1 0 } } { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80s.vhd" 89 -1 0 } } { "T80s.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80s.vhd" 88 -1 0 } } { "T80.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/T80.vhd" 109 -1 0 } } { "ps2_intf.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/ps2_intf.vhd" 69 -1 0 } } { "ps2_intf.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/ps2_intf.vhd" 68 -1 0 } } { "ps2_intf.vhd" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/ps2_intf.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1612718073491 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1612718073491 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQML GND " "Pin \"SDRAM_DQML\" is stuck at GND" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1612718077900 "|soc|SDRAM_DQML"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_DQMH GND " "Pin \"SDRAM_DQMH\" is stuck at GND" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1612718077900 "|soc|SDRAM_DQMH"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1612718077900 "|soc|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1612718077900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1612718078172 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1612718087143 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_y\[1\] " "Logic cell \"vga:vga\|cursor_map_y\[1\]\"" {  } { { "vga.v" "cursor_map_y\[1\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_y\[0\] " "Logic cell \"vga:vga\|cursor_map_y\[0\]\"" {  } { { "vga.v" "cursor_map_y\[0\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_y\[2\] " "Logic cell \"vga:vga\|cursor_map_y\[2\]\"" {  } { { "vga.v" "cursor_map_y\[2\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_x\[1\] " "Logic cell \"vga:vga\|cursor_map_x\[1\]\"" {  } { { "vga.v" "cursor_map_x\[1\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_x\[0\] " "Logic cell \"vga:vga\|cursor_map_x\[0\]\"" {  } { { "vga.v" "cursor_map_x\[0\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_x\[2\] " "Logic cell \"vga:vga\|cursor_map_x\[2\]\"" {  } { { "vga.v" "cursor_map_x\[2\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_y\[7\] " "Logic cell \"vga:vga\|cursor_map_y\[7\]\"" {  } { { "vga.v" "cursor_map_y\[7\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_y\[6\] " "Logic cell \"vga:vga\|cursor_map_y\[6\]\"" {  } { { "vga.v" "cursor_map_y\[6\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_y\[5\] " "Logic cell \"vga:vga\|cursor_map_y\[5\]\"" {  } { { "vga.v" "cursor_map_y\[5\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_y\[4\] " "Logic cell \"vga:vga\|cursor_map_y\[4\]\"" {  } { { "vga.v" "cursor_map_y\[4\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_y\[3\] " "Logic cell \"vga:vga\|cursor_map_y\[3\]\"" {  } { { "vga.v" "cursor_map_y\[3\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 113 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_x\[7\] " "Logic cell \"vga:vga\|cursor_map_x\[7\]\"" {  } { { "vga.v" "cursor_map_x\[7\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_x\[6\] " "Logic cell \"vga:vga\|cursor_map_x\[6\]\"" {  } { { "vga.v" "cursor_map_x\[6\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_x\[5\] " "Logic cell \"vga:vga\|cursor_map_x\[5\]\"" {  } { { "vga.v" "cursor_map_x\[5\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_x\[4\] " "Logic cell \"vga:vga\|cursor_map_x\[4\]\"" {  } { { "vga.v" "cursor_map_x\[4\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga:vga\|cursor_map_x\[3\] " "Logic cell \"vga:vga\|cursor_map_x\[3\]\"" {  } { { "vga.v" "cursor_map_x\[3\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 112 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[1\] " "Logic cell \"user_io:user_io\|serial_out_byte\[1\]\"" {  } { { "user_io.v" "serial_out_byte\[1\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[2\] " "Logic cell \"user_io:user_io\|serial_out_byte\[2\]\"" {  } { { "user_io.v" "serial_out_byte\[2\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[3\] " "Logic cell \"user_io:user_io\|serial_out_byte\[3\]\"" {  } { { "user_io.v" "serial_out_byte\[3\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[0\] " "Logic cell \"user_io:user_io\|serial_out_byte\[0\]\"" {  } { { "user_io.v" "serial_out_byte\[0\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[5\] " "Logic cell \"user_io:user_io\|serial_out_byte\[5\]\"" {  } { { "user_io.v" "serial_out_byte\[5\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[6\] " "Logic cell \"user_io:user_io\|serial_out_byte\[6\]\"" {  } { { "user_io.v" "serial_out_byte\[6\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[7\] " "Logic cell \"user_io:user_io\|serial_out_byte\[7\]\"" {  } { { "user_io.v" "serial_out_byte\[7\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|serial_out_byte\[4\] " "Logic cell \"user_io:user_io\|serial_out_byte\[4\]\"" {  } { { "user_io.v" "serial_out_byte\[4\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 282 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[7\] " "Logic cell \"user_io:user_io\|spi_sck_D\[7\]\"" {  } { { "user_io.v" "spi_sck_D\[7\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[6\] " "Logic cell \"user_io:user_io\|spi_sck_D\[6\]\"" {  } { { "user_io.v" "spi_sck_D\[6\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[5\] " "Logic cell \"user_io:user_io\|spi_sck_D\[5\]\"" {  } { { "user_io.v" "spi_sck_D\[5\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[4\] " "Logic cell \"user_io:user_io\|spi_sck_D\[4\]\"" {  } { { "user_io.v" "spi_sck_D\[4\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[3\] " "Logic cell \"user_io:user_io\|spi_sck_D\[3\]\"" {  } { { "user_io.v" "spi_sck_D\[3\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[2\] " "Logic cell \"user_io:user_io\|spi_sck_D\[2\]\"" {  } { { "user_io.v" "spi_sck_D\[2\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[1\] " "Logic cell \"user_io:user_io\|spi_sck_D\[1\]\"" {  } { { "user_io.v" "spi_sck_D\[1\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""} { "Info" "ISCL_SCL_CELL_NAME" "user_io:user_io\|spi_sck_D\[0\] " "Logic cell \"user_io:user_io\|spi_sck_D\[0\]\"" {  } { { "user_io.v" "spi_sck_D\[0\]" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087158 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1612718087158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.map.smsg " "Generated suppressed messages file F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1612718087258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1612718087458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087458 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087677 "|soc|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SS4 " "No output dependent on input pin \"SPI_SS4\"" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718087677 "|soc|SPI_SS4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1612718087677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3867 " "Implemented 3867 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1612718087678 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1612718087678 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1612718087678 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3774 " "Implemented 3774 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1612718087678 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1612718087678 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1612718087678 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1612718087678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612718087710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 01:14:47 2021 " "Processing ended: Mon Feb 08 01:14:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612718087710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612718087710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612718087710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612718087710 ""}
