/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [13:0] _04_;
  wire [9:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [11:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [21:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = celloutsig_0_17z[3] ? celloutsig_0_5z[0] : celloutsig_0_16z;
  assign celloutsig_1_0z = ~(in_data[111] | in_data[97]);
  assign celloutsig_1_19z = ~(celloutsig_1_14z | celloutsig_1_14z);
  assign celloutsig_1_12z = ~_02_;
  assign celloutsig_0_10z = ~((celloutsig_0_2z[1] | celloutsig_0_7z[1]) & celloutsig_0_7z[3]);
  assign celloutsig_1_6z = ~((celloutsig_1_3z[4] | celloutsig_1_2z[0]) & (celloutsig_1_0z | celloutsig_1_5z[18]));
  assign celloutsig_0_18z = celloutsig_0_10z | ~(celloutsig_0_13z);
  assign celloutsig_0_63z = celloutsig_0_24z | celloutsig_0_27z;
  assign celloutsig_0_16z = celloutsig_0_9z[4] | celloutsig_0_15z;
  assign celloutsig_0_3z = ~(celloutsig_0_2z[0] ^ celloutsig_0_2z[2]);
  assign celloutsig_1_14z = ~(celloutsig_1_11z ^ celloutsig_1_1z[4]);
  assign celloutsig_0_13z = ~(_01_ ^ in_data[93]);
  reg [13:0] _18_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 14'h0000;
    else _18_ <= { celloutsig_0_1z, celloutsig_0_3z };
  assign { _04_[13:12], _01_, _04_[10:6], _03_, _04_[4:0] } = _18_;
  reg [9:0] _19_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 10'h000;
    else _19_ <= { celloutsig_1_2z, celloutsig_1_0z };
  assign { _05_[9:5], _00_, _05_[3], _02_, _05_[1:0] } = _19_;
  assign celloutsig_0_5z = in_data[60:57] & { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_1z = in_data[174:168] / { 1'h1, in_data[119:115], celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_5z / { 1'h1, celloutsig_0_17z[2:0] };
  assign celloutsig_1_3z = celloutsig_1_1z / { 1'h1, in_data[171:166] };
  assign celloutsig_0_17z = { celloutsig_0_1z[10:8], celloutsig_0_3z } / { 1'h1, in_data[4:3], celloutsig_0_10z };
  assign celloutsig_1_10z = celloutsig_1_5z[7:0] === { celloutsig_1_2z[7:1], celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[86:80] > in_data[74:68];
  assign celloutsig_1_7z = celloutsig_1_5z[21:11] > { in_data[117:108], celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_1z[5:2] > { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_15z = { in_data[41:33], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_13z } && { celloutsig_0_1z[10:9], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_24z = ! { celloutsig_0_19z[1:0], celloutsig_0_9z, celloutsig_0_21z };
  assign celloutsig_0_27z = { celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_2z } < { celloutsig_0_1z[11], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[15] ? celloutsig_0_1z[10:8] : { in_data[2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_9z = ~ { celloutsig_0_1z[3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_1z = ~ { in_data[40:29], celloutsig_0_0z };
  assign celloutsig_0_14z = ~ { celloutsig_0_9z[6:4], celloutsig_0_10z };
  assign celloutsig_1_17z = { celloutsig_1_15z[2:1], celloutsig_1_6z } | { _05_[3], _02_, _05_[1] };
  assign celloutsig_1_9z = ~^ celloutsig_1_5z[6:0];
  assign celloutsig_0_64z = ^ { _04_[10:7], celloutsig_0_63z, celloutsig_0_18z };
  assign celloutsig_1_11z = ^ { _05_[9:5], _00_, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_5z[1:0], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_13z } << { celloutsig_1_1z[6:4], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_7z = celloutsig_0_1z[12:1] << celloutsig_0_1z[12:1];
  assign celloutsig_1_18z = { celloutsig_1_17z[1:0], celloutsig_1_17z } >> { celloutsig_1_3z[2:0], celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_1_2z = { in_data[106], celloutsig_1_1z, celloutsig_1_0z } <<< { celloutsig_1_1z[5:4], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[149:137], celloutsig_1_2z } >>> in_data[161:140];
  assign { _04_[11], _04_[5] } = { _01_, _03_ };
  assign { _05_[4], _05_[2] } = { _00_, _02_ };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
