# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/verilog/Config_Controls.v" \
"../../../../../src/verilog/Config_Controls_ydma.v" \
"../../../../../src/verilog/ExtractCtrl.v" \
"../../../../../src/verilog/Input_Port.v" \
"../../../../../src/verilog/app_specific/leaf12/Input_Port_Cluster_12.v" \
"../../../../../src/verilog/app_specific/leaf16/Input_Port_Cluster_16.v" \
"../../../../../src/verilog/app_specific/leaf20/Input_Port_Cluster_20.v" \
"../../../../../src/verilog/app_specific/leaf22/Input_Port_Cluster_22.v" \
"../../../../../src/verilog/app_specific/leaf8/Input_Port_Cluster_8.v" \
"../../../../../src/verilog/Input_Port_Cluster_ydma.v" \
"../../../../../src/verilog/Input_Port_ydma.v" \
"../../../../../src/verilog/Output_Port.v" \
"../../../../../src/verilog/app_specific/leaf12/Output_Port_Cluster_12.v" \
"../../../../../src/verilog/app_specific/leaf16/Output_Port_Cluster_16.v" \
"../../../../../src/verilog/app_specific/leaf20/Output_Port_Cluster_20.v" \
"../../../../../src/verilog/app_specific/leaf22/Output_Port_Cluster_22.v" \
"../../../../../src/verilog/app_specific/leaf8/Output_Port_Cluster_8.v" \
"../../../../../src/verilog/Output_Port_Cluster_ydma.v" \
"../../../../../src/verilog/Output_Port_ydma.v" \
"../../../../../src/verilog/app_specific/leaf12/Stream_Flow_Control_12.v" \
"../../../../../src/verilog/app_specific/leaf16/Stream_Flow_Control_16.v" \
"../../../../../src/verilog/app_specific/leaf20/Stream_Flow_Control_20.v" \
"../../../../../src/verilog/app_specific/leaf22/Stream_Flow_Control_22.v" \
"../../../../../src/verilog/app_specific/leaf8/Stream_Flow_Control_8.v" \
"../../../../../src/verilog/Stream_Flow_Control_ydma.v" \
"../../../../../src/verilog/SynFIFO.v" \
"../../../../../src/verilog/bft.v" \
"../../../../../src/hls_gen/applications/coloringFB_i1.v" \
"../../../../../src/hls_gen/applications/coloringFB_i1_coloringFB_i1_Pipeline_COLORING_FB.v" \
"../../../../../src/hls_gen/applications/coloringFB_i1_coloringFB_i1_Pipeline_COLORING_FB_INIT_ROW.v" \
"../../../../../src/hls_gen/applications/coloringFB_i1_coloringFB_i1_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2.v" \
"../../../../../src/hls_gen/applications/coloringFB_i1_coloringFB_i1_stream_ap_uint_32_0_stream_ap_uint_32_0_frame_buffer_RAM_AUTO_1bkb.v" \
"../../../../../src/hls_gen/applications/coloringFB_i1_flow_control_loop_pipe_sequential_init.v" \
"../../../../../src/hls_gen/applications/coloringFB_i1_regslice_both.v" \
"../../../../../src/hls_gen/config_parser_is_done/config_parser.v" \
"../../../../../src/hls_gen/config_parser_is_done/config_parser_config_parser_Pipeline_VITIS_LOOP_35_1.v" \
"../../../../../src/hls_gen/config_parser_is_done/config_parser_config_parser_Pipeline_VITIS_LOOP_41_2.v" \
"../../../../../src/hls_gen/config_parser_is_done/config_parser_config_parser_Pipeline_VITIS_LOOP_54_4.v" \
"../../../../../src/hls_gen/config_parser_is_done/config_parser_config_parser_Pipeline_VITIS_LOOP_61_5.v" \
"../../../../../src/hls_gen/config_parser_is_done/config_parser_config_parser_Pipeline_VITIS_LOOP_70_6.v" \
"../../../../../src/hls_gen/config_parser_is_done/config_parser_flow_control_loop_pipe_sequential_init.v" \
"../../../../../src/hls_gen/config_parser_is_done/config_parser_regslice_both.v" \
"../../../../../src/hls_gen/config_parser_is_done/config_parser_v1_buffer_V_RAM_AUTO_1R1W.v" \
"../../../../../src/verilog/converge_ctrl.v" \
"../../../../../src/verilog/counter1.v" \
"../../../../../src/hls_gen/data32to512/data32to512.v" \
"../../../../../src/hls_gen/data32to512/data32to512_data32to512_Pipeline_VITIS_LOOP_175_1.v" \
"../../../../../src/hls_gen/data32to512/data32to512_flow_control_loop_pipe_sequential_init.v" \
"../../../../../src/hls_gen/data32to512/data32to512_regslice_both.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x0_V_ROM_AUTO_1R.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x1_V_ROM_AUTO_1R.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_x2_V_ROM_AUTO_1R.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y0_V_ROM_AUTO_1R.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y1_V_ROM_AUTO_1R.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_y2_V_ROM_AUTO_1R.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z0_V_ROM_AUTO_1R.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z1_V_ROM_AUTO_1R.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_data_gen_config_Pipeline_data_gen_label0_triangle_3ds_z2_V_ROM_AUTO_1R.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_flow_control_loop_pipe_sequential_init.v" \
"../../../../../src/hls_gen/data_gen_config_is_done/data_gen_config_regslice_both.v" \
"../../../../../src/verilog/dut.v" \
"../../../../../src/verilog/app_specific/leaf12/leaf12.v" \
"../../../../../src/verilog/app_specific/leaf16/leaf16.v" \
"../../../../../src/verilog/app_specific/leaf20/leaf20.v" \
"../../../../../src/verilog/app_specific/leaf22/leaf22.v" \
"../../../../../src/verilog/app_specific/leaf8/leaf8.v" \
"../../../../../src/verilog/app_specific/leaf12/leaf_interface_12.v" \
"../../../../../src/verilog/app_specific/leaf16/leaf_interface_16.v" \
"../../../../../src/verilog/app_specific/leaf20/leaf_interface_20.v" \
"../../../../../src/verilog/app_specific/leaf22/leaf_interface_22.v" \
"../../../../../src/verilog/app_specific/leaf8/leaf_interface_8.v" \
"../../../../../src/verilog/leaf_interface_wrapper1.v" \
"../../../../../src/verilog/leaf_interface_ydma.v" \
"../../../../../src/hls_gen/applications/output_data.v" \
"../../../../../src/hls_gen/applications/output_data_flow_control_loop_pipe.v" \
"../../../../../src/hls_gen/applications/output_data_regslice_both.v" \
"../../../../../src/hls_gen/applications/prj_rast1.v" \
"../../../../../src/hls_gen/applications/prj_rast1_data_transfer.v" \
"../../../../../src/hls_gen/applications/prj_rast1_fifo_w128_d2_S.v" \
"../../../../../src/hls_gen/applications/prj_rast1_mul_8ns_10ns_17_1_1.v" \
"../../../../../src/hls_gen/applications/prj_rast1_mul_9s_9s_16_1_1.v" \
"../../../../../src/hls_gen/applications/prj_rast1_mul_9s_9s_18_1_1.v" \
"../../../../../src/hls_gen/applications/prj_rast1_p_r1_module.v" \
"../../../../../src/hls_gen/applications/prj_rast1_projection_i1.v" \
"../../../../../src/hls_gen/applications/prj_rast1_rasterization1_i1.v" \
"../../../../../src/hls_gen/applications/prj_rast1_regslice_both.v" \
"../../../../../src/hls_gen/applications/prj_rast1_start_for_p_r1_module_U0.v" \
"../../../../../src/verilog/ram0.v" \
"../../../../../src/hls_gen/applications/rast2_i1.v" \
"../../../../../src/hls_gen/applications/rast2_i1_flow_control_loop_pipe_sequential_init.v" \
"../../../../../src/hls_gen/applications/rast2_i1_mac_mulsub_9s_9s_18s_18_4_1.v" \
"../../../../../src/hls_gen/applications/rast2_i1_mul_9s_9s_18_1_1.v" \
"../../../../../src/hls_gen/applications/rast2_i1_rasterization2.v" \
"../../../../../src/hls_gen/applications/rast2_i1_rasterization2_Pipeline_RAST2.v" \
"../../../../../src/hls_gen/applications/rast2_i1_rasterization2_Pipeline_VITIS_LOOP_85_1.v" \
"../../../../../src/hls_gen/applications/rast2_i1_rasterization2_fragment_color_V_RAM_AUTO_1R1W.v" \
"../../../../../src/hls_gen/applications/rast2_i1_rasterization2_fragment_x_V_RAM_AUTO_1R1W.v" \
"../../../../../src/hls_gen/applications/rast2_i1_regslice_both.v" \
"../../../../../src/hls_gen/applications/rast2_i1_udiv_16ns_8ns_8_20_1.v" \
"../../../../../src/hls_gen/applications/rast2_i1_urem_16ns_8ns_8_20_1.v" \
"../../../../../src/verilog/read_b_in.v" \
"../../../../../src/verilog/rise_detect.v" \
"../../../../../src/verilog/send_IO_queue_cnt.v" \
"../../../../../src/verilog/single_ram.v" \
"../../../../../src/verilog/write_b_in.v" \
"../../../../../src/verilog/write_b_out.v" \
"../../../../../src/hls_gen/applications/zculling_i1.v" \
"../../../../../src/hls_gen/applications/zculling_i1_flow_control_loop_pipe_sequential_init.v" \
"../../../../../src/hls_gen/applications/zculling_i1_pixels_x_V_RAM_AUTO_1R1W.v" \
"../../../../../src/hls_gen/applications/zculling_i1_regslice_both.v" \
"../../../../../src/hls_gen/applications/zculling_i1_z_buffer_V_RAM_AUTO_1R1W.v" \
"../../../../../src/hls_gen/applications/zculling_i1_zculling_i1_Pipeline_VITIS_LOOP_61_1.v" \
"../../../../../src/hls_gen/applications/zculling_i1_zculling_i1_Pipeline_ZCULLING.v" \
"../../../../../src/hls_gen/applications/zculling_i1_zculling_i1_Pipeline_ZCULLING_INIT_ROW.v" \
"../../../../../src/verilog/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
