#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x159e084b0 .scope module, "RefModule" "RefModule" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "pedge";
o0x150008010 .functor BUFZ 1, C4<z>; HiZ drive
v0x159e08620_0 .net "clk", 0 0, o0x150008010;  0 drivers
v0x159e18680_0 .var "d_last", 7 0;
o0x150008070 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x159e18720_0 .net "in", 7 0, o0x150008070;  0 drivers
v0x159e187d0_0 .var "pedge", 7 0;
E_0x159e066d0 .event posedge, v0x159e08620_0;
    .scope S_0x159e084b0;
T_0 ;
    %wait E_0x159e066d0;
    %load/vec4 v0x159e18720_0;
    %assign/vec4 v0x159e18680_0, 0;
    %load/vec4 v0x159e18720_0;
    %load/vec4 v0x159e18680_0;
    %inv;
    %and;
    %assign/vec4 v0x159e187d0_0, 0;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./dataset-backtick-out/Prob054_edgedetect_ref.sv";
