>TYPES OF VERILOG MODELLING
<h1>1.GATE LEVEL</h1>

- Switch/transistor/structural level
- Low level of modelling 
- Complete circuitry of the circuit in terms of logic gates, transistors
- Interconnection of simple components
- Optimized design 
- For complex systems these modelling is difficult
















![half_adder](https://user-images.githubusercontent.com/123290522/229304180-0906f308-f8ef-47ed-afbb-0cf2b8341e71.jpeg)


