// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="classify,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.480000,HLS_SYN_LAT=657038,HLS_SYN_TPT=none,HLS_SYN_MEM=513,HLS_SYN_DSP=8,HLS_SYN_FF=1250,HLS_SYN_LUT=2973,HLS_VERSION=2018_2}" *)

module classify (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_address0,
        x_V_ce0,
        x_V_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] x_V_address0;
output   x_V_ce0;
input  [7:0] x_V_q0;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg x_V_ce0;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [16:0] svs_address0;
reg    svs_ce0;
wire   [63:0] svs_q0;
wire   [4:0] Iteration_Schedule_address0;
reg    Iteration_Schedule_ce0;
wire   [3:0] Iteration_Schedule_q0;
wire   [4:0] ATANH_LUT_V_address0;
reg    ATANH_LUT_V_ce0;
wire   [37:0] ATANH_LUT_V_q0;
wire   [7:0] alphas_V_address0;
reg    alphas_V_ce0;
wire   [7:0] alphas_V_q0;
wire   [16:0] next_mul_fu_366_p2;
reg   [16:0] next_mul_reg_1268;
wire    ap_CS_fsm_state2;
wire   [7:0] i_1_fu_378_p2;
reg   [7:0] i_1_reg_1276;
wire  signed [29:0] tmp_s_fu_384_p2;
reg  signed [29:0] tmp_s_reg_1281;
wire   [0:0] exitcond1_fu_372_p2;
wire   [0:0] tmp_1_fu_390_p2;
reg   [0:0] tmp_1_reg_1286;
wire   [9:0] j_1_fu_406_p2;
reg   [9:0] j_1_reg_1294;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond_fu_400_p2;
reg   [15:0] tmp_reg_1309;
wire   [0:0] isneg_fu_470_p3;
reg   [0:0] isneg_reg_1315;
wire    ap_CS_fsm_state4;
wire   [53:0] man_V_2_fu_514_p3;
reg   [53:0] man_V_2_reg_1320;
wire   [0:0] tmp_10_fu_522_p2;
reg   [0:0] tmp_10_reg_1325;
wire   [0:0] icmp_fu_544_p2;
reg   [0:0] icmp_reg_1331;
wire  signed [11:0] sh_amt_fu_562_p3;
reg  signed [11:0] sh_amt_reg_1337;
wire   [0:0] tmp_14_fu_570_p2;
reg   [0:0] tmp_14_reg_1343;
wire  signed [7:0] xi_V_fu_576_p1;
reg  signed [7:0] xi_V_reg_1349;
reg   [8:0] tmp_35_reg_1355;
reg   [7:0] p_Val2_12_reg_1360;
wire  signed [31:0] sh_amt_cast_fu_590_p1;
reg  signed [31:0] sh_amt_cast_reg_1365;
wire    ap_CS_fsm_state5;
wire   [0:0] sel_tmp5_fu_670_p2;
reg   [0:0] sel_tmp5_reg_1370;
wire   [0:0] or_cond_fu_676_p2;
reg   [0:0] or_cond_reg_1375;
wire   [7:0] newSel1_fu_682_p3;
reg   [7:0] newSel1_reg_1380;
wire   [0:0] or_cond2_fu_695_p2;
reg   [0:0] or_cond2_reg_1385;
wire   [7:0] p_Val2_6_fu_740_p2;
reg   [7:0] p_Val2_6_reg_1390;
wire    ap_CS_fsm_state6;
wire   [30:0] l2Squared_fixed_V_fu_766_p2;
wire    ap_CS_fsm_state7;
wire   [68:0] p_Val2_4_fu_783_p2;
reg   [68:0] p_Val2_4_reg_1400;
wire    ap_CS_fsm_state8;
reg   [36:0] tmp_5_reg_1406;
reg   [4:0] tmp_2_reg_1411;
reg   [31:0] p_Result_2_i_i_reg_1416;
wire  signed [5:0] k_fu_898_p3;
reg  signed [5:0] k_reg_1421;
wire    ap_CS_fsm_state9;
wire  signed [4:0] p_Val2_7_fu_932_p3;
reg  signed [4:0] p_Val2_7_reg_1427;
wire    ap_CS_fsm_state10;
wire   [52:0] p_Val2_8_fu_951_p2;
reg   [52:0] p_Val2_8_reg_1435;
wire    ap_CS_fsm_state11;
wire  signed [31:0] v_assign_i_cast_fu_957_p1;
reg  signed [31:0] v_assign_i_cast_reg_1440;
wire    ap_CS_fsm_state12;
wire   [4:0] n_fu_1000_p2;
reg   [4:0] n_reg_1453;
wire    ap_CS_fsm_state13;
wire   [0:0] exitcond_i_fu_994_p2;
wire   [14:0] tmp_27_fu_1065_p3;
reg   [14:0] tmp_27_reg_1468;
reg   [3:0] i_2_reg_1478;
wire    ap_CS_fsm_state14;
wire   [0:0] z_nonneg_fu_1078_p3;
reg   [0:0] z_nonneg_reg_1483;
wire   [31:0] Zn_V_fu_1130_p3;
reg   [31:0] Zn_V_reg_1489;
wire   [31:0] Xn_V_3_fu_1177_p3;
wire    ap_CS_fsm_state15;
wire   [31:0] Yn_V_3_fu_1184_p3;
reg  signed [7:0] alphas_V_load_reg_1504;
wire    ap_CS_fsm_state16;
reg   [21:0] tmp_39_reg_1509;
wire    ap_CS_fsm_state17;
wire   [29:0] sum_V_fu_1209_p2;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire   [63:0] grp_fu_363_p1;
reg   [63:0] dp_1_reg_1524;
wire    ap_CS_fsm_state24;
reg   [29:0] p_Val2_s_reg_259;
reg   [7:0] i_reg_271;
reg   [16:0] phi_mul_reg_283;
reg  signed [30:0] p_Val2_13_reg_295;
reg   [9:0] j_reg_307;
reg   [31:0] p_Val2_19_reg_318;
reg   [31:0] p_Val2_15_reg_328;
reg   [31:0] p_Val2_16_reg_340;
reg   [4:0] n_i_reg_352;
wire   [63:0] tmp_8_fu_418_p1;
wire   [63:0] tmp_22_fu_423_p1;
wire   [63:0] tmp_12_i_fu_1006_p1;
wire   [63:0] tmp_25_fu_1073_p1;
wire  signed [31:0] grp_fu_363_p0;
wire   [16:0] j_cast_fu_396_p1;
wire   [16:0] tmp_6_fu_412_p2;
wire   [32:0] p_shl_fu_432_p3;
wire   [32:0] p_neg_fu_440_p2;
wire  signed [32:0] OP2_V_cast_fu_428_p1;
wire   [32:0] p_Val2_1_fu_446_p2;
wire   [63:0] ireg_V_fu_462_p1;
wire   [10:0] exp_tmp_V_fu_478_p4;
wire   [51:0] tmp_32_fu_492_p1;
wire   [52:0] tmp_3_fu_496_p3;
wire   [53:0] p_Result_s_fu_504_p1;
wire   [53:0] man_V_1_fu_508_p2;
wire   [62:0] tmp_21_fu_466_p1;
wire   [11:0] tmp_9_fu_488_p1;
wire   [11:0] F2_fu_528_p2;
wire   [10:0] tmp_33_fu_534_p4;
wire   [11:0] tmp_12_fu_550_p2;
wire   [11:0] tmp_13_fu_556_p2;
wire   [53:0] tmp_17_fu_603_p1;
wire   [53:0] tmp_18_fu_607_p2;
wire   [0:0] sel_tmp1_fu_616_p2;
wire   [0:0] sel_tmp6_demorgan_fu_626_p2;
wire   [0:0] sel_tmp6_fu_630_p2;
wire   [0:0] sel_tmp7_fu_636_p2;
wire   [0:0] tmp_15_fu_593_p2;
wire   [0:0] sel_tmp_fu_647_p2;
wire   [0:0] sel_tmp21_demorgan_fu_659_p2;
wire   [0:0] icmp3_fu_598_p2;
wire   [0:0] sel_tmp4_fu_664_p2;
wire   [0:0] sel_tmp3_fu_653_p2;
wire   [0:0] sel_tmp8_fu_641_p2;
wire   [7:0] xi_V_1_fu_612_p1;
wire   [0:0] sel_tmp2_fu_621_p2;
wire   [0:0] or_cond1_fu_689_p2;
wire  signed [31:0] tmp_19_fu_708_p1;
wire   [31:0] tmp_20_fu_711_p2;
wire   [7:0] tmp_37_fu_716_p1;
wire   [7:0] xi_fu_701_p3;
wire   [7:0] newSel_fu_720_p3;
wire   [7:0] newSel2_fu_727_p3;
wire   [7:0] p_Val2_11_fu_733_p3;
wire  signed [7:0] r_V_fu_748_p0;
wire  signed [15:0] OP1_V_fu_745_p1;
wire  signed [7:0] r_V_fu_748_p1;
wire   [15:0] r_V_fu_748_p2;
wire   [21:0] tmp_23_fu_754_p3;
wire  signed [30:0] tmp_48_cast_fu_762_p1;
wire   [35:0] tmp_1_i_fu_772_p3;
wire  signed [35:0] p_Val2_4_fu_783_p1;
wire  signed [5:0] ret_V_cast_fu_822_p1;
wire   [0:0] tmp_2_i_i_fu_832_p2;
wire   [5:0] ret_V_fu_837_p2;
wire   [0:0] tmp_4_fu_825_p3;
wire   [5:0] p_i_i_fu_843_p3;
wire   [5:0] p_2_i_i_fu_851_p3;
wire   [37:0] tmp_11_fu_866_p3;
wire  signed [39:0] tmp_7_i_i_fu_874_p1;
wire  signed [39:0] p_Val2_5_fu_819_p1;
wire   [0:0] tmp_8_i_i_fu_878_p2;
wire   [5:0] iv_fu_884_p2;
wire   [0:0] tmp_7_fu_859_p3;
wire   [5:0] p_1_i_i_fu_890_p3;
wire   [0:0] tmp_4_i_fu_909_p2;
wire  signed [7:0] k_i_cast_fu_906_p1;
wire   [7:0] p_i_fu_914_p3;
wire   [0:0] tmp_5_i_fu_926_p2;
wire   [4:0] tmp_16_fu_922_p1;
wire   [28:0] tmp_7_i_fu_940_p3;
wire  signed [28:0] p_Val2_8_fu_951_p1;
wire   [51:0] tmp_9_i_fu_963_p3;
wire  signed [63:0] p_Val2_3_i_cast_fu_960_p1;
wire  signed [64:0] tmp_9_i_cast_fu_970_p1;
wire   [64:0] tmp_3_i_fu_974_p1;
wire   [64:0] p_Val2_9_fu_978_p2;
wire   [4:0] sh_assign_fu_1025_p2;
wire   [31:0] p_Val2_9_i_fu_1012_p2;
wire   [31:0] sh_assign_1_i_cast_fu_1030_p1;
wire   [31:0] tmp_13_i_fu_1034_p2;
wire   [31:0] tmp_14_i_fu_1040_p2;
wire   [0:0] tmp_38_fu_1018_p3;
wire   [14:0] tmp_24_fu_1045_p4;
wire   [14:0] tmp_26_fu_1055_p4;
wire   [45:0] tmp_16_i_fu_1086_p3;
wire   [45:0] tmp_28_fu_1094_p1;
wire   [45:0] p_Val2_18_i_cast_fu_1098_p2;
wire   [45:0] p_Val2_20_i_cast_fu_1104_p2;
wire   [31:0] tmp_29_fu_1110_p4;
wire   [31:0] tmp_30_fu_1120_p4;
wire   [31:0] i_i_cast_fu_1138_p1;
wire   [31:0] r_V_2_fu_1141_p2;
wire   [31:0] r_V_3_fu_1147_p2;
wire   [31:0] Xn_V_fu_1153_p2;
wire   [31:0] Xn_V_1_fu_1165_p2;
wire   [31:0] Yn_V_fu_1159_p2;
wire   [31:0] Yn_V_1_fu_1171_p2;
wire  signed [22:0] p_Val2_3_fu_1261_p2;
wire  signed [29:0] p_Val2_4_cast_cast_fu_1206_p1;
wire    ap_CS_fsm_state25;
wire   [63:0] res_V_1_fu_1219_p1;
wire   [10:0] exp_V_fu_1222_p4;
wire   [10:0] exp_V_2_fu_1232_p2;
wire   [63:0] p_Result_2_fu_1238_p5;
wire   [63:0] dp_fu_1250_p1;
wire   [14:0] p_Val2_3_fu_1261_p0;
reg   [24:0] ap_NS_fsm;
wire   [22:0] p_Val2_3_fu_1261_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
end

classify_svs #(
    .DataWidth( 64 ),
    .AddressRange( 129360 ),
    .AddressWidth( 17 ))
svs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(svs_address0),
    .ce0(svs_ce0),
    .q0(svs_q0)
);

classify_Iteratiobkb #(
    .DataWidth( 4 ),
    .AddressRange( 17 ),
    .AddressWidth( 5 ))
Iteration_Schedule_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Iteration_Schedule_address0),
    .ce0(Iteration_Schedule_ce0),
    .q0(Iteration_Schedule_q0)
);

classify_ATANH_LUcud #(
    .DataWidth( 38 ),
    .AddressRange( 17 ),
    .AddressWidth( 5 ))
ATANH_LUT_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ATANH_LUT_V_address0),
    .ce0(ATANH_LUT_V_ce0),
    .q0(ATANH_LUT_V_q0)
);

classify_alphas_V #(
    .DataWidth( 8 ),
    .AddressRange( 165 ),
    .AddressWidth( 8 ))
alphas_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(alphas_V_address0),
    .ce0(alphas_V_ce0),
    .q0(alphas_V_q0)
);

classify_sitodp_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
classify_sitodp_3dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_363_p0),
    .ce(1'b1),
    .dout(grp_fu_363_p1)
);

classify_mul_mul_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 23 ))
classify_mul_mul_eOg_U2(
    .din0(p_Val2_3_fu_1261_p0),
    .din1(alphas_V_load_reg_1504),
    .dout(p_Val2_3_fu_1261_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        i_reg_271 <= i_1_reg_1276;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_271 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_372_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_307 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        j_reg_307 <= j_1_reg_1294;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        n_i_reg_352 <= n_reg_1453;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        n_i_reg_352 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_372_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_13_reg_295 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_13_reg_295 <= l2Squared_fixed_V_fu_766_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_Val2_15_reg_328 <= Yn_V_3_fu_1184_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_Val2_15_reg_328 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_Val2_16_reg_340 <= Xn_V_3_fu_1177_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_Val2_16_reg_340 <= 32'd20258439;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_Val2_19_reg_318 <= Zn_V_reg_1489;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        p_Val2_19_reg_318 <= {{p_Val2_9_fu_978_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_Val2_s_reg_259 <= sum_V_fu_1209_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_259 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        phi_mul_reg_283 <= next_mul_reg_1268;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_283 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        Zn_V_reg_1489 <= Zn_V_fu_1130_p3;
        i_2_reg_1478 <= Iteration_Schedule_q0;
        z_nonneg_reg_1483 <= p_Val2_19_reg_318[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        alphas_V_load_reg_1504 <= alphas_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_reg_1286 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        dp_1_reg_1524 <= grp_fu_363_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_1276 <= i_1_fu_378_p2;
        next_mul_reg_1268 <= next_mul_fu_366_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_reg_1331 <= icmp_fu_544_p2;
        isneg_reg_1315 <= ireg_V_fu_462_p1[32'd63];
        man_V_2_reg_1320 <= man_V_2_fu_514_p3;
        p_Val2_12_reg_1360 <= x_V_q0;
        sh_amt_reg_1337 <= sh_amt_fu_562_p3;
        tmp_10_reg_1325 <= tmp_10_fu_522_p2;
        tmp_14_reg_1343 <= tmp_14_fu_570_p2;
        tmp_35_reg_1355 <= {{sh_amt_fu_562_p3[11:3]}};
        xi_V_reg_1349 <= xi_V_fu_576_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_1_reg_1294 <= j_1_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        k_reg_1421 <= k_fu_898_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        n_reg_1453 <= n_fu_1000_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        newSel1_reg_1380 <= newSel1_fu_682_p3;
        or_cond2_reg_1385 <= or_cond2_fu_695_p2;
        or_cond_reg_1375 <= or_cond_fu_676_p2;
        sel_tmp5_reg_1370 <= sel_tmp5_fu_670_p2;
        sh_amt_cast_reg_1365 <= sh_amt_cast_fu_590_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Result_2_i_i_reg_1416 <= {{p_Val2_4_fu_783_p2[63:32]}};
        p_Val2_4_reg_1400[68 : 20] <= p_Val2_4_fu_783_p2[68 : 20];
        tmp_2_reg_1411 <= {{p_Val2_4_fu_783_p2[68:64]}};
        tmp_5_reg_1406 <= {{p_Val2_4_fu_783_p2[68:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_Val2_6_reg_1390 <= p_Val2_6_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Val2_7_reg_1427 <= p_Val2_7_fu_932_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Val2_8_reg_1435[52 : 24] <= p_Val2_8_fu_951_p2[52 : 24];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_372_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_1_reg_1286 <= tmp_1_fu_390_p2;
        tmp_s_reg_1281 <= tmp_s_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        tmp_27_reg_1468 <= tmp_27_fu_1065_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        tmp_39_reg_1509 <= {{p_Val2_3_fu_1261_p2[22:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_reg_1309 <= {{p_Val2_1_fu_446_p2[23:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        v_assign_i_cast_reg_1440 <= v_assign_i_cast_fu_957_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ATANH_LUT_V_ce0 = 1'b1;
    end else begin
        ATANH_LUT_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        Iteration_Schedule_ce0 = 1'b1;
    end else begin
        Iteration_Schedule_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        alphas_V_ce0 = 1'b1;
    end else begin
        alphas_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        svs_ce0 = 1'b1;
    end else begin
        svs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        x_V_ce0 = 1'b1;
    end else begin
        x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond1_fu_372_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond_fu_400_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((exitcond_i_fu_994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ATANH_LUT_V_address0 = tmp_12_i_fu_1006_p1;

assign F2_fu_528_p2 = (12'd1075 - tmp_9_fu_488_p1);

assign Iteration_Schedule_address0 = tmp_12_i_fu_1006_p1;

assign OP1_V_fu_745_p1 = $signed(p_Val2_6_reg_1390);

assign OP2_V_cast_fu_428_p1 = p_Val2_13_reg_295;

assign Xn_V_1_fu_1165_p2 = (r_V_2_fu_1141_p2 + p_Val2_16_reg_340);

assign Xn_V_3_fu_1177_p3 = ((z_nonneg_reg_1483[0:0] === 1'b1) ? Xn_V_fu_1153_p2 : Xn_V_1_fu_1165_p2);

assign Xn_V_fu_1153_p2 = (p_Val2_16_reg_340 - r_V_2_fu_1141_p2);

assign Yn_V_1_fu_1171_p2 = (r_V_3_fu_1147_p2 + p_Val2_15_reg_328);

assign Yn_V_3_fu_1184_p3 = ((z_nonneg_reg_1483[0:0] === 1'b1) ? Yn_V_fu_1159_p2 : Yn_V_1_fu_1171_p2);

assign Yn_V_fu_1159_p2 = (p_Val2_15_reg_328 - r_V_3_fu_1147_p2);

assign Zn_V_fu_1130_p3 = ((z_nonneg_fu_1078_p3[0:0] === 1'b1) ? tmp_29_fu_1110_p4 : tmp_30_fu_1120_p4);

assign alphas_V_address0 = tmp_25_fu_1073_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = ((tmp_1_reg_1286[0:0] === 1'b1) ? 64'd0 : dp_fu_1250_p1);

assign dp_fu_1250_p1 = p_Result_2_fu_1238_p5;

assign exitcond1_fu_372_p2 = ((i_reg_271 == 8'd165) ? 1'b1 : 1'b0);

assign exitcond_fu_400_p2 = ((j_reg_307 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond_i_fu_994_p2 = ((n_i_reg_352 == 5'd17) ? 1'b1 : 1'b0);

assign exp_V_2_fu_1232_p2 = ($signed(exp_V_fu_1222_p4) + $signed(11'd2032));

assign exp_V_fu_1222_p4 = {{res_V_1_fu_1219_p1[62:52]}};

assign exp_tmp_V_fu_478_p4 = {{ireg_V_fu_462_p1[62:52]}};

assign grp_fu_363_p0 = tmp_s_reg_1281;

assign i_1_fu_378_p2 = (i_reg_271 + 8'd1);

assign i_i_cast_fu_1138_p1 = i_2_reg_1478;

assign icmp3_fu_598_p2 = ((tmp_35_reg_1355 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_fu_544_p2 = (($signed(tmp_33_fu_534_p4) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign ireg_V_fu_462_p1 = svs_q0;

assign isneg_fu_470_p3 = ireg_V_fu_462_p1[32'd63];

assign iv_fu_884_p2 = ($signed(6'd63) + $signed(p_2_i_i_fu_851_p3));

assign j_1_fu_406_p2 = (j_reg_307 + 10'd1);

assign j_cast_fu_396_p1 = j_reg_307;

assign k_fu_898_p3 = ((tmp_7_fu_859_p3[0:0] === 1'b1) ? p_1_i_i_fu_890_p3 : p_2_i_i_fu_851_p3);

assign k_i_cast_fu_906_p1 = k_reg_1421;

assign l2Squared_fixed_V_fu_766_p2 = ($signed(p_Val2_13_reg_295) + $signed(tmp_48_cast_fu_762_p1));

assign man_V_1_fu_508_p2 = (54'd0 - p_Result_s_fu_504_p1);

assign man_V_2_fu_514_p3 = ((isneg_fu_470_p3[0:0] === 1'b1) ? man_V_1_fu_508_p2 : p_Result_s_fu_504_p1);

assign n_fu_1000_p2 = (n_i_reg_352 + 5'd1);

assign newSel1_fu_682_p3 = ((sel_tmp8_fu_641_p2[0:0] === 1'b1) ? xi_V_1_fu_612_p1 : xi_V_reg_1349);

assign newSel2_fu_727_p3 = ((or_cond_reg_1375[0:0] === 1'b1) ? newSel_fu_720_p3 : newSel1_reg_1380);

assign newSel_fu_720_p3 = ((sel_tmp5_reg_1370[0:0] === 1'b1) ? tmp_37_fu_716_p1 : xi_fu_701_p3);

assign next_mul_fu_366_p2 = (phi_mul_reg_283 + 17'd784);

assign or_cond1_fu_689_p2 = (sel_tmp8_fu_641_p2 | sel_tmp2_fu_621_p2);

assign or_cond2_fu_695_p2 = (or_cond_fu_676_p2 | or_cond1_fu_689_p2);

assign or_cond_fu_676_p2 = (sel_tmp5_fu_670_p2 | sel_tmp3_fu_653_p2);

assign p_1_i_i_fu_890_p3 = ((tmp_8_i_i_fu_878_p2[0:0] === 1'b1) ? p_2_i_i_fu_851_p3 : iv_fu_884_p2);

assign p_2_i_i_fu_851_p3 = ((tmp_4_fu_825_p3[0:0] === 1'b1) ? p_i_i_fu_843_p3 : ret_V_cast_fu_822_p1);

assign p_Result_2_fu_1238_p5 = {{res_V_1_fu_1219_p1[63:63]}, {exp_V_2_fu_1232_p2}, {res_V_1_fu_1219_p1[51:0]}};

assign p_Result_s_fu_504_p1 = tmp_3_fu_496_p3;

assign p_Val2_11_fu_733_p3 = ((or_cond2_reg_1385[0:0] === 1'b1) ? newSel2_fu_727_p3 : 8'd0);

assign p_Val2_18_i_cast_fu_1098_p2 = (tmp_16_i_fu_1086_p3 + tmp_28_fu_1094_p1);

assign p_Val2_1_fu_446_p2 = ($signed(p_neg_fu_440_p2) - $signed(OP2_V_cast_fu_428_p1));

assign p_Val2_20_i_cast_fu_1104_p2 = (tmp_16_i_fu_1086_p3 - tmp_28_fu_1094_p1);

assign p_Val2_3_fu_1261_p0 = p_Val2_3_fu_1261_p00;

assign p_Val2_3_fu_1261_p00 = tmp_27_reg_1468;

assign p_Val2_3_i_cast_fu_960_p1 = $signed(p_Val2_8_reg_1435);

assign p_Val2_4_cast_cast_fu_1206_p1 = $signed(tmp_39_reg_1509);

assign p_Val2_4_fu_783_p1 = tmp_1_i_fu_772_p3;

assign p_Val2_4_fu_783_p2 = ($signed({{1'b0}, {69'd6196328018}}) * $signed(p_Val2_4_fu_783_p1));

assign p_Val2_5_fu_819_p1 = $signed(tmp_5_reg_1406);

assign p_Val2_6_fu_740_p2 = (p_Val2_11_fu_733_p3 - p_Val2_12_reg_1360);

assign p_Val2_7_fu_932_p3 = ((tmp_5_i_fu_926_p2[0:0] === 1'b1) ? 5'd0 : tmp_16_fu_922_p1);

assign p_Val2_8_fu_951_p1 = tmp_7_i_fu_940_p3;

assign p_Val2_8_fu_951_p2 = ($signed({{1'b0}, {53'd11629079}}) * $signed(p_Val2_8_fu_951_p1));

assign p_Val2_9_fu_978_p2 = ($signed(tmp_9_i_cast_fu_970_p1) - $signed(tmp_3_i_fu_974_p1));

assign p_Val2_9_i_fu_1012_p2 = (p_Val2_15_reg_328 + p_Val2_16_reg_340);

assign p_i_fu_914_p3 = ((tmp_4_i_fu_909_p2[0:0] === 1'b1) ? 8'd244 : k_i_cast_fu_906_p1);

assign p_i_i_fu_843_p3 = ((tmp_2_i_i_fu_832_p2[0:0] === 1'b1) ? ret_V_cast_fu_822_p1 : ret_V_fu_837_p2);

assign p_neg_fu_440_p2 = (33'd0 - p_shl_fu_432_p3);

assign p_shl_fu_432_p3 = {{p_Val2_13_reg_295}, {2'd0}};

assign r_V_2_fu_1141_p2 = $signed(p_Val2_15_reg_328) >>> i_i_cast_fu_1138_p1;

assign r_V_3_fu_1147_p2 = $signed(p_Val2_16_reg_340) >>> i_i_cast_fu_1138_p1;

assign r_V_fu_748_p0 = OP1_V_fu_745_p1;

assign r_V_fu_748_p1 = OP1_V_fu_745_p1;

assign r_V_fu_748_p2 = ($signed(r_V_fu_748_p0) * $signed(r_V_fu_748_p1));

assign res_V_1_fu_1219_p1 = dp_1_reg_1524;

assign ret_V_cast_fu_822_p1 = $signed(tmp_2_reg_1411);

assign ret_V_fu_837_p2 = ($signed(6'd1) + $signed(ret_V_cast_fu_822_p1));

assign sel_tmp1_fu_616_p2 = (tmp_10_reg_1325 ^ 1'd1);

assign sel_tmp21_demorgan_fu_659_p2 = (sel_tmp6_demorgan_fu_626_p2 | icmp_reg_1331);

assign sel_tmp2_fu_621_p2 = (tmp_14_reg_1343 & sel_tmp1_fu_616_p2);

assign sel_tmp3_fu_653_p2 = (sel_tmp_fu_647_p2 & sel_tmp7_fu_636_p2);

assign sel_tmp4_fu_664_p2 = (sel_tmp21_demorgan_fu_659_p2 ^ 1'd1);

assign sel_tmp5_fu_670_p2 = (sel_tmp4_fu_664_p2 & icmp3_fu_598_p2);

assign sel_tmp6_demorgan_fu_626_p2 = (tmp_14_reg_1343 | tmp_10_reg_1325);

assign sel_tmp6_fu_630_p2 = (sel_tmp6_demorgan_fu_626_p2 ^ 1'd1);

assign sel_tmp7_fu_636_p2 = (sel_tmp6_fu_630_p2 & icmp_reg_1331);

assign sel_tmp8_fu_641_p2 = (tmp_15_fu_593_p2 & sel_tmp7_fu_636_p2);

assign sel_tmp_fu_647_p2 = (tmp_15_fu_593_p2 ^ 1'd1);

assign sh_amt_cast_fu_590_p1 = sh_amt_reg_1337;

assign sh_amt_fu_562_p3 = ((icmp_fu_544_p2[0:0] === 1'b1) ? tmp_12_fu_550_p2 : tmp_13_fu_556_p2);

assign sh_assign_1_i_cast_fu_1030_p1 = sh_assign_fu_1025_p2;

assign sh_assign_fu_1025_p2 = ($signed(5'd0) - $signed(p_Val2_7_reg_1427));

assign sum_V_fu_1209_p2 = ($signed(p_Val2_4_cast_cast_fu_1206_p1) + $signed(p_Val2_s_reg_259));

assign svs_address0 = tmp_8_fu_418_p1;

assign tmp_10_fu_522_p2 = ((tmp_21_fu_466_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_11_fu_866_p3 = {{p_2_i_i_fu_851_p3}, {32'd0}};

assign tmp_12_fu_550_p2 = ($signed(12'd4095) + $signed(F2_fu_528_p2));

assign tmp_12_i_fu_1006_p1 = n_i_reg_352;

assign tmp_13_fu_556_p2 = (12'd1 - F2_fu_528_p2);

assign tmp_13_i_fu_1034_p2 = $signed(p_Val2_9_i_fu_1012_p2) >>> sh_assign_1_i_cast_fu_1030_p1;

assign tmp_14_fu_570_p2 = ((F2_fu_528_p2 == 12'd1) ? 1'b1 : 1'b0);

assign tmp_14_i_fu_1040_p2 = p_Val2_9_i_fu_1012_p2 << v_assign_i_cast_reg_1440;

assign tmp_15_fu_593_p2 = ((sh_amt_reg_1337 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_16_fu_922_p1 = p_i_fu_914_p3[4:0];

assign tmp_16_i_fu_1086_p3 = {{p_Val2_19_reg_318}, {14'd0}};

assign tmp_17_fu_603_p1 = $unsigned(sh_amt_cast_fu_590_p1);

assign tmp_18_fu_607_p2 = $signed(man_V_2_reg_1320) >>> tmp_17_fu_603_p1;

assign tmp_19_fu_708_p1 = xi_V_reg_1349;

assign tmp_1_fu_390_p2 = ((tmp_s_fu_384_p2 == 30'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_fu_772_p3 = {{tmp_reg_1309}, {20'd0}};

assign tmp_20_fu_711_p2 = tmp_19_fu_708_p1 << sh_amt_cast_reg_1365;

assign tmp_21_fu_466_p1 = ireg_V_fu_462_p1[62:0];

assign tmp_22_fu_423_p1 = j_reg_307;

assign tmp_23_fu_754_p3 = {{r_V_fu_748_p2}, {6'd0}};

assign tmp_24_fu_1045_p4 = {{tmp_13_i_fu_1034_p2[24:10]}};

assign tmp_25_fu_1073_p1 = i_reg_271;

assign tmp_26_fu_1055_p4 = {{tmp_14_i_fu_1040_p2[24:10]}};

assign tmp_27_fu_1065_p3 = ((tmp_38_fu_1018_p3[0:0] === 1'b1) ? tmp_24_fu_1045_p4 : tmp_26_fu_1055_p4);

assign tmp_28_fu_1094_p1 = ATANH_LUT_V_q0;

assign tmp_29_fu_1110_p4 = {{p_Val2_18_i_cast_fu_1098_p2[45:14]}};

assign tmp_2_i_i_fu_832_p2 = ((p_Result_2_i_i_reg_1416 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_30_fu_1120_p4 = {{p_Val2_20_i_cast_fu_1104_p2[45:14]}};

assign tmp_32_fu_492_p1 = ireg_V_fu_462_p1[51:0];

assign tmp_33_fu_534_p4 = {{F2_fu_528_p2[11:1]}};

assign tmp_37_fu_716_p1 = tmp_20_fu_711_p2[7:0];

assign tmp_38_fu_1018_p3 = p_Val2_7_reg_1427[32'd4];

assign tmp_3_fu_496_p3 = {{1'd1}, {tmp_32_fu_492_p1}};

assign tmp_3_i_fu_974_p1 = $unsigned(p_Val2_3_i_cast_fu_960_p1);

assign tmp_48_cast_fu_762_p1 = $signed(tmp_23_fu_754_p3);

assign tmp_4_fu_825_p3 = p_Val2_4_reg_1400[32'd68];

assign tmp_4_i_fu_909_p2 = (($signed(k_reg_1421) < $signed(6'd52)) ? 1'b1 : 1'b0);

assign tmp_5_i_fu_926_p2 = (($signed(p_i_fu_914_p3) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign tmp_6_fu_412_p2 = (j_cast_fu_396_p1 + phi_mul_reg_283);

assign tmp_7_fu_859_p3 = p_Val2_4_reg_1400[32'd68];

assign tmp_7_i_fu_940_p3 = {{p_Val2_7_reg_1427}, {24'd0}};

assign tmp_7_i_i_fu_874_p1 = $signed(tmp_11_fu_866_p3);

assign tmp_8_fu_418_p1 = tmp_6_fu_412_p2;

assign tmp_8_i_i_fu_878_p2 = ((tmp_7_i_i_fu_874_p1 == p_Val2_5_fu_819_p1) ? 1'b1 : 1'b0);

assign tmp_9_fu_488_p1 = exp_tmp_V_fu_478_p4;

assign tmp_9_i_cast_fu_970_p1 = $signed(tmp_9_i_fu_963_p3);

assign tmp_9_i_fu_963_p3 = {{tmp_reg_1309}, {36'd0}};

assign tmp_s_fu_384_p2 = ($signed(p_Val2_s_reg_259) + $signed(30'd1073730048));

assign v_assign_i_cast_fu_957_p1 = p_Val2_7_reg_1427;

assign x_V_address0 = tmp_22_fu_423_p1;

assign xi_V_1_fu_612_p1 = tmp_18_fu_607_p2[7:0];

assign xi_V_fu_576_p1 = man_V_2_fu_514_p3[7:0];

assign xi_fu_701_p3 = ((isneg_reg_1315[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign z_nonneg_fu_1078_p3 = p_Val2_19_reg_318[32'd31];

always @ (posedge ap_clk) begin
    p_Val2_4_reg_1400[19:0] <= 20'b00000000000000000000;
    p_Val2_8_reg_1435[23:0] <= 24'b000000000000000000000000;
end

endmodule //classify
