// Seed: 3926000994
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3
    , id_8,
    output wand id_4,
    output wor id_5,
    input supply1 id_6
);
  logic module_0;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    input wire id_4,
    input uwire id_5,
    output wor id_6,
    output supply0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    output wor id_10,
    input tri1 id_11,
    input tri1 id_12
);
  assign id_8 = id_1++ == id_11 | id_3 ? 1 : id_9;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_5,
      id_2,
      id_8,
      id_9
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = {id_3 == -1, id_3 == ~id_0} != -1'd0;
endmodule
