# Lab_3-2
Part of Advanced Computer Architecture Lab 3. Simulated Tomasulo’s
Algorithm. Simulated a  7 stage pipeline, Register Alias Table (RAT),
ReOrder Buffer (ROB). Specifically implemented Issue, Schedule,
Writeback and Commit Stages. This design is evaluated against SPEC
traces.

How to Run?
1. cd folder-name
2. cd src
3. make
4. ./sim	–h	(to	see	the	simulator	options)
5. ../scripts/runall.sh	runs	all	configurations	for	all	traces
