From fc4e5f879fbd144c01104061ac6a6ccbd811bba0 Mon Sep 17 00:00:00 2001
From: Tony Xie <tony.xie@rock-chips.com>
Date: Thu, 18 Feb 2021 17:14:03 +0800
Subject: [PATCH] arm64: dts: rockchip: rk3568: add cpu-idle-states node.

Signed-off-by: Tony Xie <tony.xie@rock-chips.com>
Change-Id: I6689bbb109a3e2db7b1bd97875b6ff663f110dac
---
 arch/arm64/boot/dts/rockchip/rk3568.dtsi | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3568.dtsi b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
index 9b68f67790eb..211ecf5e175f 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
@@ -68,6 +68,7 @@
 			enable-method = "psci";
 			clocks = <&scmi_clk 0>;
 			operating-points-v2 = <&cpu0_opp_table>;
+			cpu-idle-states = <&CPU_SLEEP>;
 			#cooling-cells = <2>;
 			dynamic-power-coefficient = <187>;
 			power-model {
@@ -87,6 +88,7 @@
 			enable-method = "psci";
 			clocks = <&scmi_clk 0>;
 			operating-points-v2 = <&cpu0_opp_table>;
+			cpu-idle-states = <&CPU_SLEEP>;
 		};
 
 		cpu2: cpu@200 {
@@ -96,6 +98,7 @@
 			enable-method = "psci";
 			clocks = <&scmi_clk 0>;
 			operating-points-v2 = <&cpu0_opp_table>;
+			cpu-idle-states = <&CPU_SLEEP>;
 		};
 
 		cpu3: cpu@300 {
@@ -105,6 +108,19 @@
 			enable-method = "psci";
 			clocks = <&scmi_clk 0>;
 			operating-points-v2 = <&cpu0_opp_table>;
+			cpu-idle-states = <&CPU_SLEEP>;
+		};
+
+		idle-states {
+			entry-method = "psci";
+			CPU_SLEEP: cpu-sleep {
+				compatible = "arm,idle-state";
+				local-timer-stop;
+				arm,psci-suspend-param = <0x0010000>;
+				entry-latency-us = <100>;
+				exit-latency-us = <120>;
+				min-residency-us = <1000>;
+			};
 		};
 	};
 
-- 
2.35.3

