Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0589f301d5864ca9b22964510adc4723 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CacheAXI_Interface_sim_behav xil_defaultlib.CacheAXI_Interface_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CacheAXI_Interface
Compiling module xil_defaultlib.CacheAXI_Interface_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CacheAXI_Interface_sim_behav
