# 8-bit-Synchronous-RAM
Designed and simulated an 8-bit synchronous RAM using Verilog HDL with parameterized data and address widths. Verified read/write operations through a structured testbench to ensure accurate memory functionality.
