module module_0 (
    output logic [id_1 : id_1] id_2,
    input id_3,
    output id_4,
    input id_5,
    id_6,
    input logic id_7
);
  id_8 id_9 (
      .id_2(id_7),
      .id_5(id_7),
      .id_1(id_6)
  );
endmodule
