{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585507958696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585507958701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 20:52:38 2020 " "Processing started: Sun Mar 29 20:52:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585507958701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507958701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EdgeDetection -c EdgeDetection " "Command: quartus_map --read_settings_files=on --write_settings_files=off EdgeDetection -c EdgeDetection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507958702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585507959113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585507959113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_gauss_to_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_gauss_to_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_gauss_to_sobel " "Found entity 1: buf_gauss_to_sobel" {  } { { "buffer_gauss_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_sobel_to_nonmaxsupression.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_sobel_to_nonmaxsupression.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_sobel_to_threshold " "Found entity 1: buf_sobel_to_threshold" {  } { { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_memory504.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_memory504.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_memory504 " "Found entity 1: fifo_memory504" {  } { { "fifo_memory504.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_memory502.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_memory502.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_memory502 " "Found entity 1: fifo_memory502" {  } { { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non_max_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file non_max_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_max_suppression " "Found entity 1: n_max_suppression" {  } { { "non_max_suppression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/non_max_suppression.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967750 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_edge_detection.v(42) " "Verilog HDL information at tb_edge_detection.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "tb_edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507967752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_edge_detection " "Found entity 1: tb_edge_detection" {  } { { "tb_edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thresholding.v 1 1 " "Found 1 design units, including 1 entities, in source file thresholding.v" { { "Info" "ISGN_ENTITY_NAME" "1 threshold " "Found entity 1: threshold" {  } { { "thresholding.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/thresholding.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_operator " "Found entity 1: sobel_operator" {  } { { "sobel_operator.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_to_gauss.v 1 1 " "Found 1 design units, including 1 entities, in source file buf_to_gauss.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_to_gauss " "Found entity 1: buf_to_gauss" {  } { { "buf_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_memory506.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_memory506.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_memory506 " "Found entity 1: fifo_memory506" {  } { { "fifo_memory506.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gauss_filter.sv 1 1 " "Found 1 design units, including 1 entities, in source file gauss_filter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gauss_filter " "Found entity 1: gauss_filter" {  } { { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_buffer_and_gauss.v(94) " "Verilog HDL information at tb_buffer_and_gauss.v(94): always construct contains both blocking and non-blocking assignments" {  } { { "tb_buffer_and_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v" 94 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507967766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_and_gauss.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_and_gauss.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_and_gauss " "Found entity 1: tb_buffer_and_gauss" {  } { { "tb_buffer_and_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967766 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_buffer_and_sobel.v(64) " "Verilog HDL information at tb_buffer_and_sobel.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "tb_buffer_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507967768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_and_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_and_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_and_sobel " "Found entity 1: tb_buffer_and_sobel" {  } { { "tb_buffer_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967769 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_gauss_and_sobel.v(126) " "Verilog HDL information at tb_gauss_and_sobel.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "tb_gauss_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507967770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gauss_and_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_gauss_and_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_gauss_and_sobel " "Found entity 1: tb_gauss_and_sobel" {  } { { "tb_gauss_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967771 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_buffer_and_nonmax_with_threshold.v(80) " "Verilog HDL information at tb_buffer_and_nonmax_with_threshold.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "tb_buffer_and_nonmax_with_threshold.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507967773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_and_nonmax_with_threshold.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_and_nonmax_with_threshold.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_and_nonmax_with_threshold " "Found entity 1: tb_buffer_and_nonmax_with_threshold" {  } { { "tb_buffer_and_nonmax_with_threshold.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_to_grayscale.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_to_grayscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_grayscale " "Found entity 1: rgb_to_grayscale" {  } { { "rgb_to_grayscale.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/rgb_to_grayscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967776 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_gray_image.v(31) " "Verilog HDL information at tb_gray_image.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "tb_gray_image.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1585507967777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gray_image.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_gray_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_gray_image " "Found entity 1: tb_gray_image" {  } { { "tb_gray_image.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_to_gauss.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_to_gauss.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_to_gauss " "Found entity 1: tb_buffer_to_gauss" {  } { { "tb_buffer_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_gauss.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_to_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_to_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_to_sobel " "Found entity 1: tb_buffer_to_sobel" {  } { { "tb_buffer_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_sobel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_buffer_to_nonmax.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_buffer_to_nonmax.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_buffer_to_nonmax " "Found entity 1: tb_buffer_to_nonmax" {  } { { "tb_buffer_to_nonmax.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507967785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507967785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_angle tb_gauss_and_sobel.v(118) " "Verilog HDL Implicit Net warning at tb_gauss_and_sobel.v(118): created implicit net for \"out_angle\"" {  } { { "tb_gauss_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507967785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "input_nonmax_serial tb_buffer_to_nonmax.v(25) " "Verilog HDL Implicit Net warning at tb_buffer_to_nonmax.v(25): created implicit net for \"input_nonmax_serial\"" {  } { { "tb_buffer_to_nonmax.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507967785 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready_direction tb_buffer_to_nonmax.v(42) " "Verilog HDL Implicit Net warning at tb_buffer_to_nonmax.v(42): created implicit net for \"ready_direction\"" {  } { { "tb_buffer_to_nonmax.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507967785 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "buf_to_gauss buf_to_gauss.v(34) " "Verilog HDL Parameter Declaration warning at buf_to_gauss.v(34): Parameter Declaration in module \"buf_to_gauss\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "buf_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967786 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "buf_gauss_to_sobel buffer_gauss_to_sobel.v(17) " "Verilog HDL Parameter Declaration warning at buffer_gauss_to_sobel.v(17): Parameter Declaration in module \"buf_gauss_to_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "buffer_gauss_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967786 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "buf_sobel_to_threshold buffer_sobel_to_nonmaxsupression.v(18) " "Verilog HDL Parameter Declaration warning at buffer_sobel_to_nonmaxsupression.v(18): Parameter Declaration in module \"buf_sobel_to_threshold\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967787 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_edge_detection tb_edge_detection.v(9) " "Verilog HDL Parameter Declaration warning at tb_edge_detection.v(9): Parameter Declaration in module \"tb_edge_detection\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967788 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_edge_detection tb_edge_detection.v(10) " "Verilog HDL Parameter Declaration warning at tb_edge_detection.v(10): Parameter Declaration in module \"tb_edge_detection\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_edge_detection.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967788 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_and_gauss tb_buffer_and_gauss.v(11) " "Verilog HDL Parameter Declaration warning at tb_buffer_and_gauss.v(11): Parameter Declaration in module \"tb_buffer_and_gauss\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_and_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967788 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_and_gauss tb_buffer_and_gauss.v(12) " "Verilog HDL Parameter Declaration warning at tb_buffer_and_gauss.v(12): Parameter Declaration in module \"tb_buffer_and_gauss\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_and_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967788 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_and_gauss tb_buffer_and_gauss.v(13) " "Verilog HDL Parameter Declaration warning at tb_buffer_and_gauss.v(13): Parameter Declaration in module \"tb_buffer_and_gauss\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_and_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_gauss.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967788 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_and_sobel tb_buffer_and_sobel.v(11) " "Verilog HDL Parameter Declaration warning at tb_buffer_and_sobel.v(11): Parameter Declaration in module \"tb_buffer_and_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_and_sobel tb_buffer_and_sobel.v(12) " "Verilog HDL Parameter Declaration warning at tb_buffer_and_sobel.v(12): Parameter Declaration in module \"tb_buffer_and_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_and_sobel tb_buffer_and_sobel.v(13) " "Verilog HDL Parameter Declaration warning at tb_buffer_and_sobel.v(13): Parameter Declaration in module \"tb_buffer_and_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_sobel.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_gauss_and_sobel tb_gauss_and_sobel.v(11) " "Verilog HDL Parameter Declaration warning at tb_gauss_and_sobel.v(11): Parameter Declaration in module \"tb_gauss_and_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_gauss_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_gauss_and_sobel tb_gauss_and_sobel.v(12) " "Verilog HDL Parameter Declaration warning at tb_gauss_and_sobel.v(12): Parameter Declaration in module \"tb_gauss_and_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_gauss_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_gauss_and_sobel tb_gauss_and_sobel.v(13) " "Verilog HDL Parameter Declaration warning at tb_gauss_and_sobel.v(13): Parameter Declaration in module \"tb_gauss_and_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_gauss_and_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gauss_and_sobel.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_and_nonmax_with_threshold tb_buffer_and_nonmax_with_threshold.v(13) " "Verilog HDL Parameter Declaration warning at tb_buffer_and_nonmax_with_threshold.v(13): Parameter Declaration in module \"tb_buffer_and_nonmax_with_threshold\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_and_nonmax_with_threshold.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_and_nonmax_with_threshold tb_buffer_and_nonmax_with_threshold.v(14) " "Verilog HDL Parameter Declaration warning at tb_buffer_and_nonmax_with_threshold.v(14): Parameter Declaration in module \"tb_buffer_and_nonmax_with_threshold\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_and_nonmax_with_threshold.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_and_nonmax_with_threshold tb_buffer_and_nonmax_with_threshold.v(15) " "Verilog HDL Parameter Declaration warning at tb_buffer_and_nonmax_with_threshold.v(15): Parameter Declaration in module \"tb_buffer_and_nonmax_with_threshold\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_and_nonmax_with_threshold.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_and_nonmax_with_threshold.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_gray_image tb_gray_image.v(10) " "Verilog HDL Parameter Declaration warning at tb_gray_image.v(10): Parameter Declaration in module \"tb_gray_image\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_gray_image.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_gray_image tb_gray_image.v(11) " "Verilog HDL Parameter Declaration warning at tb_gray_image.v(11): Parameter Declaration in module \"tb_gray_image\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_gray_image.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_gray_image.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_to_gauss tb_buffer_to_gauss.v(8) " "Verilog HDL Parameter Declaration warning at tb_buffer_to_gauss.v(8): Parameter Declaration in module \"tb_buffer_to_gauss\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_gauss.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_to_gauss tb_buffer_to_gauss.v(9) " "Verilog HDL Parameter Declaration warning at tb_buffer_to_gauss.v(9): Parameter Declaration in module \"tb_buffer_to_gauss\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_gauss.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967791 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_to_gauss tb_buffer_to_gauss.v(10) " "Verilog HDL Parameter Declaration warning at tb_buffer_to_gauss.v(10): Parameter Declaration in module \"tb_buffer_to_gauss\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_gauss.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967791 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_to_sobel tb_buffer_to_sobel.v(8) " "Verilog HDL Parameter Declaration warning at tb_buffer_to_sobel.v(8): Parameter Declaration in module \"tb_buffer_to_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_sobel.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967791 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_to_sobel tb_buffer_to_sobel.v(9) " "Verilog HDL Parameter Declaration warning at tb_buffer_to_sobel.v(9): Parameter Declaration in module \"tb_buffer_to_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_sobel.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967791 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_to_sobel tb_buffer_to_sobel.v(10) " "Verilog HDL Parameter Declaration warning at tb_buffer_to_sobel.v(10): Parameter Declaration in module \"tb_buffer_to_sobel\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_sobel.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967791 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_to_nonmax tb_buffer_to_nonmax.v(8) " "Verilog HDL Parameter Declaration warning at tb_buffer_to_nonmax.v(8): Parameter Declaration in module \"tb_buffer_to_nonmax\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_to_nonmax.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967791 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_to_nonmax tb_buffer_to_nonmax.v(9) " "Verilog HDL Parameter Declaration warning at tb_buffer_to_nonmax.v(9): Parameter Declaration in module \"tb_buffer_to_nonmax\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_to_nonmax.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967791 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "tb_buffer_to_nonmax tb_buffer_to_nonmax.v(10) " "Verilog HDL Parameter Declaration warning at tb_buffer_to_nonmax.v(10): Parameter Declaration in module \"tb_buffer_to_nonmax\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "tb_buffer_to_nonmax.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/tb_buffer_to_nonmax.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1585507967791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "edge_detection " "Elaborating entity \"edge_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585507967929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_to_grayscale rgb_to_grayscale:rgb_to_gray " "Elaborating entity \"rgb_to_grayscale\" for hierarchy \"rgb_to_grayscale:rgb_to_gray\"" {  } { { "edge_detection.v" "rgb_to_gray" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_to_gauss buf_to_gauss:gauss_buffer " "Elaborating entity \"buf_to_gauss\" for hierarchy \"buf_to_gauss:gauss_buffer\"" {  } { { "edge_detection.v" "gauss_buffer" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 buf_to_gauss.v(43) " "Verilog HDL assignment warning at buf_to_gauss.v(43): truncated value with size 32 to match size of target (12)" {  } { { "buf_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507968303 "|edge_detection|buf_to_gauss:gauss_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 buf_to_gauss.v(105) " "Verilog HDL assignment warning at buf_to_gauss.v(105): truncated value with size 32 to match size of target (12)" {  } { { "buf_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507968304 "|edge_detection|buf_to_gauss:gauss_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 buf_to_gauss.v(118) " "Verilog HDL assignment warning at buf_to_gauss.v(118): truncated value with size 32 to match size of target (12)" {  } { { "buf_to_gauss.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507968304 "|edge_detection|buf_to_gauss:gauss_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_memory506 buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0 " "Elaborating entity \"fifo_memory506\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\"" {  } { { "buf_to_gauss.v" "fifo_0" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buf_to_gauss.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\"" {  } { { "fifo_memory506.v" "scfifo_component" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\"" {  } { { "fifo_memory506.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 506 " "Parameter \"almost_full_value\" = \"506\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507968596 ""}  } { { "fifo_memory506.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory506.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585507968596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ir41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ir41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ir41 " "Found entity 1: scfifo_ir41" {  } { { "db/scfifo_ir41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_ir41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507968647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507968647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ir41 buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated " "Elaborating entity \"scfifo_ir41\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9d21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9d21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9d21 " "Found entity 1: a_dpfifo_9d21" {  } { { "db/a_dpfifo_9d21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507968691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507968691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9d21 buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo " "Elaborating entity \"a_dpfifo_9d21\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\"" {  } { { "db/scfifo_ir41.tdf" "dpfifo" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_ir41.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_peh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_peh1 " "Found entity 1: altsyncram_peh1" {  } { { "db/altsyncram_peh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_peh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507968755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507968755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_peh1 buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|altsyncram_peh1:FIFOram " "Elaborating entity \"altsyncram_peh1\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|altsyncram_peh1:FIFOram\"" {  } { { "db/a_dpfifo_9d21.tdf" "FIFOram" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g09 " "Found entity 1: cmpr_g09" {  } { { "db/cmpr_g09.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cmpr_g09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507968807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507968807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cmpr_g09:almost_full_comparer " "Elaborating entity \"cmpr_g09\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cmpr_g09:almost_full_comparer\"" {  } { { "db/a_dpfifo_9d21.tdf" "almost_full_comparer" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cmpr_g09:two_comparison " "Elaborating entity \"cmpr_g09\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cmpr_g09:two_comparison\"" {  } { { "db/a_dpfifo_9d21.tdf" "two_comparison" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rdb " "Found entity 1: cntr_rdb" {  } { { "db/cntr_rdb.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cntr_rdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507968860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507968860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rdb buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cntr_rdb:rd_ptr_msb " "Elaborating entity \"cntr_rdb\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cntr_rdb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_9d21.tdf" "rd_ptr_msb" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8e7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8e7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8e7 " "Found entity 1: cntr_8e7" {  } { { "db/cntr_8e7.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cntr_8e7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507968911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507968911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8e7 buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cntr_8e7:usedw_counter " "Elaborating entity \"cntr_8e7\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cntr_8e7:usedw_counter\"" {  } { { "db/a_dpfifo_9d21.tdf" "usedw_counter" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sdb " "Found entity 1: cntr_sdb" {  } { { "db/cntr_sdb.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/cntr_sdb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507968963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507968963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sdb buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cntr_sdb:wr_ptr " "Elaborating entity \"cntr_sdb\" for hierarchy \"buf_to_gauss:gauss_buffer\|fifo_memory506:fifo_0\|scfifo:scfifo_component\|scfifo_ir41:auto_generated\|a_dpfifo_9d21:dpfifo\|cntr_sdb:wr_ptr\"" {  } { { "db/a_dpfifo_9d21.tdf" "wr_ptr" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_9d21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507968964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gauss_filter gauss_filter:gauss0 " "Elaborating entity \"gauss_filter\" for hierarchy \"gauss_filter:gauss0\"" {  } { { "edge_detection.v" "gauss0" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507969509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 gauss_filter.sv(21) " "Verilog HDL assignment warning at gauss_filter.sv(21): truncated value with size 32 to match size of target (8)" {  } { { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507969510 "|edge_detection|gauss_filter:gauss0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_gauss_to_sobel buf_gauss_to_sobel:buffor " "Elaborating entity \"buf_gauss_to_sobel\" for hierarchy \"buf_gauss_to_sobel:buffor\"" {  } { { "edge_detection.v" "buffor" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507969511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 buffer_gauss_to_sobel.v(25) " "Verilog HDL assignment warning at buffer_gauss_to_sobel.v(25): truncated value with size 32 to match size of target (12)" {  } { { "buffer_gauss_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507969512 "|edge_detection|buf_gauss_to_sobel:buffor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 buffer_gauss_to_sobel.v(56) " "Verilog HDL assignment warning at buffer_gauss_to_sobel.v(56): truncated value with size 32 to match size of target (11)" {  } { { "buffer_gauss_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507969512 "|edge_detection|buf_gauss_to_sobel:buffor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 buffer_gauss_to_sobel.v(69) " "Verilog HDL assignment warning at buffer_gauss_to_sobel.v(69): truncated value with size 32 to match size of target (12)" {  } { { "buffer_gauss_to_sobel.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507969513 "|edge_detection|buf_gauss_to_sobel:buffor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_memory504 buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0 " "Elaborating entity \"fifo_memory504\" for hierarchy \"buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0\"" {  } { { "buffer_gauss_to_sobel.v" "fifo_0" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_gauss_to_sobel.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507969532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0\|scfifo:scfifo_component\"" {  } { { "fifo_memory504.v" "scfifo_component" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507969704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0\|scfifo:scfifo_component\"" {  } { { "fifo_memory504.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507969741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 504 " "Parameter \"almost_full_value\" = \"504\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507969741 ""}  } { { "fifo_memory504.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory504.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585507969741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gr41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gr41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gr41 " "Found entity 1: scfifo_gr41" {  } { { "db/scfifo_gr41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_gr41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507969791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507969791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gr41 buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0\|scfifo:scfifo_component\|scfifo_gr41:auto_generated " "Elaborating entity \"scfifo_gr41\" for hierarchy \"buf_gauss_to_sobel:buffor\|fifo_memory504:fifo_0\|scfifo:scfifo_component\|scfifo_gr41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507969791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_operator sobel_operator:sobel " "Elaborating entity \"sobel_operator\" for hierarchy \"sobel_operator:sobel\"" {  } { { "edge_detection.v" "sobel" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sobel_operator.v(15) " "Verilog HDL assignment warning at sobel_operator.v(15): truncated value with size 32 to match size of target (11)" {  } { { "sobel_operator.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507970004 "|edge_detection|sobel_operator:sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sobel_operator.v(17) " "Verilog HDL assignment warning at sobel_operator.v(17): truncated value with size 32 to match size of target (11)" {  } { { "sobel_operator.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507970004 "|edge_detection|sobel_operator:sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sobel_operator.v(19) " "Verilog HDL assignment warning at sobel_operator.v(19): truncated value with size 32 to match size of target (11)" {  } { { "sobel_operator.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507970004 "|edge_detection|sobel_operator:sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sobel_operator.v(21) " "Verilog HDL assignment warning at sobel_operator.v(21): truncated value with size 32 to match size of target (11)" {  } { { "sobel_operator.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507970004 "|edge_detection|sobel_operator:sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sobel_operator.v(30) " "Verilog HDL assignment warning at sobel_operator.v(30): truncated value with size 32 to match size of target (2)" {  } { { "sobel_operator.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/sobel_operator.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507970004 "|edge_detection|sobel_operator:sobel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_sobel_to_threshold buf_sobel_to_threshold:buffor_value " "Elaborating entity \"buf_sobel_to_threshold\" for hierarchy \"buf_sobel_to_threshold:buffor_value\"" {  } { { "edge_detection.v" "buffor_value" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 buffer_sobel_to_nonmaxsupression.v(26) " "Verilog HDL assignment warning at buffer_sobel_to_nonmaxsupression.v(26): truncated value with size 32 to match size of target (12)" {  } { { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507970007 "|edge_detection|buf_sobel_to_threshold:buffor_value"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 buffer_sobel_to_nonmaxsupression.v(57) " "Verilog HDL assignment warning at buffer_sobel_to_nonmaxsupression.v(57): truncated value with size 32 to match size of target (11)" {  } { { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507970007 "|edge_detection|buf_sobel_to_threshold:buffor_value"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 buffer_sobel_to_nonmaxsupression.v(70) " "Verilog HDL assignment warning at buffer_sobel_to_nonmaxsupression.v(70): truncated value with size 32 to match size of target (12)" {  } { { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507970007 "|edge_detection|buf_sobel_to_threshold:buffor_value"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_memory502 buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0 " "Elaborating entity \"fifo_memory502\" for hierarchy \"buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\"" {  } { { "buffer_sobel_to_nonmaxsupression.v" "fifo_0" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component\"" {  } { { "fifo_memory502.v" "scfifo_component" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component\"" {  } { { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 502 " "Parameter \"almost_full_value\" = \"502\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507970186 ""}  } { { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585507970186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_os41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_os41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_os41 " "Found entity 1: scfifo_os41" {  } { { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507970237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507970237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_os41 buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated " "Elaborating entity \"scfifo_os41\" for hierarchy \"buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_je21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_je21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_je21 " "Found entity 1: a_dpfifo_je21" {  } { { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507970254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507970254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_je21 buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo " "Elaborating entity \"a_dpfifo_je21\" for hierarchy \"buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\"" {  } { { "db/scfifo_os41.tdf" "dpfifo" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhh1 " "Found entity 1: altsyncram_dhh1" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507970310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507970310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhh1 buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram " "Elaborating entity \"altsyncram_dhh1\" for hierarchy \"buf_sobel_to_threshold:buffor_value\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\"" {  } { { "db/a_dpfifo_je21.tdf" "FIFOram" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_max_suppression n_max_suppression:suppression " "Elaborating entity \"n_max_suppression\" for hierarchy \"n_max_suppression:suppression\"" {  } { { "edge_detection.v" "suppression" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 non_max_suppression.v(29) " "Verilog HDL assignment warning at non_max_suppression.v(29): truncated value with size 11 to match size of target (8)" {  } { { "non_max_suppression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/non_max_suppression.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1585507970890 "|edge_detection|n_max_suppression:suppression"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold threshold:thresholde " "Elaborating entity \"threshold\" for hierarchy \"threshold:thresholde\"" {  } { { "edge_detection.v" "thresholde" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507970891 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[7\] " "Net \"out_angle\[7\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[7\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970962 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[6\] " "Net \"out_angle\[6\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[6\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970962 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[5\] " "Net \"out_angle\[5\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[5\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970962 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[4\] " "Net \"out_angle\[4\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[4\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970962 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[3\] " "Net \"out_angle\[3\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[3\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970962 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[2\] " "Net \"out_angle\[2\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[2\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970962 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1585507970962 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[7\] " "Net \"out_angle\[7\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[7\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[6\] " "Net \"out_angle\[6\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[6\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[5\] " "Net \"out_angle\[5\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[5\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[4\] " "Net \"out_angle\[4\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[4\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[3\] " "Net \"out_angle\[3\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[3\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[2\] " "Net \"out_angle\[2\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[2\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970964 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1585507970964 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[7\] " "Net \"out_angle\[7\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[7\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[6\] " "Net \"out_angle\[6\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[6\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[5\] " "Net \"out_angle\[5\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[5\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[4\] " "Net \"out_angle\[4\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[4\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[3\] " "Net \"out_angle\[3\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[3\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[2\] " "Net \"out_angle\[2\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[2\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970966 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1585507970966 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[7\] " "Net \"out_angle\[7\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[7\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970970 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[6\] " "Net \"out_angle\[6\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[6\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970970 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[5\] " "Net \"out_angle\[5\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[5\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970970 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[4\] " "Net \"out_angle\[4\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[4\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970970 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[3\] " "Net \"out_angle\[3\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[3\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970970 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[2\] " "Net \"out_angle\[2\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[2\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970970 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1585507970970 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[7\] " "Net \"out_angle\[7\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[7\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970971 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[6\] " "Net \"out_angle\[6\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[6\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970971 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[5\] " "Net \"out_angle\[5\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[5\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970971 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[4\] " "Net \"out_angle\[4\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[4\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970971 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[3\] " "Net \"out_angle\[3\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[3\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970971 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_angle\[2\] " "Net \"out_angle\[2\]\" is missing source, defaulting to GND" {  } { { "edge_detection.v" "out_angle\[2\]" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1585507970971 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1585507970971 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[0\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 39 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[1\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 71 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[2\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 103 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[3\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 135 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[4\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 167 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[5\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 199 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[6\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 231 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[7\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 263 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[8\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 295 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[9\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 327 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[10\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_1\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 359 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 42 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971080 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_1|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1585507971080 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1585507971080 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[2\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 103 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971083 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[3\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 135 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971083 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[4\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 167 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971083 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[5\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 199 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971083 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[6\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 231 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971083 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[7\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 263 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971083 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[8\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 295 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971083 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[9\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 327 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971083 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[10\] " "Synthesized away node \"buf_sobel_to_threshold:buffor_angle\|fifo_memory502:fifo_0\|scfifo:scfifo_component\|scfifo_os41:auto_generated\|a_dpfifo_je21:dpfifo\|altsyncram_dhh1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/altsyncram_dhh1.tdf" 359 2 0 } } { "db/a_dpfifo_je21.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/a_dpfifo_je21.tdf" 43 2 0 } } { "db/scfifo_os41.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/scfifo_os41.tdf" 34 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "fifo_memory502.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/fifo_memory502.v" 72 0 0 } } { "buffer_sobel_to_nonmaxsupression.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/buffer_sobel_to_nonmaxsupression.v" 34 0 0 } } { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 135 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971083 "|edge_detection|buf_sobel_to_threshold:buffor_angle|fifo_memory502:fifo_0|scfifo:scfifo_component|scfifo_os41:auto_generated|a_dpfifo_je21:dpfifo|altsyncram_dhh1:FIFOram|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1585507971083 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1585507971083 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gauss_filter:gauss0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gauss_filter:gauss0\|Div0\"" {  } { { "gauss_filter.sv" "Div0" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971831 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "gauss_filter:gauss0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"gauss_filter:gauss0\|Mult0\"" {  } { { "gauss_filter.sv" "Mult0" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507971831 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1585507971831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gauss_filter:gauss0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"gauss_filter:gauss0\|lpm_divide:Div0\"" {  } { { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507971874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gauss_filter:gauss0\|lpm_divide:Div0 " "Instantiated megafunction \"gauss_filter:gauss0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507971874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507971874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507971874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507971874 ""}  } { { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585507971874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7om.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7om.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7om " "Found entity 1: lpm_divide_7om" {  } { { "db/lpm_divide_7om.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/lpm_divide_7om.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507971926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507971926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507971943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507971943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_odf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_odf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_odf " "Found entity 1: alt_u_div_odf" {  } { { "db/alt_u_div_odf.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/alt_u_div_odf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507971994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507971994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507972058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507972058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507972112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507972112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gauss_filter:gauss0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\"" {  } { { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507972151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gauss_filter:gauss0\|lpm_mult:Mult0 " "Instantiated megafunction \"gauss_filter:gauss0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507972151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507972151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507972151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507972151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507972151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507972151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507972151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507972151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1585507972151 ""}  } { { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1585507972151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core gauss_filter:gauss0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507972199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder gauss_filter:gauss0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507972228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] gauss_filter:gauss0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507972268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507972323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507972323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add gauss_filter:gauss0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507972330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] gauss_filter:gauss0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507972337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/db/add_sub_hkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585507972390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507972390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "gauss_filter:gauss0\|lpm_mult:Mult0\|altshift:external_latency_ffs gauss_filter:gauss0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"gauss_filter:gauss0\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "gauss_filter.sv" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/gauss_filter.sv" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507972413 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1585507972868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1585507973626 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1585507974654 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/output_files/EdgeDetection.map.smsg " "Generated suppressed messages file E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/output_files/EdgeDetection.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507974806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1585507975020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1585507975020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_0\[0\] " "No output dependent on input pin \"input_0\[0\]\"" {  } { { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507975193 "|edge_detection|input_0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_0\[1\] " "No output dependent on input pin \"input_0\[1\]\"" {  } { { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507975193 "|edge_detection|input_0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_1\[0\] " "No output dependent on input pin \"input_1\[0\]\"" {  } { { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507975193 "|edge_detection|input_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_2\[0\] " "No output dependent on input pin \"input_2\[0\]\"" {  } { { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507975193 "|edge_detection|input_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_2\[1\] " "No output dependent on input pin \"input_2\[1\]\"" {  } { { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507975193 "|edge_detection|input_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_2\[2\] " "No output dependent on input pin \"input_2\[2\]\"" {  } { { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507975193 "|edge_detection|input_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_2\[3\] " "No output dependent on input pin \"input_2\[3\]\"" {  } { { "edge_detection.v" "" { Text "E:/intelFPGA_lite/18.1/Projects/EdgeDetectionProject/edge_detection.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1585507975193 "|edge_detection|input_2[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1585507975193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2645 " "Implemented 2645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1585507975193 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1585507975193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2544 " "Implemented 2544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1585507975193 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1585507975193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1585507975193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585507975219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 29 20:52:55 2020 " "Processing ended: Sun Mar 29 20:52:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585507975219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585507975219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585507975219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585507975219 ""}
