# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Mar 13 10:29:53 2020
# 
# Allegro PCB Router v17-2-51 made 2019/01/15 at 11:46:29
# Running on: rank709-14, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Batch File Name: pasde.do
# Did File Name: H:/Desktop/full_circuit/allegro/specctra.did
# Current time = Fri Mar 13 10:29:53 2020
# PCB H:/Desktop/full_circuit/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2640.0000 ylo=-1540.0000 xhi=2640.0000 yhi=1540.0000
# Total 14 Images Consolidated.
# Via 'GU-VIA80' z=1, 2 xlo=-40.0000 ylo=-40.0000 xhi= 40.0000 yhi= 40.0000
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 29, Images Processed 42, Padstacks Processed 14
# Nets Processed 39, Net Terminals 124
# PCB Area=13440000.000  EIC=10  Area/EIC=1344000.000  SMDs=0
# Total Pin Count: 149
# Signal Connections Created 85
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 78752.3600 Horizontal 48165.0760 Vertical 30587.2840
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 78752.3600 Horizontal 45476.3600 Vertical 33276.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File H:/Desktop/full_circuit/allegro\VGroupV2_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/2173845h/AppData/Local/Temp/#Taaaaan11212.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Fri Mar 13 10:29:58 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 78752.3600 Horizontal 48165.0760 Vertical 30587.2840
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 78752.3600 Horizontal 45476.3600 Vertical 33276.0000
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 78752.3600 Horizontal 48165.0760 Vertical 30587.2840
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 78752.3600 Horizontal 45476.3600 Vertical 33276.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Fri Mar 13 10:29:58 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 85
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 78752.3600 Horizontal 48165.0760 Vertical 30587.2840
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 78752.3600 Horizontal 45476.3600 Vertical 33276.0000
# Start Route Pass 1 of 25
# Routing 83 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 44 (Cross: 42, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 83 Successes 76 Failures 7 Vias 14
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 103 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 33 (Cross: 33, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 3
# Attempts 93 Successes 92 Failures 1 Vias 10
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.2500
# End Pass 2 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 25 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 107 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 20 (Cross: 20, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 94 Successes 94 Failures 0 Vias 13
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.3940
# End Pass 3 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 110 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 8 (Cross: 8, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 98 Successes 98 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.6000
# End Pass 4 of 25
# 12 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Start Route Pass 5 of 25
# Routing 19 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 2 (Cross: 2, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 19 Successes 19 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 5 passes.
# Start Route Pass 6 of 25
# Routing 16 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 16 Successes 16 Failures 0 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 4 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 4 Successes 4 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 5 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81412.3600 Horizontal 50730.1660 Vertical 30682.1940
# Routed Length 92906.9600 Horizontal 50311.9300 Vertical 42595.0300
# Ratio Actual / Manhattan   1.1412
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:29:59 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 5 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81412.3600 Horizontal 50730.1660 Vertical 30682.1940
# Routed Length 92906.9600 Horizontal 50311.9300 Vertical 42595.0300
# Ratio Actual / Manhattan   1.1412
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 122 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 98 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 124 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 100 Successes 100 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81262.3500 Horizontal 50183.8810 Vertical 31078.4690
# Routed Length 87855.4900 Horizontal 47750.4800 Vertical 40105.0100
# Ratio Actual / Manhattan   1.0811
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:00 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81262.3500 Horizontal 50183.8810 Vertical 31078.4690
# Routed Length 87855.4900 Horizontal 47750.4800 Vertical 40105.0100
# Ratio Actual / Manhattan   1.0811
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81212.3500 Horizontal 50153.3990 Vertical 31058.9510
# Routed Length 87855.4900 Horizontal 47750.4800 Vertical 40105.0100
# Ratio Actual / Manhattan   1.0818
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:00 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 17, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81212.3500 Horizontal 50153.3990 Vertical 31058.9510
# Routed Length 87855.4900 Horizontal 47750.4800 Vertical 40105.0100
# Ratio Actual / Manhattan   1.0818
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 121 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:00 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:00 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:01 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:01 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:01 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:02 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:02 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:02 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:03 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:03 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:03 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:04 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:04 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:04 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:05 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 17 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:05 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:05 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:05 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:06 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:06 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:07 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:07 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:07 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:08 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:08 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 22 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:09 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:09 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:09 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Clean    | 54|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 55|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:10 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 24 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Clean    | 54|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 55|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 56|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:10 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Clean    | 54|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 55|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 56|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 57|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 58|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:10 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Clean    | 54|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 55|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 56|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 57|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 58|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 59|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:11 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Clean    | 54|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 55|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 56|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 57|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 58|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 59|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 60|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 61|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 50 route passes.
# Current time = Fri Mar 13 10:30:11 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 50
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Clean    | 54|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 55|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 56|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 57|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 58|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 59|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 60|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 61|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 62|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Fri Mar 13 10:30:11 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Route Pass 1 of 5
# Routing 0 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 0 Successes 0 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Clean    | 54|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 55|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 56|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 57|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 58|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 59|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 60|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 61|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 62|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 63|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# <<ERROR:>> Smart Route: Design has 2 unrouted connections. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:12 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Clean    | 54|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 55|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 56|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 57|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 58|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 59|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 60|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 61|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 62|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 63|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 64|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 65|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Executing 2 clean passes.
# Current time = Fri Mar 13 10:30:12 2020
# 
#    VIA       TOP      BOTTOM  
# 
#    TOP  ----------  'GU-VIA80'
# BOTTOM  'GU-VIA80'  ----------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Start Clean Pass 1 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 120 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 99 Successes 99 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Wiring Written to File H:/Desktop/full_circuit/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   85|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    42|     2|   7|    9|   14|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    33|     0|   1|    3|   10|    0|   0| 25|  0:00:00|  0:00:00|
# Route    |  3|    20|     0|   0|    2|   13|    0|   0| 39|  0:00:00|  0:00:00|
# Route    |  4|     8|     0|   0|    2|   17|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  5|     2|     0|   0|    2|   25|    0|   0| 75|  0:00:00|  0:00:00|
# Route    |  6|     1|     0|   0|    2|   26|    0|   0| 50|  0:00:00|  0:00:00|
# Route    |  7|     0|     0|   0|    2|   27|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  8|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  9|     0|     0|   1|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 10|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 11|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 12|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 13|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 14|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 15|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Clean    | 16|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:00|
# Route    | 17|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    | 18|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:01|
# Clean    | 19|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Route    | 20|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 21|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 22|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:02|
# Route    | 23|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 24|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 25|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 26|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 27|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 28|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 29|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Clean    | 30|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 31|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:03|
# Route    | 32|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Clean    | 33|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Clean    | 34|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:03|
# Route    | 35|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:04|
# Clean    | 36|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 37|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 38|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 39|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 40|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Route    | 41|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Clean    | 42|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:04|
# Clean    | 43|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:05|
# Route    | 44|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 45|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:05|
# Clean    | 46|     0|     0|   0|    2|   27|    0|   0|   |  0:00:01|  0:00:06|
# Route    | 47|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 48|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 49|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 50|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:06|
# Clean    | 51|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 52|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 53|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:01|  0:00:07|
# Clean    | 54|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 55|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 56|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 57|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 58|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 59|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 60|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 61|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Route    | 62|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 63|     0|     0|   0|    2|   27|    0|   0|  0|  0:00:00|  0:00:07|
# Clean    | 64|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 65|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 66|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Clean    | 67|     0|     0|   0|    2|   27|    0|   0|   |  0:00:00|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- H:/Desktop/full_circuit/allegro\VGroupV2.dsn
# Nets 39 Connections 85 Unroutes 2
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 6 Total Vias 27
# Percent Connected   97.65
# Manhattan Length 81182.3500 Horizontal 50134.3170 Vertical 31048.0330
# Routed Length 87791.8100 Horizontal 47675.3600 Vertical 40116.4500
# Ratio Actual / Manhattan   1.0814
# Unconnected Length 5072.0000 Horizontal 3886.0000 Vertical 1186.0000
# Smart Route: Smart_route finished, completion rate: 97.65.
write routes (changed_only) (reset_changed) C:/Users/2173845h/AppData/Local/Temp/#Taaaaao11212.tmp
# Routing Written to File C:/Users/2173845h/AppData/Local/Temp/#Taaaaao11212.tmp
quit
