[2025-09-17 04:00:22] START suite=qualcomm_srv trace=srv587_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv587_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3334469 heartbeat IPC: 2.999 cumulative IPC: 2.999 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6181884 heartbeat IPC: 3.512 cumulative IPC: 3.235 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6181884 cumulative IPC: 3.235 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6181884 cumulative IPC: 3.235 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11989439 heartbeat IPC: 1.722 cumulative IPC: 1.722 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 17904001 heartbeat IPC: 1.691 cumulative IPC: 1.706 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 23536449 heartbeat IPC: 1.775 cumulative IPC: 1.729 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 29016065 heartbeat IPC: 1.825 cumulative IPC: 1.752 (Simulation time: 00 hr 05 min 01 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 34618658 heartbeat IPC: 1.785 cumulative IPC: 1.758 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 40067438 heartbeat IPC: 1.835 cumulative IPC: 1.771 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 45722067 heartbeat IPC: 1.768 cumulative IPC: 1.77 (Simulation time: 00 hr 07 min 52 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 51302338 heartbeat IPC: 1.792 cumulative IPC: 1.773 (Simulation time: 00 hr 08 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv587_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000017 cycles: 56737608 heartbeat IPC: 1.84 cumulative IPC: 1.78 (Simulation time: 00 hr 09 min 45 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 55945566 cumulative IPC: 1.787 (Simulation time: 00 hr 10 min 38 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 55945566 cumulative IPC: 1.787 (Simulation time: 00 hr 10 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv587_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.787 instructions: 100000004 cycles: 55945566
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.35 Average ROB Occupancy at Mispredict: 86.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00034
BRANCH_INDIRECT: 0.00682
BRANCH_CONDITIONAL: 5.341
BRANCH_DIRECT_CALL: 0.00052
BRANCH_INDIRECT_CALL: 0.0014
BRANCH_RETURN: 0.00039


====Backend Stall Breakdown====
ROB_STALL: 802949
LQ_STALL: 0
SQ_STALL: 1359358


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 126.08417
REPLAY_LOAD: 92.67665
NON_REPLAY_LOAD: 11.615466

== Total ==
ADDR_TRANS: 151301
REPLAY_LOAD: 136142
NON_REPLAY_LOAD: 515506

== Counts ==
ADDR_TRANS: 1200
REPLAY_LOAD: 1469
NON_REPLAY_LOAD: 44381

cpu0->cpu0_STLB TOTAL        ACCESS:     951452 HIT:     907767 MISS:      43685 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     951452 HIT:     907767 MISS:      43685 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 181.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     749217 HIT:     420785 MISS:     328432 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     493184 HIT:     306533 MISS:     186651 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      66705 HIT:       6588 MISS:      60117 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      91023 HIT:      90350 MISS:        673 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      98305 HIT:      17314 MISS:      80991 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15024128 HIT:   14586804 MISS:     437324 MSHR_MERGE:     137009
cpu0->cpu0_L1I LOAD         ACCESS:   15024128 HIT:   14586804 MISS:     437324 MSHR_MERGE:     137009
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27043743 HIT:   26210387 MISS:     833356 MSHR_MERGE:     475470
cpu0->cpu0_L1D LOAD         ACCESS:   14914981 HIT:   14523594 MISS:     391387 MSHR_MERGE:     198514
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12023819 HIT:   11680449 MISS:     343370 MSHR_MERGE:     276662
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104943 HIT:       6344 MISS:      98599 MSHR_MERGE:        294
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12824996 HIT:   12716636 MISS:     108360 MSHR_MERGE:      62232
cpu0->cpu0_ITLB LOAD         ACCESS:   12824996 HIT:   12716636 MISS:     108360 MSHR_MERGE:      62232
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.03 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24922807 HIT:   23595469 MISS:    1327338 MSHR_MERGE:     422014
cpu0->cpu0_DTLB LOAD         ACCESS:   24922807 HIT:   23595469 MISS:    1327338 MSHR_MERGE:     422014
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.27 cycles
cpu0->LLC TOTAL        ACCESS:     407772 HIT:     177515 MISS:     230257 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     186650 HIT:      52031 MISS:     134619 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      60116 HIT:      16133 MISS:      43983 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      80015 HIT:      79794 MISS:        221 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80991 HIT:      29557 MISS:      51434 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6704
  ROW_BUFFER_MISS:     223279
  AVG DBUS CONGESTED CYCLE: 6.377
Channel 0 WQ ROW_BUFFER_HIT:      10859
  ROW_BUFFER_MISS:      47507
  FULL:          0
Channel 0 REFRESHES ISSUED:       4662

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1037432        11179         7793        25932
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          221          409         2890         7759
  STLB miss resolved @ L2C                0          540         2504         5355        22368
  STLB miss resolved @ LLC                0          822         4260         5613        25031
  STLB miss resolved @ MEM                0         1168         7876        17235        47031

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28068         2272        53722         3035         1218
---------------------------------------------------------------
  STLB miss resolved @ L1D               27            9           61          710          313
  STLB miss resolved @ L2C               13           39           37          196           82
  STLB miss resolved @ LLC               49           28          131         1862          535
  STLB miss resolved @ MEM               32            8          108         1227          757
[2025-09-17 04:11:00] END   suite=qualcomm_srv trace=srv587_ap (rc=0)
