/*******************************************************************************
*              (c), Copyright 2001, Marvell International Ltd.                 *
* THIS CODE CONTAINS CONFIDENTIAL INFORMATION OF MARVELL SEMICONDUCTOR, INC.   *
* NO RIGHTS ARE GRANTED HEREIN UNDER ANY PATENT, MASK WORK RIGHT OR COPYRIGHT  *
* OF MARVELL OR ANY THIRD PARTY. MARVELL RESERVES THE RIGHT AT ITS SOLE        *
* DISCRETION TO REQUEST THAT THIS CODE BE IMMEDIATELY RETURNED TO MARVELL.     *
* THIS CODE IS PROVIDED "AS IS". MARVELL MAKES NO WARRANTIES, EXPRESSED,       *
* IMPLIED OR OTHERWISE, REGARDING ITS ACCURACY, COMPLETENESS OR PERFORMANCE.   *
********************************************************************************
*  mvHwsALdrin2PortModeElements.c
*
* DESCRIPTION:
*
*
* FILE REVISION NUMBER:
*       $Revision: 1 $
*
*******************************************************************************/

#include <cpss/common/labServices/port/gop/port/mvPortModeElements.h>
#include <cpss/common/labServices/port/gop/port/private/mvHwsPortPrvIf.h>
#include <cpss/common/labServices/port/gop/common/siliconIf/mvSiliconIf.h>


/************************* definition *****************************************************/


/************************* Globals ********************************************************/
/* Last line of each SupModes array MUST be NON_SUP_MODE */
const MV_HWS_PORT_INIT_PARAMS hwsAldrin2Port0SupModes[] = {
    /* port mode,   MAC Type    Mac Num    PCS Type    PCS Num    FEC       Speed        FirstLane  LanesList  LanesNum   Media         10Bit      FecSupported */
    { SGMII,          GEMAC_SG,    0,        GPCS,          0,   FEC_OFF,   _1_25G,      NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _10BIT_ON,  FEC_OFF               },
    { _1000Base_X,    GEMAC_X,     0,        GPCS,          0,   FEC_OFF,   _1_25G,      NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _10BIT_ON,  FEC_OFF               },
    { SGMII2_5,       GEMAC_X,     0,        GPCS,          0,   FEC_OFF,   _3_125G,     NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _10BIT_ON,  FEC_OFF               },
    { _10GBase_KR,    XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _10_3125G,   NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _20GBase_KR2,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _10_3125G,   NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _10GBase_SR_LR, XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _10_3125G,   NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _20GBase_SR_LR2,XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _10_3125G,   NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _40GBase_SR_LR4,XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _10_3125G,   NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { XLHGL_KR4,      XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _12_5G,      NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _12GBaseR,      XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _12_1875G,   NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _48GBaseR4,     XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _12_1875G,   NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _5GBaseR,       XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _5_15625G,   NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF               },
    { _24GBase_KR2,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _12_1875G,   NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _12_5GBase_KR,  XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _12_8906G,   NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _25GBase_KR2,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _12_8906G,   NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _50GBase_KR4,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _12_8906G,   NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _25GBase_KR,    XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|FC_FEC|RS_FEC },
    { _50GBase_KR2,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _100GBase_KR4,  CGMAC,       0,        CGPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _25GBase_SR,    XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|FC_FEC|RS_FEC },
    { _50GBase_SR2,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _100GBase_SR4,  CGMAC,       0,        CGPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _100GBase_MLG,  XLGMAC,      0,        CGPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF               },
    { _107GBase_KR4,  CGMAC,       0,        CGPCS,         0,   RS_FEC,    _27_5G,      NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _40BIT_ON,  RS_FEC                },
    { _25GBase_KR_C,  XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|FC_FEC|RS_FEC },
    { _50GBase_KR2_C, XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _40GBase_KR2,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _20_625G,    NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _29_09GBase_SR4,XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _7_5G,       NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF               },
    { _40GBase_CR4,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _10_3125G,   NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _25GBase_CR,    XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|FC_FEC|RS_FEC },
    { _50GBase_CR2,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _100GBase_CR4,  CGMAC,       0,        CGPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _25GBase_KR_S,  XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|FC_FEC        },
    { _25GBase_CR_S,  XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|FC_FEC        },
    { _25GBase_CR_C,  XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|FC_FEC|RS_FEC },
    { _50GBase_CR2_C, XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _25_78125G,  NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _102GBase_KR4,  CGMAC,       0,        CGPCS,         0,   RS_FEC,    _26_25G,     NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _52_5GBase_KR2, XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _27_1G,      NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|RS_FEC        },
    { _40GBase_KR4,   XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _10_3125G,   NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC        },
    { _26_7GBase_KR,  XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _27_5G,      NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _40BIT_ON, FEC_OFF|FC_FEC|RS_FEC  },
    { _20GBase_KR,    XLGMAC,      0,        MMPCS,         0,   FEC_OFF,   _20_625G,    NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _40BIT_ON,  FEC_OFF|FC_FEC|RS_FEC },
    { NON_SUP_MODE,   MAC_NA,     NA_NUM,    PCS_NA,   NA_NUM,   FEC_OFF,   SPEED_NA,    NA_NUM,    {0,0,0,0},    0,     XAUI_MEDIA,   _10BIT_ON,  FEC_NA                }
};

const MV_HWS_PORT_INIT_PARAMS hwsAldrin2Port24SupModes[] = {
    /* port mode,   MAC Type    Mac Num    PCS Type    PCS Num    FEC       Speed       FirstLane  LanesList  LanesNum   Media         10Bit      FecSupported */
    { SGMII,          GEMAC_SG,    24,       GPCS,         24,   FEC_OFF,   _1_25G,     NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _10BIT_ON,  FEC_OFF       },
    { _1000Base_X,    GEMAC_X,     24,       GPCS,         24,   FEC_OFF,   _1_25G,     NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _10BIT_ON,  FEC_OFF       },
    { SGMII2_5,       GEMAC_X,     24,       GPCS,         24,   FEC_OFF,   _3_125G,    NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _10BIT_ON,  FEC_OFF       },
    { _10GBase_KR,    XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _10_3125G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _20GBase_KR2,   XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _10_3125G,  NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _10GBase_SR_LR, XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _10_3125G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _20GBase_SR_LR2,XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _10_3125G,  NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _40GBase_SR_LR4,XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _10_3125G,  NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { XLHGL_KR4,      XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _12_5G,     NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _12GBaseR,      XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _12_1875G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _48GBaseR4,     XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _12_1875G,  NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _5GBaseR,       XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _5_15625G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF       },
    { _24GBase_KR2,   XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _12_1875G,  NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _12_5GBase_KR,  XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _12_8906G,  NA_NUM,    {0,0,0,0},    1,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _25GBase_KR2,   XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _12_8906G,  NA_NUM,    {0,0,0,0},    2,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _50GBase_KR4,   XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _12_8906G,  NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _29_09GBase_SR4,XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _7_5G,      NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF       },
    { _40GBase_CR4,   XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _10_3125G,  NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { _40GBase_KR4,   XLGMAC,      24,       MMPCS,        24,   FEC_OFF,   _10_3125G,  NA_NUM,    {0,0,0,0},    4,     XAUI_MEDIA,   _20BIT_ON,  FEC_OFF|FC_FEC},
    { NON_SUP_MODE,   MAC_NA,      NA_NUM,   PCS_NA,   NA_NUM,   FEC_OFF,   SPEED_NA,   NA_NUM,     {0,0,0,0},    0,     XAUI_MEDIA,   _10BIT_ON,  FEC_NA}
};

const MV_HWS_PORT_INIT_PARAMS hwsAldrin2Port72SupModes[] = {
    /* port mode,   MAC Type    Mac Num    PCS Type    PCS Num    FEC       Speed      FirstLane LanesList  LanesNum   Media         10Bit      FecSupported */
    { SGMII,          GEMAC_SG,  72,         GPCS,       72,     FEC_OFF,   _1_25G,     NA_NUM,   {0,0,0,0},     1,    XAUI_MEDIA,   _10BIT_ON,   FEC_OFF       },
    { _1000Base_X,    GEMAC_X,   72,         GPCS,       72,     FEC_OFF,   _1_25G,     NA_NUM,   {0,0,0,0},     1,    XAUI_MEDIA,   _10BIT_ON,   FEC_OFF       },
    { SGMII2_5,       GEMAC_X,   72,         GPCS,       72,     FEC_OFF,   _3_125G,    NA_NUM,   {0,0,0,0},     1,    XAUI_MEDIA,   _10BIT_ON,   FEC_OFF       },
    { _10GBase_KR,    XLGMAC,    72,         MMPCS,      72,     FEC_OFF,   _10_3125G,  NA_NUM,   {0,0,0,0},     1,    XAUI_MEDIA,   _20BIT_ON,   FEC_OFF|FC_FEC},
    { _10GBase_SR_LR, XLGMAC,    72,         MMPCS,      72,     FEC_OFF,   _10_3125G,  NA_NUM,   {0,0,0,0},     1,    XAUI_MEDIA,   _20BIT_ON,   FEC_OFF|FC_FEC},
    { _12GBaseR,      XLGMAC,    72,         MMPCS,      72,     FEC_OFF,   _12_1875G,  NA_NUM,   {0,0,0,0},     1,    XAUI_MEDIA,   _20BIT_ON,   FEC_OFF|FC_FEC},
    { _5GBaseR,       XLGMAC,    72,         MMPCS,      72,     FEC_OFF,   _5_15625G,  NA_NUM,   {0,0,0,0},     1,    XAUI_MEDIA,   _20BIT_ON,   FEC_OFF       },
    { _12_5GBase_KR,  XLGMAC,    72,         MMPCS,      72,     FEC_OFF,   _12_8906G,  NA_NUM,   {0,0,0,0},     1,    XAUI_MEDIA,   _20BIT_ON,   FEC_OFF|FC_FEC},
    { NON_SUP_MODE,   MAC_NA,    NA_NUM,     PCS_NA,   NA_NUM,   FEC_OFF,   SPEED_NA,   NA_NUM,   {0,0,0,0},     0,    XAUI_MEDIA,   _10BIT_ON,   FEC_NA}
};

const MV_HWS_PORT_INIT_PARAMS *hwsPortsAldrin2ParamsSupModesMap[] =
{
    /*  0 */ hwsAldrin2Port0SupModes, /*  1 */ hwsAldrin2Port0SupModes, /*  2 */ hwsAldrin2Port0SupModes, /*  3 */ hwsAldrin2Port0SupModes,
    /*  4 */ hwsAldrin2Port0SupModes, /*  5 */ hwsAldrin2Port0SupModes, /*  6 */ hwsAldrin2Port0SupModes, /*  7 */ hwsAldrin2Port0SupModes,
    /*  8 */ hwsAldrin2Port0SupModes, /*  9 */ hwsAldrin2Port0SupModes, /* 10 */ hwsAldrin2Port0SupModes, /* 11 */ hwsAldrin2Port0SupModes,
    /* 12 */ hwsAldrin2Port0SupModes, /* 13 */ hwsAldrin2Port0SupModes, /* 14 */ hwsAldrin2Port0SupModes, /* 15 */ hwsAldrin2Port0SupModes,
    /* 16 */ hwsAldrin2Port0SupModes, /* 17 */ hwsAldrin2Port0SupModes, /* 18 */ hwsAldrin2Port0SupModes, /* 19 */ hwsAldrin2Port0SupModes,
    /* 20 */ hwsAldrin2Port0SupModes, /* 21 */ hwsAldrin2Port0SupModes, /* 22 */ hwsAldrin2Port0SupModes, /* 23 */ hwsAldrin2Port0SupModes,

    /* 24 */ hwsAldrin2Port24SupModes, /* 25 */ hwsAldrin2Port24SupModes, /* 26 */ hwsAldrin2Port24SupModes, /* 27 */ hwsAldrin2Port24SupModes,
    /* 28 */ hwsAldrin2Port24SupModes, /* 29 */ hwsAldrin2Port24SupModes, /* 30 */ hwsAldrin2Port24SupModes, /* 31 */ hwsAldrin2Port24SupModes,
    /* 32 */ hwsAldrin2Port24SupModes, /* 33 */ hwsAldrin2Port24SupModes, /* 34 */ hwsAldrin2Port24SupModes, /* 35 */ hwsAldrin2Port24SupModes,
    /* 36 */ hwsAldrin2Port24SupModes, /* 37 */ hwsAldrin2Port24SupModes, /* 38 */ hwsAldrin2Port24SupModes, /* 39 */ hwsAldrin2Port24SupModes,
    /* 40 */ hwsAldrin2Port24SupModes, /* 41 */ hwsAldrin2Port24SupModes, /* 42 */ hwsAldrin2Port24SupModes, /* 43 */ hwsAldrin2Port24SupModes,
    /* 44 */ hwsAldrin2Port24SupModes, /* 45 */ hwsAldrin2Port24SupModes, /* 46 */ hwsAldrin2Port24SupModes, /* 47 */ hwsAldrin2Port24SupModes,
    /* 48 */ hwsAldrin2Port24SupModes, /* 49 */ hwsAldrin2Port24SupModes, /* 50 */ hwsAldrin2Port24SupModes, /* 51 */ hwsAldrin2Port24SupModes,
    /* 52 */ hwsAldrin2Port24SupModes, /* 53 */ hwsAldrin2Port24SupModes, /* 54 */ hwsAldrin2Port24SupModes, /* 55 */ hwsAldrin2Port24SupModes,
    /* 56 */ hwsAldrin2Port24SupModes, /* 57 */ hwsAldrin2Port24SupModes, /* 58 */ hwsAldrin2Port24SupModes, /* 59 */ hwsAldrin2Port24SupModes,
    /* 60 */ hwsAldrin2Port24SupModes, /* 61 */ hwsAldrin2Port24SupModes, /* 62 */ hwsAldrin2Port24SupModes, /* 63 */ hwsAldrin2Port24SupModes,
    /* 64 */ hwsAldrin2Port24SupModes, /* 65 */ hwsAldrin2Port24SupModes, /* 66 */ hwsAldrin2Port24SupModes, /* 67 */ hwsAldrin2Port24SupModes,
    /* 68 */ hwsAldrin2Port24SupModes, /* 69 */ hwsAldrin2Port24SupModes, /* 70 */ hwsAldrin2Port24SupModes, /* 71 */ hwsAldrin2Port24SupModes,

    /* 72 */ hwsAldrin2Port72SupModes
};

/************************* functions ******************************************************/

