
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.221681                       # Number of seconds simulated
sim_ticks                                221681217000                       # Number of ticks simulated
final_tick                               918364903000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56003                       # Simulator instruction rate (inst/s)
host_op_rate                                    67202                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              124148039                       # Simulator tick rate (ticks/s)
host_mem_usage                                2360772                       # Number of bytes of host memory used
host_seconds                                  1785.62                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     119997631                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              2048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         289423104                       # Number of bytes read from this memory
system.physmem.bytes_read::total            289425152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    240667904                       # Number of bytes written to this memory
system.physmem.bytes_written::total         240667904                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 32                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            4522236                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               4522268                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         3760436                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              3760436                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 9238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1305582439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1305591678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            9238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               9238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks        1085648605                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total             1085648605                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks        1085648605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                9238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1305582439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2391240283                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        4521057                       # number of replacements
system.l2.tagsinuse                        984.301744                       # Cycle average of tags in use
system.l2.total_refs                           489736                       # Total number of references to valid blocks.
system.l2.sampled_refs                        4522042                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.108300                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           839.406650                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.008522                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             144.886572                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.819733                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.141491                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.961232                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                20444                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20444                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4230579                       # number of Writeback hits
system.l2.Writeback_hits::total               4230579                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             469303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                469303                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                489747                       # number of demand (read+write) hits
system.l2.demand_hits::total                   489747                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               489747                       # number of overall hits
system.l2.overall_hits::total                  489747                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             760734                       # number of ReadReq misses
system.l2.ReadReq_misses::total                760766                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data          3761502                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3761502                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4522236                       # number of demand (read+write) misses
system.l2.demand_misses::total                4522268                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 32                       # number of overall misses
system.l2.overall_misses::cpu.data            4522236                       # number of overall misses
system.l2.overall_misses::total               4522268                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      1708000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  41786316000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     41788024000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 198501928000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  198501928000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       1708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  240288244000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     240289952000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      1708000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 240288244000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    240289952000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           781178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              781210                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4230579                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4230579                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        4230805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4230805                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                32                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           5011983                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5012015                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               32                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          5011983                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5012015                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.973829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.973830                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.889075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.889075                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.902285                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.902285                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.902285                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.902285                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst        53375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54928.944940                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54928.879577                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52771.985234                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52771.985234                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        53375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53134.830646                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53134.832345                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        53375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53134.830646                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53134.832345                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              3760436                       # number of writebacks
system.l2.writebacks::total                   3760436                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        760734                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           760766                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      3761502                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3761502                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4522236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4522268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4522236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4522268                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      1316000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  32574867000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32576183000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 153224549500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 153224549500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      1316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 185799416500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 185800732500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      1316000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 185799416500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 185800732500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.973829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.973830                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.889075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.889075                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.902285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.902285                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.902285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.902285                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst        41125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42820.311699                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42820.240389                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40734.937666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40734.937666                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        41125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41085.740881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41085.741159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        41125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41085.740881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41085.741159                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1176848                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1176848                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3016                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               297198                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  297198                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct            100.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        443362434                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8427658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100015175                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1176848                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             297198                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      35941717                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6062                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              398988598                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8422304                       # Number of cache lines fetched
system.cpu.fetch.rateDist::samples          443361019                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.270695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.985551                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                410593226     92.61%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2306155      0.52%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1197700      0.27%     93.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1741508      0.39%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 27522430      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            443361019                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.002654                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.225583                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 29814451                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             380775729                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  19436998                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              13330792                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3046                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              120015799                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3046                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 38273571                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               318349859                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  21811741                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              64922801                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              120015708                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               45908651                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              13753589                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           112681110                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             337003318                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         17420939                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         319582379                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             112660144                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    20964                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  73913041                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18692997                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9738809                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  120009709                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 120009676                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined           12064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     443361019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.270682                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.519884                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           337353807     76.09%     76.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            93725895     21.14%     97.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10989633      2.48%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              862221      0.19%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              429463      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       443361019                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              21369972    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9709028      8.09%      8.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%      8.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%      8.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            81868875     68.22%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18692994     15.58%     91.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9738779      8.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              120009676                       # Type of FU issued
system.cpu.iq.rate                           0.270681                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    21369972                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.178069                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          463379383                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10015139                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10009179                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           241370959                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          110006634                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    109997484                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10009182                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               131370466                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4900573                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6021                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           90                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3046                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               253024925                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               4190084                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           120009709                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18692997                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9738809                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1294800                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 11854                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             30                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2986                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3016                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             120009669                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              18692990                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 6                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     28431769                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1176848                       # Number of branches executed
system.cpu.iew.exec_stores                    9738779                       # Number of stores executed
system.cpu.iew.exec_rate                     0.270681                       # Inst execution rate
system.cpu.iew.wb_sent                      120006663                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     120006663                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  47387304                       # num instructions producing a value
system.cpu.iew.wb_consumers                  81109644                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.270674                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.584238                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           12076                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts              3016                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    443357973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.270656                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.560268                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    343477078     77.47%     77.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     84583403     19.08%     96.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11367555      2.56%     99.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3040630      0.69%     99.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       889307      0.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    443357973                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              119997631                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       28425693                       # Number of memory references committed
system.cpu.commit.loads                      18686975                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1176848                       # Number of branches committed
system.cpu.commit.fp_insts                  109994414                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  38128756                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                889307                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    562478373                       # The number of ROB reads
system.cpu.rob.rob_writes                   240022462                       # The number of ROB writes
system.cpu.timesIdled                              20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            1415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     119997631                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.433624                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.433624                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.225549                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.225549                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 68435873                       # number of integer regfile reads
system.cpu.int_regfile_writes                12416369                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 235166438                       # number of floating regfile reads
system.cpu.fp_regfile_writes                100258705                       # number of floating regfile writes
system.cpu.misc_regfile_reads                33379908                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 31.999298                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8422272                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     32                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                     263196                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      31.999298                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.124997                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.124997                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8422272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8422272                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8422272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8422272                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8422272                       # number of overall hits
system.cpu.icache.overall_hits::total         8422272                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           32                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            32                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           32                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             32                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           32                       # number of overall misses
system.cpu.icache.overall_misses::total            32                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      1804000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1804000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      1804000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1804000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      1804000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1804000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8422304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8422304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8422304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8422304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8422304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8422304                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        56375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        56375                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        56375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        56375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        56375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        56375                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      1740000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1740000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      1740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      1740000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1740000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        54375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        54375                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        54375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        54375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        54375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        54375                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                5011726                       # number of replacements
system.cpu.dcache.tagsinuse                255.989669                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 17483576                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                5011982                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   3.488356                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           696709122000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.989669                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999960                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999960                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     11975692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11975692                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5507884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5507884                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      17483576                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17483576                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     17483576                       # number of overall hits
system.cpu.dcache.overall_hits::total        17483576                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1816725                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1816725                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4230805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4230805                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      6047530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6047530                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6047530                       # number of overall misses
system.cpu.dcache.overall_misses::total       6047530                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  99501042000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  99501042000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 215894014500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 215894014500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 315395056500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 315395056500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 315395056500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 315395056500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     13792417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13792417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9738689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9738689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     23531106                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23531106                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     23531106                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23531106                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.131719                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.131719                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.434433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.434433                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.257002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.257002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.257002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.257002                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54769.457128                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54769.457128                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51029.062909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51029.062909                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52152.706394                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52152.706394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52152.706394                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52152.706394                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4230579                       # number of writebacks
system.cpu.dcache.writebacks::total           4230579                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1035547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1035547                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1035547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1035547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1035547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1035547                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       781178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       781178                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      4230805                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4230805                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5011983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5011983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5011983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5011983                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  42771934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42771934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 207432406500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 207432406500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 250204340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 250204340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 250204340500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 250204340500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.056638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.434433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.434433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.212994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.212994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.212994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.212994                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54753.121568                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54753.121568                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49029.063382                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49029.063382                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49921.226888                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49921.226888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49921.226888                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49921.226888                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
