
---------- Begin Simulation Statistics ----------
final_tick                                 1102592400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142908                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408880                       # Number of bytes of host memory used
host_op_rate                                   249201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.51                       # Real time elapsed on the host
host_tick_rate                               75978056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2073870                       # Number of instructions simulated
sim_ops                                       3616394                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001103                       # Number of seconds simulated
sim_ticks                                  1102592400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               440670                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24158                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            465787                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             239977                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          440670                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           200693                       # Number of indirect misses.
system.cpu.branchPred.lookups                  493269                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12052                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12045                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2377931                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1927231                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24244                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350129                       # Number of branches committed
system.cpu.commit.bw_lim_events                602750                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          885037                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2073870                       # Number of instructions committed
system.cpu.commit.committedOps                3616394                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2345869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.541601                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.727117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1168351     49.80%     49.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       175122      7.47%     57.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       168666      7.19%     64.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230980      9.85%     74.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       602750     25.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2345869                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75383                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10113                       # Number of function calls committed.
system.cpu.commit.int_insts                   3561015                       # Number of committed integer instructions.
system.cpu.commit.loads                        500275                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20448      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2840325     78.54%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             129      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37797      1.05%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2941      0.08%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.04%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6320      0.17%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11345      0.31%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12382      0.34%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6689      0.18%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1176      0.03%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          480469     13.29%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162692      4.50%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19806      0.55%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3616394                       # Class of committed instruction
system.cpu.commit.refs                         675466                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2073870                       # Number of Instructions Simulated
system.cpu.committedOps                       3616394                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.329149                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.329149                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8010                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34539                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49925                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4535                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1027661                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4715056                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   300331                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1148529                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24307                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86867                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      583885                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2050                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194849                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           171                       # TLB misses on write requests
system.cpu.fetch.Branches                      493269                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    242661                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2226427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4574                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2839434                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           653                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48614                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178949                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             336199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252029                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.030093                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2587695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.928393                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1235446     47.74%     47.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74087      2.86%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59522      2.30%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77599      3.00%     55.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1141041     44.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2587695                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    121828                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    67112                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    217958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    217958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    217958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    217958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    217958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    217958000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8396000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8395200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       588400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       588000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4626000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4359600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4478800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4733600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79336400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79370000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79339600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79282800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1662419200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          168787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28593                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380179                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.504975                       # Inst execution rate
system.cpu.iew.exec_refs                       780565                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194834                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  697018                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                616316                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1078                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               569                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               205125                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4501370                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                585731                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34044                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4148436                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3317                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8442                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24307                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14562                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           638                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39665                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116039                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29933                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20366                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8227                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5791208                       # num instructions consuming a value
system.cpu.iew.wb_count                       4126402                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567978                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3289277                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.496981                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4133268                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6426909                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3559562                       # number of integer regfile writes
system.cpu.ipc                               0.752361                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.752361                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26432      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3269371     78.17%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  155      0.00%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41823      1.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4432      0.11%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1451      0.03%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6948      0.17%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14971      0.36%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14119      0.34%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7278      0.17%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2179      0.05%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               570047     13.63%     94.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183672      4.39%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25822      0.62%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13783      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4182483                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   91994                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              185432                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88554                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             133465                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4064057                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10785019                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4037848                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5252943                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4500047                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4182483                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1323                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          884965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17793                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            481                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1316851                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2587695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616297                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671435                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1177443     45.50%     45.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              172254      6.66%     52.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              300741     11.62%     63.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              340281     13.15%     76.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              596976     23.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2587695                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.517326                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      242767                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           367                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10547                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3828                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               616316                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              205125                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1575823                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2756482                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     67                       # Number of system calls
system.cpu.rename.BlockCycles                  840216                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4928837                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               26                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43822                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   349478                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15909                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4263                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12129732                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4640921                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6318836                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1178143                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77654                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24307                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                173917                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1389976                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            157390                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7366928                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21634                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                988                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    201017                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1049                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6244550                       # The number of ROB reads
system.cpu.rob.rob_writes                     9245658                       # The number of ROB writes
system.cpu.timesIdled                            1725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38766                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          639                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            639                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               89                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1356                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8151                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1321                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1321                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12309                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13630                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13630    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13630                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11447794                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29567906                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17968                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4158                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24180                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                936                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2055                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2055                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17968                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8814                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49967                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58781                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       193152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1267136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1460288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10539                       # Total snoops (count)
system.l2bus.snoopTraffic                       87296                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30554                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014793                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120998                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30103     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30554                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20396799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19171508                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3631599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1102592400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       238907                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           238907                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       238907                       # number of overall hits
system.cpu.icache.overall_hits::total          238907                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3753                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3753                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3753                       # number of overall misses
system.cpu.icache.overall_misses::total          3753                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    184372000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    184372000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    184372000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    184372000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       242660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       242660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       242660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       242660                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015466                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015466                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015466                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015466                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49126.565414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49126.565414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49126.565414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49126.565414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          727                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          727                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          727                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          727                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3026                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3026                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3026                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3026                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148201200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148201200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148201200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148201200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012470                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012470                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012470                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012470                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48975.941837                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48975.941837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48975.941837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48975.941837                       # average overall mshr miss latency
system.cpu.icache.replacements                   2770                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       238907                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          238907                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3753                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3753                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    184372000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    184372000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       242660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       242660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49126.565414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49126.565414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          727                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          727                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3026                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3026                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148201200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148201200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012470                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48975.941837                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48975.941837                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.484930                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              228632                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.538628                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.484930                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990176                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990176                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            488346                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           488346                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       683106                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           683106                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       683106                       # number of overall hits
system.cpu.dcache.overall_hits::total          683106                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35224                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35224                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35224                       # number of overall misses
system.cpu.dcache.overall_misses::total         35224                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1699059600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1699059600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1699059600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1699059600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       718330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       718330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       718330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       718330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049036                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049036                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049036                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049036                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48235.850556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48235.850556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48235.850556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48235.850556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30133                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.632051                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1770                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2802                       # number of writebacks
system.cpu.dcache.writebacks::total              2802                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22563                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22563                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12661                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12661                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4336                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16997                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    579428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    579428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    579428000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250843778                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    830271778                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017626                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017626                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45764.789511                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45764.789511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45764.789511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57851.424815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48848.136612                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       509996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          509996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33133                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1594778800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1594778800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       543129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       543129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48132.641173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48132.641173                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22527                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478834400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478834400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019528                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45147.501414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45147.501414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173110                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173110                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104280800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104280800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       175201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175201                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49871.257771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49871.257771                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100593600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100593600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48950.656934                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48950.656934                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4336                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4336                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250843778                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250843778                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57851.424815                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57851.424815                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.505180                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.698679                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.562406                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   227.942775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.222600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.204102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1453657                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1453657                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             994                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5036                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          885                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6915                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            994                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5036                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          885                       # number of overall hits
system.l2cache.overall_hits::total               6915                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2024                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7625                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3451                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13100                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2024                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7625                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3451                       # number of overall misses
system.l2cache.overall_misses::total            13100                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136184000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    521652800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241042821                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    898879621                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136184000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    521652800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241042821                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    898879621                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3018                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12661                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4336                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20015                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3018                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12661                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4336                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20015                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.670643                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.602243                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.795895                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.654509                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.670643                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.602243                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.795895                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.654509                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67284.584980                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68413.481967                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69847.238771                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68616.764962                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67284.584980                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68413.481967                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69847.238771                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68616.764962                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   13                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1356                       # number of writebacks
system.l2cache.writebacks::total                 1356                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             19                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            19                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2024                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7616                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3441                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13081                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2024                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7616                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3441                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          549                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13630                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    119992000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460415600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212964430                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    793372030                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    119992000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460415600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212964430                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33441489                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    826813519                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.670643                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.601532                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.793589                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.653560                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.670643                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.601532                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.793589                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.680989                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59284.584980                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60453.728992                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61890.273176                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60650.717071                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59284.584980                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60453.728992                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61890.273176                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60913.459016                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60661.300000                       # average overall mshr miss latency
system.l2cache.replacements                      9595                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2802                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2802                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2802                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2802                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          346                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          549                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          549                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33441489                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33441489                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60913.459016                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60913.459016                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          733                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              733                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1322                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1322                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91915600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91915600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2055                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2055                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.643309                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.643309                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69527.685325                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69527.685325                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1321                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1321                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81332400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81332400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.642822                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.642822                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61568.811506                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61568.811506                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          994                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4303                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          885                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6182                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2024                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6303                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3451                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11778                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136184000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429737200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241042821                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    806964021                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3018                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10606                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4336                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17960                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.670643                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.795895                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.655791                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67284.584980                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68179.787403                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69847.238771                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68514.520377                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2024                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6295                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3441                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11760                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119992000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379083200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212964430                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    712039630                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.670643                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.593532                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.793589                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654788                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59284.584980                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60219.729944                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61890.273176                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60547.587585                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.023504                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26348                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9595                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.746014                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.322663                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.908680                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2355.844658                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.753506                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   142.193998                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003497                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071511                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575157                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223084                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034715                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907965                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1102                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2994                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          126                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          974                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1957                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.269043                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.730957                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323635                       # Number of tag accesses
system.l2cache.tags.data_accesses              323635                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1102592400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          487424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86784                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86784                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2024                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7616                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3441                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          549                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13630                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1356                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1356                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          117483124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          442070887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199732920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31866717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              791153648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     117483124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         117483124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78709050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78709050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78709050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         117483124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         442070887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199732920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31866717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             869862698                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1107950800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               42206173                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                 73509703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              108572595                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2079342                       # Number of instructions simulated
sim_ops                                       3626822                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5358400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1790                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               270                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1812                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                363                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1427                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2038                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     103                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          198                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      6507                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4510                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               270                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1085                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1595                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6142                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5472                       # Number of instructions committed
system.cpu.commit.committedOps                  10428                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         9029                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.154945                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.576727                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5237     58.00%     58.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          955     10.58%     68.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          633      7.01%     75.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          609      6.74%     82.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1595     17.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         9029                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   38                       # Number of function calls committed.
system.cpu.commit.int_insts                     10091                       # Number of committed integer instructions.
system.cpu.commit.loads                          1368                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          193      1.85%      1.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8145     78.11%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.47%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.17%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.31%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.23%     81.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.33%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.46%     81.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.23%     82.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.17%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1252     12.01%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            403      3.86%     98.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      1.11%     99.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             10428                       # Class of committed instruction
system.cpu.commit.refs                           1843                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5472                       # Number of Instructions Simulated
system.cpu.committedOps                         10428                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.448099                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.448099                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           11                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3925                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  19164                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1578                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4648                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    270                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   326                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1845                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         616                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2038                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1286                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          8460                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    62                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          11062                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.152135                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                466                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.825769                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              10747                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.965293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926435                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4993     46.46%     46.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      313      2.91%     49.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      356      3.31%     52.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      244      2.27%     54.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4841     45.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                10747                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       806                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      484                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       730400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       730400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       730000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       730000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       730000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       730000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       262400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       260800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       262400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       262000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        5597200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  296                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1243                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.040236                       # Inst execution rate
system.cpu.iew.exec_refs                         2456                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        616                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3004                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2305                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  724                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               16570                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1840                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               371                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 13935                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    270                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    16                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               39                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          937                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          250                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             57                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     15291                       # num instructions consuming a value
system.cpu.iew.wb_count                         13703                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.675692                       # average fanout of values written-back
system.cpu.iew.wb_producers                     10332                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.022917                       # insts written-back per cycle
system.cpu.iew.wb_sent                          13784                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    18472                       # number of integer regfile reads
system.cpu.int_regfile_writes                   11242                       # number of integer regfile writes
system.cpu.ipc                               0.408480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.408480                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               313      2.19%      2.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10953     76.56%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.36%     79.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  33      0.23%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.22%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.29%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   95      0.66%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   87      0.61%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.28%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 43      0.30%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1733     12.11%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 571      3.99%     97.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             236      1.65%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  14306                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     687                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1403                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          625                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1460                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  13306                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              38146                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        13078                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             21252                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      16549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     14306                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6142                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               190                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         8582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         10747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.331162                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.625923                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5840     54.34%     54.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 665      6.19%     60.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1102     10.25%     70.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1123     10.45%     81.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2017     18.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           10747                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.067931                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1286                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2305                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 724                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    5420                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            13396                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3200                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 12445                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     53                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1835                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 43211                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  18328                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               21558                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4690                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    270                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   404                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     9112                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1509                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            25725                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            348                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       386                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        24004                       # The number of ROB reads
system.cpu.rob.rob_writes                       34867                       # The number of ROB writes
system.cpu.timesIdled                              24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           76                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            152                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                8                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           47                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            95                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 48                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            48                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                49                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      49    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  49                       # Request fanout histogram
system.membus.reqLayer2.occupancy               42802                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             102298                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  74                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               111                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  1                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 1                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             74                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          121                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     229                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                50                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                127                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.070866                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.257617                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      118     92.91%     92.91% # Request fanout histogram
system.l2bus.snoop_fanout::1                        9      7.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  127                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               47600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                71192                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5358400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1239                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1239                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1239                       # number of overall hits
system.cpu.icache.overall_hits::total            1239                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           47                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             47                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           47                       # number of overall misses
system.cpu.icache.overall_misses::total            47                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2256000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2256000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2256000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2256000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1286                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1286                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1286                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1286                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.036547                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.036547                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.036547                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.036547                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        48000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        48000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        48000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        48000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1942400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1942400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1942400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1942400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.027994                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027994                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.027994                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027994                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53955.555556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53955.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53955.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53955.555556                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1239                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1239                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           47                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            47                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2256000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2256000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.036547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.036547                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        48000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        48000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1942400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1942400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027994                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027994                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53955.555556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53955.555556                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.784338                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 946                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             25.567568                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.784338                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999158                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999158                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2608                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2204                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2204                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2204                       # number of overall hits
system.cpu.dcache.overall_hits::total            2204                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           75                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             75                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           75                       # number of overall misses
system.cpu.dcache.overall_misses::total            75                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3156000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3156000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3156000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3156000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032909                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032909                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        42080                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        42080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        42080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        42080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           40                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1400400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1400400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1400400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       170390                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1570790                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015358                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015358                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015358                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017990                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40011.428571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40011.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40011.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28398.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38311.951220                       # average overall mshr miss latency
system.cpu.dcache.replacements                     39                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           72                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            72                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3112800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3112800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1804                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039911                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43233.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43233.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1359600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1359600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42487.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42487.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          472                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            472                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        43200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        43200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        14400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        14400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        40800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        40800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        13600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        13600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       170390                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       170390                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28398.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 28398.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.256410                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   816.054643                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   207.945357                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.796928                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.203072                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          434                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.203125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4597                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            28                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                48                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           28                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               48                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1832000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1203600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       130798                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3166398                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1832000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1203600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       130798                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3166398                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              75                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             75                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.777778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.545455                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.640000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.777778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.545455                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.640000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65428.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66866.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65399                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65966.625000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65428.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66866.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65399                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65966.625000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1608000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1059600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       114798                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2782398                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1608000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1059600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       114798                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2782398                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.545455                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.640000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.545455                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.640000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57428.571429                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58866.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57399                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57966.625000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57428.571429                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58866.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57966.625000                       # average overall mshr miss latency
system.l2cache.replacements                        50                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        11600                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        11600                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        11600                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        11600                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           28                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           48                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1832000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1203600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       130798                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3166398                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           74                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.777778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.562500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.648649                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65428.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66866.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65399                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65966.625000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           28                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           48                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1608000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1059600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       114798                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2782398                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.562500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.648649                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57428.571429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58866.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57399                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57966.625000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    156                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   50                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.120000                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.443715                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1116.020232                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1851.399074                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   984.497013                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   106.639967                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009142                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272466                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452002                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.240356                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026035                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1085                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3011                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          952                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          936                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1957                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.264893                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.735107                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1266                       # Number of tag accesses
system.l2cache.tags.data_accesses                1266                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5358400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   48                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          334428188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          214989549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     23887728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              573305464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     334428188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         334428188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        35831592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              35831592                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        35831592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         334428188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         214989549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     23887728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             609137056                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1136411200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2284120                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                  3994740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.93                       # Real time elapsed on the host
host_tick_rate                               30592336                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2124764                       # Number of instructions simulated
sim_ops                                       3716295                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    28460400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11747                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               818                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10775                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5109                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11747                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6638                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13364                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1183                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          704                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     44689                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25532                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               844                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10384                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15043                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14720                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                45422                       # Number of instructions committed
system.cpu.commit.committedOps                  89473                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        52016                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.720105                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.734552                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        22252     42.78%     42.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5766     11.09%     53.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3330      6.40%     60.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5625     10.81%     71.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15043     28.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        52016                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1080                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1030                       # Number of function calls committed.
system.cpu.commit.int_insts                     89064                       # Number of committed integer instructions.
system.cpu.commit.loads                         14999                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          123      0.14%      0.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            66561     74.39%     74.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             108      0.12%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.13%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             74      0.08%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.13%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.04%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.07%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.08%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.10%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            19      0.02%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14671     16.40%     91.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6826      7.63%     99.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.37%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             89473                       # Class of committed instruction
system.cpu.commit.refs                          22087                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       45422                       # Number of Instructions Simulated
system.cpu.committedOps                         89473                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.566444                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.566444                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           73                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          132                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 10145                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 110207                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    14992                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     29457                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    850                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   885                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16307                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            58                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        7759                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       13364                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      8709                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         39060                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   293                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          57789                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           168                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1700                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.187826                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              16215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6292                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.812202                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              56329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.038062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.889188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    24280     43.10%     43.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1962      3.48%     46.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2106      3.74%     50.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3296      5.85%     56.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24685     43.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                56329                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1289                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      794                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4944400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4944400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4944800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4944800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4944800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4944800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        51600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        51600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        37600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        38400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2449200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2440800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2453200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2446400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       39806400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           14822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1043                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11087                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.386094                       # Inst execution rate
system.cpu.iew.exec_refs                        24082                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7758                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5884                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17175                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8304                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              104183                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16324                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1254                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 98622                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    850                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    25                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              726                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2178                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1216                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          946                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             97                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    100498                       # num instructions consuming a value
system.cpu.iew.wb_count                         98015                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.654242                       # average fanout of values written-back
system.cpu.iew.wb_producers                     65750                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.377563                       # insts written-back per cycle
system.cpu.iew.wb_sent                          98252                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   150609                       # number of integer regfile reads
system.cpu.int_regfile_writes                   78641                       # number of integer regfile writes
system.cpu.ipc                               0.638389                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.638389                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               360      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 74168     74.26%     74.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  109      0.11%     74.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   149      0.15%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 107      0.11%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 132      0.13%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   42      0.04%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   94      0.09%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   90      0.09%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  99      0.10%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 50      0.05%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                16188     16.21%     91.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7573      7.58%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             394      0.39%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            318      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  99873                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1345                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2694                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1283                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1814                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  98168                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             253666                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        96732                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            117095                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     103913                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     99873                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 270                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               282                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            196                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         56329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.773030                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.607094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               20559     36.50%     36.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6170     10.95%     47.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7834     13.91%     61.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9029     16.03%     77.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12737     22.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           56329                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.403677                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        8739                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            53                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               225                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              553                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17175                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8304                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   46977                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                            71151                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     11                       # Number of system calls
system.cpu.rename.BlockCycles                    6997                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 95917                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    207                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    15652                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    430                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    33                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                270646                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 108214                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              115973                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     29612                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    852                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    850                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1732                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    20080                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1676                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           166058                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1486                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 83                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1465                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             90                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       141166                       # The number of ROB reads
system.cpu.rob.rob_writes                      212743                       # The number of ROB writes
system.cpu.timesIdled                             238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1116                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           487                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                251                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.membus.trans_dist::CleanEvict              216                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           251                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 256                       # Request fanout histogram
system.membus.reqLayer2.occupancy              218816                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy             548884                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 549                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            61                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               755                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            550                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1145                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          526                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1671                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        24256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    38336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               264                       # Total snoops (count)
system.l2bus.snoopTraffic                        1216                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                820                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.052439                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.223047                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      777     94.76%     94.76% # Request fanout histogram
system.l2bus.snoop_fanout::1                       43      5.24%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  820                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              209600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               490379                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              459600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        28460400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8245                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8245                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8245                       # number of overall hits
system.cpu.icache.overall_hits::total            8245                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          464                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            464                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          464                       # number of overall misses
system.cpu.icache.overall_misses::total           464                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16356400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16356400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16356400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16356400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053278                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053278                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053278                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053278                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35250.862069                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35250.862069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35250.862069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35250.862069                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           80                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12966000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12966000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12966000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044092                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33765.625000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33765.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33765.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33765.625000                       # average overall mshr miss latency
system.cpu.icache.replacements                    382                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8245                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8245                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          464                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           464                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16356400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16356400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35250.862069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35250.862069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12966000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33765.625000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33765.625000                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.565473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               22258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               638                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.887147                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.565473                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998303                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             17801                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            17801                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        22362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            22362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        22362                       # number of overall hits
system.cpu.dcache.overall_hits::total           22362                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          272                       # number of overall misses
system.cpu.dcache.overall_misses::total           272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12579600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12579600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12579600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12579600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        22634                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        22634                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        22634                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        22634                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012017                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46248.529412                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46248.529412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46248.529412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46248.529412                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           46                       # number of writebacks
system.cpu.dcache.writebacks::total                46                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          117                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           21                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6136000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1184779                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7320779                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006848                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007776                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39587.096774                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39587.096774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39587.096774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56418.047619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41595.335227                       # average overall mshr miss latency
system.cpu.dcache.replacements                    174                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        15283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12173200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12173200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15545                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46462.595420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46462.595420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          117                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5737600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5737600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39569.655172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39569.655172                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       406400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       406400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001411                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        40640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        40640                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       398400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       398400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        39840                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        39840                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           21                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           21                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1184779                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1184779                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56418.047619                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56418.047619                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               89249                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1198                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.498331                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   823.872638                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   200.127362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.804563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.195437                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.177734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             45442                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            45442                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             219                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              75                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 298                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            219                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             75                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                298                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           161                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            78                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               256                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          161                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           78                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           17                       # number of overall misses
system.l2cache.overall_misses::total              256                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10658000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5282000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1139584                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17079584                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10658000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5282000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1139584                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17079584                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          380                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          153                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           21                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             554                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          380                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          153                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           21                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            554                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.423684                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.509804                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.809524                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.462094                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.423684                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.509804                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.809524                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.462094                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66198.757764                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67717.948718                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67034.352941                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66717.125000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66198.757764                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67717.948718                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67034.352941                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66717.125000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             15                       # number of writebacks
system.l2cache.writebacks::total                   15                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          161                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           78                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          256                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          161                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           78                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          256                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9378000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4658000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1003584                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15039584                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9378000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4658000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1003584                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15039584                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.423684                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.509804                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.809524                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.462094                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.423684                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.509804                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.809524                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.462094                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58248.447205                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59717.948718                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59034.352941                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58748.375000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58248.447205                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59717.948718                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59034.352941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58748.375000                       # average overall mshr miss latency
system.l2cache.replacements                       260                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           46                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           46                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           46                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           46                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        11600                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        11600                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        11600                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        11600                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       324800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       324800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        81200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        81200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        73200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        73200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          219                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           71                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          294                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          161                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           74                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          252                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10658000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4957200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1139584                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16754784                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          380                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          145                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          546                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.423684                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.510345                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.809524                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.461538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66198.757764                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66989.189189                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67034.352941                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66487.238095                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          161                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           74                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9378000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4365200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1003584                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14746784                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.423684                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.510345                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.809524                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.461538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58248.447205                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58989.189189                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59034.352941                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58518.984127                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13670                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4356                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.138200                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.267150                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1167.946244                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1822.585753                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   961.532682                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   104.668170                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009587                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.285143                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.444967                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234749                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.025554                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1020                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3076                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          897                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          806                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2063                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.249023                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.750977                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9116                       # Number of tag accesses
system.l2cache.tags.data_accesses                9116                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     28460400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          960                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              960                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              160                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               78                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  255                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  15                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          359798176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          175401611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     38228556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              573428343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     359798176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         359798176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        33731079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              33731079                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        33731079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         359798176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         175401611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     38228556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             607159422                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
