#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fdc9d804d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fdc9d804ef0 .scope module, "reverse_bit_order_tb" "reverse_bit_order_tb" 3 3;
 .timescale 0 0;
v0x7fdc9d8166b0_0 .net "axiod", 1 0, v0x7fdc9d815f00_0;  1 drivers
v0x7fdc9d816780_0 .net "axiov", 0 0, v0x7fdc9d815fb0_0;  1 drivers
v0x7fdc9d816810_0 .var "change_pixel", 0 0;
v0x7fdc9d8168a0_0 .var "clk", 0 0;
v0x7fdc9d816950_0 .var "pixel", 7 0;
v0x7fdc9d816a20_0 .net "pixel_addr", 23 0, v0x7fdc9d816290_0;  1 drivers
v0x7fdc9d816ad0_0 .var "rst", 0 0;
v0x7fdc9d816b80_0 .var "stall", 0 0;
S_0x7fdc9d805070 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 49, 3 49 0, S_0x7fdc9d804ef0;
 .timescale 0 0;
v0x7fdc9d805230_0 .var/2s "i", 31 0;
S_0x7fdc9d8152e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 55, 3 55 0, S_0x7fdc9d804ef0;
 .timescale 0 0;
v0x7fdc9d8154b0_0 .var/2s "i", 31 0;
S_0x7fdc9d815540 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 61, 3 61 0, S_0x7fdc9d804ef0;
 .timescale 0 0;
v0x7fdc9d815720_0 .var/2s "i", 31 0;
S_0x7fdc9d8157d0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 68, 3 68 0, S_0x7fdc9d804ef0;
 .timescale 0 0;
v0x7fdc9d815990_0 .var/2s "i", 31 0;
S_0x7fdc9d815a50 .scope module, "reverse_bit_order" "reverse_bit_order" 3 16, 4 4 0, S_0x7fdc9d804ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pixel";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
    .port_info 6 /OUTPUT 24 "pixel_addr";
enum0x7fdc9da15950 .enum2/s (32)
   "SendAddress" 0,
   "SendPixel" 1,
   "SendAudio" 2
 ;
v0x7fdc9d815da0_0 .var "addr_bit_counter", 5 0;
v0x7fdc9d815e60_0 .var "audio_counter", 8 0;
v0x7fdc9d815f00_0 .var "axiod", 1 0;
v0x7fdc9d815fb0_0 .var "axiov", 0 0;
v0x7fdc9d816050_0 .var "byte_bit_counter", 2 0;
v0x7fdc9d816140_0 .net "clk", 0 0, v0x7fdc9d8168a0_0;  1 drivers
v0x7fdc9d8161e0_0 .net "pixel", 7 0, v0x7fdc9d816950_0;  1 drivers
v0x7fdc9d816290_0 .var "pixel_addr", 23 0;
v0x7fdc9d816340_0 .var "pixel_counter", 8 0;
v0x7fdc9d816450_0 .net "rst", 0 0, v0x7fdc9d816ad0_0;  1 drivers
v0x7fdc9d8164f0_0 .net "stall", 0 0, v0x7fdc9d816b80_0;  1 drivers
v0x7fdc9d816590_0 .var "state", 1 0;
E_0x7fdc9d815d40 .event posedge, v0x7fdc9d816140_0;
    .scope S_0x7fdc9d815a50;
T_0 ;
    %wait E_0x7fdc9d815d40;
    %load/vec4 v0x7fdc9d816450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x7fdc9d816290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fdc9d816590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc9d815fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fdc9d815f00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fdc9d815da0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdc9d816050_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fdc9d816340_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fdc9d815e60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fdc9d8164f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fdc9d816590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc9d815fb0_0, 0;
    %load/vec4 v0x7fdc9d815da0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.8, 5;
    %load/vec4 v0x7fdc9d816290_0;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v0x7fdc9d816050_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7fdc9d816290_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x7fdc9d816050_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fdc9d815f00_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fdc9d815da0_0;
    %pad/u 32;
    %cmpi/u 14, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v0x7fdc9d816290_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x7fdc9d816050_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7fdc9d816290_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7fdc9d816050_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fdc9d815f00_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fdc9d815da0_0;
    %pad/u 32;
    %cmpi/u 22, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x7fdc9d816290_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fdc9d816050_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7fdc9d816290_0;
    %load/vec4 v0x7fdc9d816050_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fdc9d815f00_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
    %load/vec4 v0x7fdc9d816050_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdc9d816050_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x7fdc9d816050_0;
    %addi 2, 0, 3;
    %assign/vec4 v0x7fdc9d816050_0, 0;
T_0.15 ;
    %load/vec4 v0x7fdc9d815da0_0;
    %pad/u 32;
    %cmpi/u 22, 0, 32;
    %jmp/0xz  T_0.16, 5;
    %load/vec4 v0x7fdc9d815da0_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x7fdc9d815da0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fdc9d815da0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fdc9d816590_0, 0;
T_0.17 ;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc9d815fb0_0, 0;
    %load/vec4 v0x7fdc9d816050_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdc9d816050_0, 0;
    %load/vec4 v0x7fdc9d816290_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7fdc9d816290_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x7fdc9d815da0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.20, 5;
    %load/vec4 v0x7fdc9d816050_0;
    %addi 2, 0, 3;
    %assign/vec4 v0x7fdc9d816050_0, 0;
T_0.20 ;
T_0.19 ;
    %load/vec4 v0x7fdc9d8161e0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fdc9d816050_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x7fdc9d8161e0_0;
    %load/vec4 v0x7fdc9d816050_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fdc9d815f00_0, 0;
    %load/vec4 v0x7fdc9d816340_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_0.22, 5;
    %load/vec4 v0x7fdc9d816050_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fdc9d816340_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fdc9d816340_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fdc9d816590_0, 0;
T_0.23 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdc9d815fb0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fdc9d8164f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fdc9d816590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdc9d815fb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fdc9d815f00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fdc9d815da0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdc9d816050_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fdc9d816340_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fdc9d815e60_0, 0;
T_0.24 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdc9d804ef0;
T_1 ;
    %delay 1316134912, 2328;
    %load/vec4 v0x7fdc9d8168a0_0;
    %nor/r;
    %store/vec4 v0x7fdc9d8168a0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdc9d804ef0;
T_2 ;
    %vpi_call/w 3 32 "$dumpfile", "obj/reverse_bit_order.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdc9d804ef0 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc9d8168a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc9d816ad0_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc9d816ad0_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc9d816ad0_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc9d816810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc9d816b80_0, 0, 1;
    %vpi_call/w 3 48 "$display", "pixel_adder     axiod" {0 0 0};
    %fork t_1, S_0x7fdc9d805070;
    %jmp t_0;
    .scope S_0x7fdc9d805070;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc9d805230_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fdc9d805230_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc9d816950_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 52 "$display", "%b            %2b", &PV<v0x7fdc9d816a20_0, 0, 4>, v0x7fdc9d8166b0_0 {0 0 0};
    %load/vec4 v0x7fdc9d805230_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fdc9d805230_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x7fdc9d804ef0;
t_0 %join;
    %fork t_3, S_0x7fdc9d8152e0;
    %jmp t_2;
    .scope S_0x7fdc9d8152e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc9d8154b0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fdc9d8154b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x7fdc9d816950_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 58 "$display", "%b            %2b", &PV<v0x7fdc9d816a20_0, 0, 4>, v0x7fdc9d8166b0_0 {0 0 0};
    %load/vec4 v0x7fdc9d8154b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fdc9d8154b0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x7fdc9d804ef0;
t_2 %join;
    %fork t_5, S_0x7fdc9d815540;
    %jmp t_4;
    .scope S_0x7fdc9d815540;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc9d815720_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x7fdc9d815720_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x7fdc9d816950_0, 0, 8;
    %delay 2632269824, 4656;
    %vpi_call/w 3 64 "$display", "%b            %2b", &PV<v0x7fdc9d816a20_0, 0, 4>, v0x7fdc9d8166b0_0 {0 0 0};
    %load/vec4 v0x7fdc9d815720_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fdc9d815720_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %end;
    .scope S_0x7fdc9d804ef0;
t_4 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc9d816b80_0, 0, 1;
    %delay 2632269824, 4656;
    %fork t_7, S_0x7fdc9d8157d0;
    %jmp t_6;
    .scope S_0x7fdc9d8157d0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc9d815990_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x7fdc9d815990_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc9d816950_0, 0, 8;
    %delay 2632269824, 4656;
    %load/vec4 v0x7fdc9d815990_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fdc9d815990_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_0x7fdc9d804ef0;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc9d8168a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc9d816ad0_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc9d816ad0_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc9d816ad0_0, 0, 1;
    %delay 969572352, 9313;
    %vpi_call/w 3 81 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/reverse_bit_order_tb.sv";
    "src/reverse_bit_order.sv";
