Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: fsm_movement.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fsm_movement.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fsm_movement"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : fsm_movement
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fsm_movement.v" in library work
Module <fsm_movement> compiled
No errors in compilation
Analysis of file <"fsm_movement.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fsm_movement> in library <work> with parameters.
	MOVE_LAST = "1001"
	MV_X = "0011"
	MV_Y = "0100"
	NX = "0110"
	NY = "1000"
	PX = "0101"
	PY = "0111"
	START = "0000"
	VALID_KEY = "0001"
	VALID_MOVE = "0010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fsm_movement>.
	MOVE_LAST = 4'b1001
	MV_X = 4'b0011
	MV_Y = 4'b0100
	NX = 4'b0110
	NY = 4'b1000
	PX = 4'b0101
	PY = 4'b0111
	START = 4'b0000
	VALID_KEY = 4'b0001
	VALID_MOVE = 4'b0010
Module <fsm_movement> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <fsm_movement>.
    Related source file is "fsm_movement.v".
    Found finite state machine <FSM_0> for signal <actual_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 21                                             |
    | Inputs             | 7                                              |
    | Outputs            | 14                                             |
    | Clock              | clk_50MHz_i               (rising_edge)        |
    | Clock enable       | last_key_in               (negative)           |
    | Reset              | rst_async_la_i            (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <enable_validation_move>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <enable_validation_key>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <last_pressed>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
Unit <fsm_movement> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 4-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <actual_state/FSM> on signal <actual_state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000010000
 0100  | 0000100000
 0101  | 0001000000
 0110  | 0010000000
 0111  | 0100000000
 1000  | 1000000000
 1001  | 0000001000
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Latches                                              : 2
 1-bit latch                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fsm_movement> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fsm_movement, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 14
 Flip-Flops                                            : 14

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fsm_movement.ngr
Top Level Output File Name         : fsm_movement
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 19
#      INV                         : 2
#      LUT2                        : 6
#      LUT3                        : 3
#      LUT4                        : 7
#      LUT4_L                      : 1
# FlipFlops/Latches                : 16
#      FDCE                        : 13
#      FDPE                        : 1
#      LD_1                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 12
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       10  out of    960     1%  
 Number of Slice Flip Flops:             10  out of   1920     0%  
 Number of 4 input LUTs:                 19  out of   1920     0%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     83    28%  
    IOB Flip Flops:                       6
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk_50MHz_i                        | BUFGP                      | 14    |
actual_state_FSM_FFd2              | NONE(enable_validation_key)| 2     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+----------------------------+-------+
Control Signal                                                       | Buffer(FF name)            | Load  |
---------------------------------------------------------------------+----------------------------+-------+
actual_state_FSM_Acst_FSM_inv(actual_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(actual_state_FSM_FFd1)| 14    |
---------------------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.384ns (Maximum Frequency: 295.508MHz)
   Minimum input arrival time before clock: 4.095ns
   Maximum output required time after clock: 5.795ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50MHz_i'
  Clock period: 3.384ns (frequency: 295.508MHz)
  Total number of paths / destination ports: 21 / 10
-------------------------------------------------------------------------
Delay:               3.384ns (Levels of Logic = 2)
  Source:            actual_state_FSM_FFd8 (FF)
  Destination:       actual_state_FSM_FFd7 (FF)
  Source Clock:      clk_50MHz_i rising
  Destination Clock: clk_50MHz_i rising

  Data Path: actual_state_FSM_FFd8 to actual_state_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.622  actual_state_FSM_FFd8 (actual_state_FSM_FFd8)
     LUT3:I2->O            1   0.704   0.455  actual_state_FSM_FFd7-In24 (actual_state_FSM_FFd7-In24)
     LUT4:I2->O            1   0.704   0.000  actual_state_FSM_FFd7-In47 (actual_state_FSM_FFd7-In)
     FDCE:D                    0.308          actual_state_FSM_FFd7
    ----------------------------------------
    Total                      3.384ns (2.307ns logic, 1.077ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50MHz_i'
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Offset:              4.095ns (Levels of Logic = 3)
  Source:            valid_move<1> (PAD)
  Destination:       actual_state_FSM_FFd7 (FF)
  Destination Clock: clk_50MHz_i rising

  Data Path: valid_move<1> to actual_state_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  valid_move_1_IBUF (valid_move_1_IBUF)
     LUT3:I0->O            1   0.704   0.455  actual_state_FSM_FFd7-In24 (actual_state_FSM_FFd7-In24)
     LUT4:I2->O            1   0.704   0.000  actual_state_FSM_FFd7-In47 (actual_state_FSM_FFd7-In)
     FDCE:D                    0.308          actual_state_FSM_FFd7
    ----------------------------------------
    Total                      4.095ns (2.934ns logic, 1.161ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'actual_state_FSM_FFd2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            enable_validation_move (LATCH)
  Destination:       enable_validation_move (PAD)
  Source Clock:      actual_state_FSM_FFd2 rising

  Data Path: enable_validation_move to enable_validation_move
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.676   0.420  enable_validation_move (enable_validation_move_OBUF)
     OBUF:I->O                 3.272          enable_validation_move_OBUF (enable_validation_move)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50MHz_i'
  Total number of paths / destination ports: 13 / 9
-------------------------------------------------------------------------
Offset:              5.795ns (Levels of Logic = 2)
  Source:            actual_state_FSM_FFd2 (FF)
  Destination:       enable_sum_PY (PAD)
  Source Clock:      clk_50MHz_i rising

  Data Path: actual_state_FSM_FFd2 to enable_sum_PY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  actual_state_FSM_FFd2 (actual_state_FSM_FFd2)
     LUT2:I0->O            1   0.704   0.420  actual_state_FSM_Out111 (enable_sum_PY_OBUF)
     OBUF:I->O                 3.272          enable_sum_PY_OBUF (enable_sum_PY)
    ----------------------------------------
    Total                      5.795ns (4.567ns logic, 1.228ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.50 secs
 
--> 


Total memory usage is 518492 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

