setting auto_restore_mw_cel_lib_setup true
icc2_shell> o
setting top_design to: 
ORCA_TOP
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# ORCA
# The RTL version does not currently have macros
# The one pulled from a lab does have macros, but no RTL.  Similar to the version with RTL.
# Below is an effort to get the design pulled from a lap working for ICC2
# Original lab had sram_lp memories, but the NDMs don't seem to be build correctly for the current libraries.  Converted code to regular SRAMs.
set top_design ORCA_TOP
ORCA_TOP
set FCL 1
1
set add_ios 0
0
set pad_design 0
0
set design_size {800 750}
800 750
set design_io_border 10
10
set dc_floorplanning 1
1
set enable_dft 1
1
set innovus_enable_manual_macro_placement 1
1
set split_constraints 0
0
# This is the raw RTL without SRAMS
#set rtl_list [list [glob /pkgs/synopsys/32_28nm/SAED_EDK32.28nm_REF_v_15032018/SAED32_EDK/references/orca/dc/rtl/*.vhd ] ../rtl/MUX21X2.sv ]
# This is hacked P&R netlist with SRAMs and test and level shifters removed.
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/ORCA_TOP.sv
set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
#set slow_corner "ss0p95vn40c_i0p95v ss0p95vn40c "
set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set slow_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set fast_metal 1p9m_Cmax_-40
1p9m_Cmax_-40
set synth_corners $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_slow $slow_corner
ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
stdcell_hvt stdcell_rvt stdcell_lvt sram
# Get just the main standard cells, srams
set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ 
# Full MCMM Corners
if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/
#declaring sub blocks
set sub_block {SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                }
SDRAM_TOP 
                                BLENDER_0 
                                PCI_TOP 
                                CONTEXT_MEM 
                                RISC_CORE 
                                CLOCKING 
                                BLENDER_1 
                                PARSER 
                                
set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING
set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $lib_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $lib_dir/lib/$i/ndm/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/
set tlu_dir "$lib_dir/tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  #                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  #                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/ORCA_TOP.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{ORCA_TOP_lib}
create_block ${top_design}
Information: Creating block 'ORCA_TOP.design' in library 'ORCA_TOP_lib'. (DES-013)
{ORCA_TOP_lib:ORCA_TOP.design}
open_block ${top_design}
Information: Incrementing open_count of block 'ORCA_TOP_lib:ORCA_TOP.design' to 2. (DES-021)
{ORCA_TOP_lib:ORCA_TOP.design}
#import_designs $verilog_file # -format verilog #       -cel $top_design #      -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg'
Warning: Found redefinition of module 'ORCA_TOP' (overwriting with new version found at line 71597 in /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.vg). (VR-018)
Number of modules read: 65
Top level ports: 241
Total ports in all modules: 2735
Total nets in all modules: 50901
Total instances in all modules: 45664
Elapsed = 00:00:01.14, CPU = 00:00:01.06
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] } {
        switch $synopsys_program_name {
         "icc2_shell"  {
                # If the flow variable is set, then we should be in regular APR flow and not the macro floorplanning mode
                # We want to use the UPF associated with the correct netlist.  APR flow uses DCT output.  Macro fp uses DC output.
                if { [info exists flow ] } {
                    puts " Sourcing the Physical Synthesis DCT UPF"
                    source ../../syn/outputs/ORCA_TOP.dct.upf
                } else {
                    puts " Sourcing the Logical Synthesis DC UPF"
                    source ../../syn/outputs/ORCA_TOP.dc.upf
                }

                puts " Creating ICC2 MCMM "
                foreach mode { func test } {
                  create_mode $mode
                }
                foreach corner { {Cmax -40 ss0p75vn40c} {Cmin -40 ff0p95vn40c} } {
                  set corner_name [lindex $corner 0 ]
                  set corner_temp [lindex $corner 1 ]
                  set corner_op_cond [ lindex $corner 2 ]
                  create_corner $corner_name
                  # Read the TLUplus file and give it a name.  
                  read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_${corner_name}.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name ${corner_name}.tlup
                  # In our current case, we will use the same TLUplus and temperature for both launch and capture and for setup and hold for a particular corner.
                  # set the TLUplus and temp to be used for early side of paths.  (launch on setup, capture on hold)
                  set_parasitic_parameters -early_spec ${corner_name}.tlup -early_temperature $corner_temp
                  # set the TLUplus and temp to be used for late side of paths.  (capture on setup, launch on hold)
                  set_parasitic_parameters -late_spec ${corner_name}.tlup -late_temperature $corner_temp
                  # indicate which operating condition to use for the standard cells. It needs to know the PVT.  
                  # UPF may indicate additional information for the voltage in a multivoltage design.
                  set_operating_condition $corner_op_cond -library saed32lvt_c
                }

                foreach scenario { {func_worst func Cmax } {func_best func Cmin} {test_worst test Cmax} {test_best test Cmin} } {
                  create_scenario -name [lindex $scenario 0 ] -mode [lindex $scenario 1 ] -corner [lindex $scenario 2 ]
                  current_scenario [lindex $scenario 0]
                  source -echo -verbose -continue_on_error ../../constraints/ORCA_TOP_[lindex $scenario 0 ].sdc 
                  set_false_path -from SDRAM_CLK -to SD_DDR_CLK 
                }

                set_scenario_status func_worst -active true -hold false -setup true
                set_scenario_status func_best  -active true -hold true  -setup false
                set_scenario_status test_worst -active true -hold false -setup true
                set_scenario_status test_best  -active true -hold true  -setup false

                current_scenario "func_worst"

         }
         "dc_shell" {
                 set upf_create_implicit_supply_sets false
                source ../../constraints/ORCA_TOP.upf
                set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                source ../../constraints/ORCA_TOP_func_worst.sdc
                set_false_path -from SDRAM_CLK -to SD_DDR_CLK

                # Define voltage area for DCT mode.  We define the mw_lib variable in DCT mode script.
                # In the ICC2_flow it is defined in ORCA_TOP.design_options.tcl. Slightly different syntax.
                if { [ info exists mw_lib ] } {
                   create_voltage_area  -coordinate {{580 0} {1000 400}} -power_domain PD_RISC_CORE
                }
         }
         "pt_shell" {
                source $topdir/apr/outputs/ORCA_TOP.route2.upf
                if [ regexp "max" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                if [ regexp "min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
           if [ regexp "cmax" $corner_name ] {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst_cmin.sdc
                }
           if [ regexp "cmin" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best_cmax.sdc
                }
                 if [ regexp "min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
          if [ regexp "cmin_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best_cmax.sdc
                }
                     if [ regexp "max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
            if [ regexp "cmax_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst_cmin.sdc
                }
                 if [ regexp "cc_min" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_func_best.sdc
                }
                 if [ regexp "cc_max" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_func_worst.sdc
                }
                 if [ regexp "cc_min_test" $corner_name]  {
                    set_operating_conditions ff0p95vn40c -library saed32lvt_ff0p95vn40c
                    source $topdir/constraints/ORCA_TOP_test_best.sdc
                }
                 if [ regexp "cc_max_test" $corner_name]  {
                    set_operating_conditions ss0p75vn40c -library saed32lvt_ss0p75vn40c
                    source $topdir/constraints/ORCA_TOP_test_worst.sdc
                }
         }
        }
} elseif {[get_db root: .program_short_name] == "genus"} {
   read_power_intent ../../constraints/ORCA_TOP.upf -version 2.0 -module $top_design
   apply_power_intent
   commit_power_intent
#   report_power_intent 
   set_units -time ns
   source -echo -verbose ../../constraints/${top_design}_func_worst.sdc
   set_false_path -from SDRAM_CLK -to SD_DDR_CLK
   
} elseif {[get_db root: .program_short_name] == "innovus"} {

        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
 Sourcing the Physical Synthesis DCT UPF
Using libraries: ORCA_TOP_lib saed32hvt_c saed32hvt_ulvl_v saed32hvt_dlvl_v saed32rvt_c saed32rvt_ulvl_v saed32rvt_dlvl_v saed32lvt_c saed32lvt_ulvl_v saed32lvt_dlvl_v saed32sram_c
Linking block ORCA_TOP_lib:ORCA_TOP.design
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Design 'ORCA_TOP' was successfully linked.
Information: The lower_domain_boundary design attribute will be made obsolete in future. Consider using -applies_to_boundary option of set_isolation/set_level_shifter/set_repeater strategy commands. (UPF-355)
 Creating ICC2 MCMM 
Warning: use early spec Cmax.tlup for late which is not specified
Warning: use late spec Cmax.tlup for early which spec is not specified. 
Warning: use early spec Cmin.tlup for late which is not specified
Warning: use late spec Cmin.tlup for early which spec is not specified. 
Created scenario func_worst for mode func and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_worst] on Sat Feb 29 19:46:12 2020
###################################################################
set sdc_version 2.0
2.0
if { [info exists synopsys_program_name] == 1} {
        set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
}
1
#set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pidsel]
Information: Timer using 1 threads
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 4  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 2  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
if { [info exists synopsys_program_name] == 1} {
        set_timing_derate -early -net_delay 0.95 
        set_timing_derate -early -cell_delay 0.95 
        set_voltage 0  -min 0  -object_list VSS
        set_voltage 0.75  -min 0.75  -object_list VDD
        set_voltage 0.95  -min 0.95  -object_list VDDH
}
1
Created scenario func_best for mode func and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [func_best] on Sat Feb 29 19:46:11 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 0 [get_ports test_mode]
1
set_case_analysis 0 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 256 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 263; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 264 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 267 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 281 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_func_worst.sdc, line 288 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Created scenario test_worst for mode test and corner Cmax
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_worst] on Sat Feb 29 19:46:17 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
set_operating_conditions -analysis_type on_chip_variation ss0p75vn40c -library saed32lvt_ss0p75vn40c
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ss0p75vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ss0p75vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 30 [get_ports {test_so[5]}]
1
set_load -pin_load 30 [get_ports {test_so[4]}]
1
set_load -pin_load 30 [get_ports {test_so[3]}]
1
set_load -pin_load 30 [get_ports {test_so[2]}]
1
set_load -pin_load 30 [get_ports {test_so[1]}]
1
set_load -pin_load 30 [get_ports {test_so[0]}]
1
set_load -pin_load 100 [get_ports {pad_out[31]}]
1
set_load -pin_load 100 [get_ports {pad_out[30]}]
1
set_load -pin_load 100 [get_ports {pad_out[29]}]
1
set_load -pin_load 100 [get_ports {pad_out[28]}]
1
set_load -pin_load 100 [get_ports {pad_out[27]}]
1
set_load -pin_load 100 [get_ports {pad_out[26]}]
1
set_load -pin_load 100 [get_ports {pad_out[25]}]
1
set_load -pin_load 100 [get_ports {pad_out[24]}]
1
set_load -pin_load 100 [get_ports {pad_out[23]}]
1
set_load -pin_load 100 [get_ports {pad_out[22]}]
1
set_load -pin_load 100 [get_ports {pad_out[21]}]
1
set_load -pin_load 100 [get_ports {pad_out[20]}]
1
set_load -pin_load 100 [get_ports {pad_out[19]}]
1
set_load -pin_load 100 [get_ports {pad_out[18]}]
1
set_load -pin_load 100 [get_ports {pad_out[17]}]
1
set_load -pin_load 100 [get_ports {pad_out[16]}]
1
set_load -pin_load 100 [get_ports {pad_out[15]}]
1
set_load -pin_load 100 [get_ports {pad_out[14]}]
1
set_load -pin_load 100 [get_ports {pad_out[13]}]
1
set_load -pin_load 100 [get_ports {pad_out[12]}]
1
set_load -pin_load 100 [get_ports {pad_out[11]}]
1
set_load -pin_load 100 [get_ports {pad_out[10]}]
1
set_load -pin_load 100 [get_ports {pad_out[9]}]
1
set_load -pin_load 100 [get_ports {pad_out[8]}]
1
set_load -pin_load 100 [get_ports {pad_out[7]}]
1
set_load -pin_load 100 [get_ports {pad_out[6]}]
1
set_load -pin_load 100 [get_ports {pad_out[5]}]
1
set_load -pin_load 100 [get_ports {pad_out[4]}]
1
set_load -pin_load 100 [get_ports {pad_out[3]}]
1
set_load -pin_load 100 [get_ports {pad_out[2]}]
1
set_load -pin_load 100 [get_ports {pad_out[1]}]
1
set_load -pin_load 100 [get_ports {pad_out[0]}]
1
set_load -pin_load 100 [get_ports pad_en]
1
set_load -pin_load 100 [get_ports ppar_out]
1
set_load -pin_load 100 [get_ports ppar_en]
1
set_load -pin_load 100 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 100 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 100 [get_ports pc_be_en]
1
set_load -pin_load 100 [get_ports pframe_n_out]
1
set_load -pin_load 100 [get_ports pframe_n_en]
1
set_load -pin_load 100 [get_ports ptrdy_n_out]
1
set_load -pin_load 100 [get_ports ptrdy_n_en]
1
set_load -pin_load 100 [get_ports pirdy_n_out]
1
set_load -pin_load 100 [get_ports pirdy_n_en]
1
set_load -pin_load 100 [get_ports pdevsel_n_out]
1
set_load -pin_load 100 [get_ports pdevsel_n_en]
1
set_load -pin_load 100 [get_ports pstop_n_out]
1
set_load -pin_load 100 [get_ports pstop_n_en]
1
set_load -pin_load 100 [get_ports pperr_n_out]
1
set_load -pin_load 100 [get_ports pperr_n_en]
1
set_load -pin_load 100 [get_ports pserr_n_out]
1
set_load -pin_load 100 [get_ports pserr_n_en]
1
set_load -pin_load 100 [get_ports preq_n]
1
set_load -pin_load 100 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
{v_PCI_CLK}
set_clock_latency 0.5  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLK]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -max -fall 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -rise 0.2 [get_clocks SD_DDR_CLKn]
1
set_clock_transition -min -fall 0.2 [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.2 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.2 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 6  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 4  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 6  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 5  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1.5  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.6  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.2  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.6  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.2  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 6  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 6  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 3  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -1  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.75  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min -0.1  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.75  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min -0.1  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 4  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
1
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
1
set_timing_derate -early -net_delay 0.95 
1
set_timing_derate -early -cell_delay 0.95 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.75  -min 0.75  -object_list VDD
1
set_voltage 0.95  -min 0.95  -object_list VDDH
1
Created scenario test_best for mode test and corner Cmin
All analysis types are activated.
###################################################################
# Created by write_sdc for scenario [test_best] on Sat Feb 29 19:46:16 2020
###################################################################
set sdc_version 2.0
2.0
set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
1
#set_operating_conditions -analysis_type on_chip_variation ff0p95vn40c -library saed32lvt_ff0p95vn40c
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sdram_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports sys_2x_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports shutdown]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports test_mode]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {test_si[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports scan_enable]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports ate_clk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_bypass]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports occ_reset]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX8_HVT -library saed32hvt_ff0p95vn40c [get_ports pclk]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports prst_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pidsel]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pgnt_n]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pad_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ppar_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {pc_be_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pframe_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports ptrdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pirdy_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pdevsel_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pstop_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pperr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pserr_n_in]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports pm66en]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[31]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[30]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[29]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[28]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[27]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[26]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[25]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[24]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[23]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[22]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[21]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[20]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[19]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[18]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[17]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[16]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[15]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[14]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[13]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[12]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[11]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[10]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[9]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[8]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[7]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[6]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[5]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[4]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[3]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[2]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[1]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_driving_cell -lib_cell INVX2_HVT -library saed32hvt_ff0p95vn40c [get_ports {sd_DQ_in[0]}]
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
1
set_load -pin_load 10 [get_ports {test_so[5]}]
1
set_load -pin_load 10 [get_ports {test_so[4]}]
1
set_load -pin_load 10 [get_ports {test_so[3]}]
1
set_load -pin_load 10 [get_ports {test_so[2]}]
1
set_load -pin_load 10 [get_ports {test_so[1]}]
1
set_load -pin_load 10 [get_ports {test_so[0]}]
1
set_load -pin_load 30 [get_ports {pad_out[31]}]
1
set_load -pin_load 30 [get_ports {pad_out[30]}]
1
set_load -pin_load 30 [get_ports {pad_out[29]}]
1
set_load -pin_load 30 [get_ports {pad_out[28]}]
1
set_load -pin_load 30 [get_ports {pad_out[27]}]
1
set_load -pin_load 30 [get_ports {pad_out[26]}]
1
set_load -pin_load 30 [get_ports {pad_out[25]}]
1
set_load -pin_load 30 [get_ports {pad_out[24]}]
1
set_load -pin_load 30 [get_ports {pad_out[23]}]
1
set_load -pin_load 30 [get_ports {pad_out[22]}]
1
set_load -pin_load 30 [get_ports {pad_out[21]}]
1
set_load -pin_load 30 [get_ports {pad_out[20]}]
1
set_load -pin_load 30 [get_ports {pad_out[19]}]
1
set_load -pin_load 30 [get_ports {pad_out[18]}]
1
set_load -pin_load 30 [get_ports {pad_out[17]}]
1
set_load -pin_load 30 [get_ports {pad_out[16]}]
1
set_load -pin_load 30 [get_ports {pad_out[15]}]
1
set_load -pin_load 30 [get_ports {pad_out[14]}]
1
set_load -pin_load 30 [get_ports {pad_out[13]}]
1
set_load -pin_load 30 [get_ports {pad_out[12]}]
1
set_load -pin_load 30 [get_ports {pad_out[11]}]
1
set_load -pin_load 30 [get_ports {pad_out[10]}]
1
set_load -pin_load 30 [get_ports {pad_out[9]}]
1
set_load -pin_load 30 [get_ports {pad_out[8]}]
1
set_load -pin_load 30 [get_ports {pad_out[7]}]
1
set_load -pin_load 30 [get_ports {pad_out[6]}]
1
set_load -pin_load 30 [get_ports {pad_out[5]}]
1
set_load -pin_load 30 [get_ports {pad_out[4]}]
1
set_load -pin_load 30 [get_ports {pad_out[3]}]
1
set_load -pin_load 30 [get_ports {pad_out[2]}]
1
set_load -pin_load 30 [get_ports {pad_out[1]}]
1
set_load -pin_load 30 [get_ports {pad_out[0]}]
1
set_load -pin_load 30 [get_ports pad_en]
1
set_load -pin_load 30 [get_ports ppar_out]
1
set_load -pin_load 30 [get_ports ppar_en]
1
set_load -pin_load 30 [get_ports {pc_be_out[3]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[2]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[1]}]
1
set_load -pin_load 30 [get_ports {pc_be_out[0]}]
1
set_load -pin_load 30 [get_ports pc_be_en]
1
set_load -pin_load 30 [get_ports pframe_n_out]
1
set_load -pin_load 30 [get_ports pframe_n_en]
1
set_load -pin_load 30 [get_ports ptrdy_n_out]
1
set_load -pin_load 30 [get_ports ptrdy_n_en]
1
set_load -pin_load 30 [get_ports pirdy_n_out]
1
set_load -pin_load 30 [get_ports pirdy_n_en]
1
set_load -pin_load 30 [get_ports pdevsel_n_out]
1
set_load -pin_load 30 [get_ports pdevsel_n_en]
1
set_load -pin_load 30 [get_ports pstop_n_out]
1
set_load -pin_load 30 [get_ports pstop_n_en]
1
set_load -pin_load 30 [get_ports pperr_n_out]
1
set_load -pin_load 30 [get_ports pperr_n_en]
1
set_load -pin_load 30 [get_ports pserr_n_out]
1
set_load -pin_load 30 [get_ports pserr_n_en]
1
set_load -pin_load 30 [get_ports preq_n]
1
set_load -pin_load 30 [get_ports pack_n]
1
set_load -pin_load 10 [get_ports {sd_A[9]}]
1
set_load -pin_load 10 [get_ports {sd_A[8]}]
1
set_load -pin_load 10 [get_ports {sd_A[7]}]
1
set_load -pin_load 10 [get_ports {sd_A[6]}]
1
set_load -pin_load 10 [get_ports {sd_A[5]}]
1
set_load -pin_load 10 [get_ports {sd_A[4]}]
1
set_load -pin_load 10 [get_ports {sd_A[3]}]
1
set_load -pin_load 10 [get_ports {sd_A[2]}]
1
set_load -pin_load 10 [get_ports {sd_A[1]}]
1
set_load -pin_load 10 [get_ports {sd_A[0]}]
1
set_load -pin_load 10 [get_ports sd_LD]
1
set_load -pin_load 10 [get_ports sd_RW]
1
set_load -pin_load 10 [get_ports {sd_BWS[1]}]
1
set_load -pin_load 10 [get_ports {sd_BWS[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_out[0]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[31]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[30]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[29]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[28]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[27]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[26]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[25]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[24]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[23]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[22]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[21]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[20]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[19]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[18]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[17]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[16]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[15]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[14]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[13]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[12]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[11]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[10]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[9]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[8]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[7]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[6]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[5]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[4]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[3]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[2]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[1]}]
1
set_load -pin_load 10 [get_ports {sd_DQ_en[0]}]
1
#set_propagated_clock [get_ports sdram_clk]
#set_propagated_clock [get_ports sys_2x_clk]
#set_propagated_clock [get_ports ate_clk]
#set_propagated_clock [get_ports pclk]
#set_propagated_clock [get_ports sd_CK]
#set_propagated_clock [get_ports sd_CKn]
#set_propagated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]
set_case_analysis 1 [get_ports test_mode]
1
#set_case_analysis 1 [get_ports pll_bypass]
set_case_analysis 1 [get_ports occ_bypass]
1
set_case_analysis 1 [get_ports occ_reset]
1
set_case_analysis 1 [get_ports scan_enable]
1
#create_voltage_area -name PD_RISC_CORE  -coordinate {582.92 10.032 1003.2 190.608}  -guard_band_x 0  -guard_band_y 0  [get_cells I_RISC_CORE]
create_clock [get_ports pclk]  -name PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Redefining clock 'PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 259 (UIC-034)
{PCI_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks PCI_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks PCI_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks PCI_CLK]
1
create_clock -name v_PCI_CLK  -period 7.5  -waveform {0 3.75}
Warning: Creating virtual clock named 'v_PCI_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_PCI_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 266; /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 267 (UIC-034)
{v_PCI_CLK}
set_clock_latency 0.05  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -setup 0.1  [get_clocks v_PCI_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_PCI_CLK]
1
create_clock [get_ports sys_2x_clk]  -name SYS_2x_CLK  -period 2.4  -waveform {0 1.2}
Warning: Redefining clock 'SYS_2x_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 270 (UIC-034)
{SYS_2x_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_2x_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_2x_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_2x_CLK]
1
create_generated_clock [get_pins I_CLOCKING/sys_clk_in_reg/Q]  -name SYS_CLK  -source [get_ports sys_2x_clk]  -divide_by 2
{SYS_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SYS_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SYS_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SYS_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SYS_CLK]
1
create_clock [get_ports sdram_clk]  -name SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Redefining clock 'SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 284 (UIC-034)
{SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SDRAM_CLK]
1
set_clock_transition -max -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -max -fall 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -rise 0.1 [get_clocks SDRAM_CLK]
1
set_clock_transition -min -fall 0.1 [get_clocks SDRAM_CLK]
1
create_clock -name v_SDRAM_CLK  -period 4.1  -waveform {0 2.05}
Warning: Creating virtual clock named 'v_SDRAM_CLK' with no sources. (UIC-021)
Warning: Redefining clock 'v_SDRAM_CLK'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 291 (UIC-034)
{v_SDRAM_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks v_SDRAM_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks v_SDRAM_CLK]
1
create_generated_clock [get_ports sd_CK] -name SD_DDR_CLK -source [get_ports sdram_clk] -combinational
Warning: Creating a generated clock on input or inout port 'sd_CK'. (UIC-013)
{SD_DDR_CLK}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLK]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLK]
1
create_generated_clock [get_ports sd_CKn] -name SD_DDR_CLKn -source [get_ports sdram_clk] -invert -combinational
Warning: Creating a generated clock on input or inout port 'sd_CKn'. (UIC-013)
{SD_DDR_CLKn}
set_clock_uncertainty -setup 0.1  [get_clocks SD_DDR_CLKn]
1
set_clock_uncertainty -hold 0  [get_clocks SD_DDR_CLKn]
1
create_clock [get_ports ate_clk]  -period 30  -waveform {0 15}
Warning: Redefining clock 'ate_clk'.  
        Previously defined at: /home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/constraints/ORCA_TOP_test_worst.sdc, line 308 (UIC-034)
{ate_clk}
set_clock_uncertainty -setup 0.1  [get_clocks ate_clk]
1
set_clock_uncertainty -hold 0  [get_clocks ate_clk]
1
set_clock_transition -max -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -max -fall 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -rise 0.1 [get_clocks ate_clk]
1
set_clock_transition -min -fall 0.1 [get_clocks ate_clk]
1
set_false_path   -from [get_ports scan_enable]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
set_false_path   -from [list [get_ports {test_si[5]}] [get_ports {test_si[4]}] [get_ports {test_si[3]}] [get_ports {test_si[2]}] [get_ports {test_si[1]}] [get_ports {test_si[0]}]]  -to [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK]]
1
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_0/q_reg]
#set_multicycle_path 2 -hold -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
#set_multicycle_path 3 -setup -from [get_cells -hsc @ snps_clk_chain_0@U_shftreg_0/ff_1/q_reg]
set_input_delay -clock ate_clk  -max 5  [get_ports scan_enable]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[5]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[4]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[3]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[2]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[1]}]
1
set_input_delay -clock ate_clk  -max 3  [get_ports {test_si[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports test_mode]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_bypass]
1
set_input_delay -clock ate_clk  -max 5  [get_ports occ_reset]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pidsel]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pgnt_n]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[31]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[30]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[29]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[28]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[27]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[26]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[25]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[24]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[23]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[22]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[21]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[20]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[19]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[18]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[17]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[16]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[15]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[14]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[13]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[12]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[11]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[10]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[9]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[8]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[7]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[6]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[5]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[4]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pad_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ppar_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[3]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[2]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[1]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports {pc_be_in[0]}]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pframe_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports ptrdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pirdy_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pdevsel_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pstop_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pperr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pserr_n_in]
1
set_input_delay -clock v_PCI_CLK  -max 3  [get_ports pm66en]
1
set_input_delay -clock v_PCI_CLK  -min 1  [get_ports pm66en]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[31]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[30]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[29]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[28]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[27]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[26]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[25]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[24]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[23]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[22]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[21]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[20]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[19]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[18]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[17]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[16]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[15]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[14]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[13]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[12]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[11]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[10]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[9]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[8]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[7]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[6]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[5]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[4]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[3]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[2]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[1]}]
1
set_input_delay -clock v_SDRAM_CLK  -max 0.5  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -min 0.1  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -max 0.5  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock v_SDRAM_CLK  -clock_fall  -min 0.1  -add_delay  [get_ports {sd_DQ_in[0]}]
1
set_input_delay -clock ate_clk  -max 5  [get_ports prst_n]
1
set_input_delay -clock ate_clk  -max 5  [get_ports shutdown]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[31]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[30]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[29]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[28]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[27]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[26]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[25]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[24]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[23]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[22]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[21]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[20]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[19]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[18]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[17]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[16]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[15]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[14]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[13]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[12]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[11]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[10]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[9]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[8]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[7]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[6]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[5]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[4]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pad_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pad_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ppar_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[3]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[2]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[1]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports {pc_be_out[0]}]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pc_be_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pframe_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports ptrdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pirdy_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pdevsel_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pstop_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pperr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_out]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pserr_n_en]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports preq_n]
1
set_output_delay -clock v_PCI_CLK  -max 2  [get_ports pack_n]
1
set_output_delay -clock v_PCI_CLK  -min -0.3  [get_ports pack_n]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_A[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_BWS[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[31]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[30]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[29]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[28]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[27]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[26]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[25]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[24]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[23]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[22]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[21]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[20]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[19]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[18]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[17]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[16]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[15]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[14]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[13]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[12]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[11]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[10]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[9]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[8]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[7]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[6]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[5]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[4]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[3]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[2]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[1]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports {sd_DQ_en[0]}]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_LD]
1
set_output_delay -clock SD_DDR_CLK  -max 0.65  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -min 0.05  [get_ports sd_RW]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[31]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[30]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[29]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[28]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[27]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[26]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[25]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[24]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[23]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[22]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[21]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[20]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[19]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[18]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[17]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[16]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[15]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[14]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[13]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[12]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[11]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[10]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[9]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[8]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[7]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[6]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[5]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[4]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[3]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[2]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[1]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -max 0.65  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock SD_DDR_CLK  -clock_fall  -min 0.05  [get_ports {sd_DQ_out[0]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[5]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[4]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[3]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[2]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[1]}]
1
set_output_delay -clock ate_clk  -max 3  [get_ports {test_so[0]}]
1
set_clock_groups -asynchronous -name func_async -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK]] -group [list [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]] -group [list [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn]]
Warning: Clock groups with same clocks are already set in 'func_async'. (UIC-030)
0
set_clock_groups -asynchronous -name my_occ_clock_groups -group [get_clocks ate_clk] -group [list [get_clocks SYS_2x_CLK] [get_clocks SYS_CLK] [get_clocks SDRAM_CLK] [get_clocks v_SDRAM_CLK] [get_clocks SD_DDR_CLK] [get_clocks SD_DDR_CLKn] [get_clocks PCI_CLK] [get_clocks v_PCI_CLK]]
Warning: Clock groups with same clocks are already set in 'my_occ_clock_groups'. (UIC-030)
0
set_timing_derate -late -net_delay 1.05 
1
set_timing_derate -late -cell_delay 1.05 
1
set_voltage 0  -min 0  -object_list VSS
1
set_voltage 0.95  -min 0.95  -object_list VDD
1
set_voltage 1.16  -min 1.16  -object_list VDDH
1
Scenario func_worst (mode func corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_best (mode func corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_worst (mode test corner Cmax) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario test_best (mode test corner Cmin) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
{func_worst}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 63.48%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
#set tool [get_db root: .program_short_name]
if {[info exists synopsys_program_name]} {

        if { $synopsys_program_name == "dc_shell" } {
        
                set auto_insert_level_shifters_on_clocks all
        }

        if { $synopsys_program_name == "icc2_shell" } {

                ####### FLOORPLANNING OPTIONS
                if { [sizeof_collection [get_placement_blockage io_pblockage ] ] ==0 } {
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {1000 50}} -name io_pblockage
                  #create_placement_blockage -type hard_macro -boundary {{10.0 10.0} {800 30}} -name io_pblockage
                }

                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ] -offset 500 -pin_spacing 1 -allowed_layers [ get_layers { M4 M5 M6 M7 } ]
                set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
                place_pins -self
                #set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
            #load_upf ../../syn/outputs/ORCA_TOP.dc.upf.place_2020

                if { [ sizeof_collection [get_voltage_areas * ] ] < 2 && $FCL==0} {
                        create_voltage_area -power_domains {PD_RISC_CORE} -power VDDH -ground VSS -cells [get_cells I_RISC_CORE/*] -region {{11 433} {417 649}} -name RISC_CORE_VA
                #       create_voltage_area  -region {{10.0 433.0480} {418.27 653.72}} -power_domains PD_RISC_CORE
                }

                
                if { [sizeof_collection [ get_placement_blockages pb* ] ] == 0 && $FCL==0 } {
                create_placement_blockage -name pb_PCI -type allow_buffer_only -blocked_percentage 0 -boundary {{12.5400 11.6720} {12.5400 459.1800} {136.7500 459.1800} {136.7500 136.5420} {275.9600 136.5420} {275.9600 11.6720}}
                create_placement_blockage -name pb_SDRAM -type allow_buffer_only -blocked_percentage 0 -boundary {{729.9360 216.8970} {1007.7480 216.8970} {1007.7480 12.0810} {729.9360 12.0810}}
                create_placement_blockage -name pb_CONTEXT -type allow_buffer_only -blocked_percentage 0 -boundary {{829.0800 216.8970} {829.0800 505.3040} {537.9270 505.3040} {537.9270 651.7880} {1008.1820 651.7880} {1008.1820 216.8970}}
                create_placement_blockage -name pb_RISC -type allow_buffer_only -blocked_percentage 0 -boundary {{11.6720 459.1800} {11.6720 650.0060} {303.6600 650.0060} {303.6600 459.1800}}
                
                }
                ######PLACE

                set_app_option -name place.coarse.continue_on_missing_scandef -value true

                set_app_option -name place_opt.initial_place.effort -value medium
                set_app_option -name place_opt.final_place.effort -value medium


                #set enable_recovery_removal_arcs true
                set_app_option -name time.disable_recovery_removal_checks -value false
                #set timing_enable_multiple_clocks_per_reg true
                #set timing_remove_clock_reconvergence_pessimism true
                set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

                #set physopt_enable_via_res_support true
                #set physopt_hard_keepout_distance 5
                #set_preferred_routing_direction -direction vertical -l {M2 M4}
                #set_preferred_routing_direction -direction horizontal -l {M3 M5}
                set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


                # To optimize DW components (I think only adders right now??) - default is false
                #set physopt_dw_opto true

                #set_ahfs_options -remove_effort high
                #set_buffer_opt_strategy -effort medium


                ###########################  CTS Related
                create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
                #set_clock_routing_rules -clock [ get_clocks * ] -net_type leaf -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
                set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3

                set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

                # don't allow X16 or X32.  Maybe just stop X32.  They are extremely high drive and could cause EM problems.
                set_lib_cell_purpose -include none [get_lib_cell {*/*X32*} ]

                # dont allow INV* for CTS since I think they are unbalanced rise/fall
                set_lib_cell_purpose -exclude cts [ get_lib_cell */INV* ]

                # potentially try to disallow IBUF (inverter buffers) or NBUF (non-inverting buffers) to see if all inverters or all buffers makes a difference
                set_lib_cell_purpose -exclude cts [ get_lib_cell */IBUF* ]
                #set_lib_cell_purpose -exclude cts [ get_lib_cell */NBUF* ]

                # dont allow slower cells on clock trees.  
                set_lib_cell_purpose -exclude cts [ get_lib_cell { */*HVT */*RVT } ]

                set_max_transition 0.15 -clock_path $cts_clks 

                # Other potential options
                # set_max_capacitance cap_value -clock_path $cts_clks
                # set_app_option -name cts.common.max_net_length  -value float
                # set_app_option -name cts.common.max_fanout  -value <2-1000000>
                # set_clock_tree_options -target_skew value -clock $cts_clks 
                # set_clock_tree_options -target_latency value -clock $cts_clks

                #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
                set_app_options -name place_opt.flow.enable_ccd -value false
                set_app_options -name clock_opt.flow.enable_ccd -value false
                set_app_options -name route_opt.flow.enable_ccd -value false
                set_app_options -name ccd.max_postpone -value 0
                set_app_options -name ccd.max_prepone -value 0


                # If design blows up, try turning hold fixing off. 
                # set_app_option -name clock_opt.flow.skip_hold -value true

                # Dont use delay buffers
                #set_dont_use [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include none [get_lib_cells */DELLN* ]
                set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

                ########################## Route related
                set_app_option -name route_opt.flow.xtalk_reduction -value true
                set_app_option -name time.si_enable_analysis -value true

        }
} elseif {[get_db root: .program_short_name] == "innovus"} {

        #Read in upf dumped from genus  
        read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
        commit_power_intent
        #Edit box when you reduce fp size
        modifyPowerDomainAttr PD_RISC_CORE -box 464 335.7 804 18.3

        setNanoRouteMode -drouteEndIteration 10
        set cts_clks [get_clocks {SDRAM_CLK SYS_2x_CLK SYS_CLK PCI_CLK} ]

        #set_max_transition 0.1 -clock_path $cts_clks
        set_ccopt_property target_max_trans 0.3ns

        # Try reducing the search and repair iterations for now.
    
        setNanoRouteMode -drouteEndIteration 5 
        #setNanoRouteMode -drouteEndIteration 0
    
        #setNanoRouteMode -routeWithViaInPin true
        #setNanoRouteMode -routeWithViaInPin 1:1
        setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
        setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
    
        setOptMode -usefulSkew false
        setOptMode -usefulSkewCCOpt none
        setOptMode -usefulSkewPostRoute false
        setOptMode -usefulSkewPreCTS false
    
        if {![info exists flow]} {
        #Cadence method.  Not floating with these statements
        setPinAssignMode -pinEditInBatch true
        set all_ports [ get_ports * ]
        set num_ports [ sizeof_collection $all_ports ]
        # Split the ports into two balanced collections
        set ports1 [ range_collection $all_ports 0 [expr $num_ports / 2 ] ]
        set ports2 [ range_collection $all_ports [expr ($num_ports / 2 ) + 1 ]  [ expr $num_ports - 1 ]  ]
        # put the two collections on to two layers of ports
        editPin -edge 3 -pin [get_attribute $ports1 full_name ] -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 400 -spacing 1 -unit MICRON -fixedPin 1
        editPin -edge 3 -pin [get_attribute $ports2 full_name ] -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 400 -spacing 1 -unit MICRON -fixedPin 1
        setPinAssignMode -pinEditInBatch false
}
}
Warning: No placement_blockage objects matched 'io_pblockage' (SEL-004)
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-18 12:59:18 / Session: 0.01 hr / Command: 0.00 hr / Memory: 454 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.05u 00:00:00.01s 00:00:00.06e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 241
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.52u 00:00:00.00s 00:00:00.53e: 
Total Pin Placement CPU Time: 00:00:00.61u 00:00:00.01s 00:00:00.62e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-18 12:59:18 / Session: 0.01 hr / Command: 0.00 hr / Memory: 460 MB (FLW-8100)
Warning: No placement_blockage objects matched 'pb*' (SEL-004)
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_PCI_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SYS_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Warning: clock 'v_SDRAM_CLK' is a virtual clock. This command does not take a virtual clock as input. (CTS-048)
Error: clock 'SD_DDR_CLK' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Error: clock 'SD_DDR_CLKn' is a generated clock. This command does not take a generated clock as input. (CTS-022)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:NBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:TNBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX0_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX1_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:INVX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX16_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX32_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX4_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:IBUFFX8_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AND4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ANTENNA_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AO22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOBUFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AODFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:AOINVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BSLEX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:BUSKP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLNPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPRX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CGLPPSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:CLOAD1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DCAP_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DEC24X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLH2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DHFILLHLHLS11_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:FADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:HADDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:IBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:INVX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLANDX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORAOX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:ISOLORX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LATCHX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:LNANDX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:MUX41X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NAND4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X0_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:NOR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OA22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI21X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI221X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI222X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OAI22X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR2X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR3X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:OR4X4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PGX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:PMT3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRQX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:RSDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNARX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNASX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFSSRX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SDFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL128_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL3_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:SHFILL64_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEH_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TIEL_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX16_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX32_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:TNBUFFX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XNOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:XOR3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_ulvl_v:LSUPX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENCLX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNENX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNSSX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX1_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX4_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_dlvl_v:LSDNX8_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AND4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ANTENNA_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AODFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOINVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BSLEX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:BUSKP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLNPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPRX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CGLPPSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:CLOAD1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DCAP_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DEC24X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLH2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DHFILLHLHLS11_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:IBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:INVX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLANDX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORAOX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:ISOLORX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LATCHX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:LNANDX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X0_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI221X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI222X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI22X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR2X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR3X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OR4X4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PGX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:PMT3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRQX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:RSDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNARX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNASX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFSSRX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SDFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL128_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL3_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:SHFILL64_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEH_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TIEL_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX16_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX32_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:TNBUFFX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_ulvl_v:LSUPX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENCLX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNENX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNSSX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX1_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX4_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_dlvl_v:LSDNX8_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'ORCA_TOP', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
time.si_enable_analysis true
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
#derive_pg_connection -tie
connect_pg_net -automatic
Information: Committing UPF. (MV-134)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: The power domain PD_RISC_CORE is associated to the voltage area DEFAULT_VA by enable_missing_voltage_area. (MV-231)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Thu May 18 12:59:20 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  0/43669
Power net VDDH                 0/1966
Ground net VSS                 0/45600
--------------------------------------------------------------------------------
Information: connections of 91235 power/ground pin(s) are created or changed.
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 40/40
PINS                           : 240/240
PINPROPERTIES                  : 0/237
BLOCKAGES                      : 5/5
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0 I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1 I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 I_CONTEXT_MEM/I_CONTEXT_RAM_3_3 I_CONTEXT_MEM/I_CONTEXT_RAM_3_2 I_CONTEXT_MEM/I_CONTEXT_RAM_3_1 I_CONTEXT_MEM/I_CONTEXT_RAM_2_4 I_CONTEXT_MEM/I_CONTEXT_RAM_2_3 I_CONTEXT_MEM/I_CONTEXT_RAM_2_2 I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 I_CONTEXT_MEM/I_CONTEXT_RAM_1_4 I_CONTEXT_MEM/I_CONTEXT_RAM_1_3 I_CONTEXT_MEM/I_CONTEXT_RAM_1_2 I_CONTEXT_MEM/I_CONTEXT_RAM_1_1 I_CONTEXT_MEM/I_CONTEXT_RAM_0_4 I_CONTEXT_MEM/I_CONTEXT_RAM_0_3 I_CONTEXT_MEM/I_CONTEXT_RAM_0_2 I_CONTEXT_MEM/I_CONTEXT_RAM_0_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_WRITE_FIFO_PCI_FIFO_RAM_8 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_1 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_3 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7 I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-05-18 12:59:20 / Session: 0.01 hr / Command: 0.00 hr / Memory: 468 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.12u 00:00:00.00s 00:00:00.12e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Error: MV voltage area setup is not ready for physical implementation. (MV-511a)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
ORCA_TOP               M2      M7      MRDL     Not allowed

When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Warning: Master cell ORCA_TOP has duplicated redundant library pin shapes at {0.001 -1.368} {819.975 -1.064} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 2316 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67,-1.67,821.65,770.73)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   53  Proc 2319 
Warning: Power net VSS has no power preroutes, skip tie-off. (ZRT-101)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net test_so7 has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets to route for block pin placement     = 194
Number of interface nets to route for block pin placement = 194
Number of single or zero port nets = 2
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   54  Proc 2319 
Average gCell capacity  64.92    on layer (1)    M1
Average gCell capacity  66.09    on layer (2)    M2
Average gCell capacity  32.90    on layer (3)    M3
Average gCell capacity  33.45    on layer (4)    M4
Average gCell capacity  16.49    on layer (5)    M5
Average gCell capacity  21.14    on layer (6)    M6
Average gCell capacity  10.58    on layer (7)    M7
Average gCell capacity  10.56    on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 84.70         on layer (1)    M1
Average number of tracks per gCell 84.64         on layer (2)    M2
Average number of tracks per gCell 42.37         on layer (3)    M3
Average number of tracks per gCell 42.34         on layer (4)    M4
Average number of tracks per gCell 21.20         on layer (5)    M5
Average number of tracks per gCell 21.19         on layer (6)    M6
Average number of tracks per gCell 10.62         on layer (7)    M7
Average number of tracks per gCell 10.61         on layer (8)    M8
Average number of tracks per gCell 5.32  on layer (9)    M9
Average number of tracks per gCell 2.66  on layer (10)   MRDL
Number of gCells = 38400
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc   19 
[End of Build Congestion map] Total (MB): Used   53  Alloctr   54  Proc 2338 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    2  Proc   19 
[End of Build Data] Total (MB): Used   53  Alloctr   54  Proc 2338 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   65  Alloctr   66  Proc 2338 
Information: Using 1 threads for routing. (ZRT-444)

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   65  Alloctr   66  Proc 2338 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 710.27
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 339.54
Initial. Layer M5 wire length = 14.14
Initial. Layer M6 wire length = 356.59
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 374
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 187
Initial. Via VIA56SQ_C count = 187
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   15  Alloctr   15  Proc   19 
[End of Whole Chip Routing] Total (MB): Used   65  Alloctr   66  Proc 2338 
Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2338 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   17  Alloctr   17  Proc   22 
[GR: Done] Total (MB): Used   65  Alloctr   66  Proc 2338 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    8  Alloctr    8  Proc   22 
[End of Global Routing] Total (MB): Used   55  Alloctr   56  Proc 2338 
CPU Time for Global Route: 00:00:01.55u 00:00:00.03s 00:00:01.58e: 
Number of block ports: 241
Number of block pin locations assigned from router: 190
CPU Time for Pin Preparation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Number of PG ports on blocks: 0
Number of pins created: 241
CPU Time for Pin Creation: 00:00:00.18u 00:00:00.11s 00:00:00.15e: 
Total Pin Placement CPU Time: 00:00:01.90u 00:00:00.14s 00:00:01.89e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-05-18 12:59:22 / Session: 0.01 hr / Command: 0.00 hr / Memory: 528 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}       {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 40
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 286 wires for strategy mesh_strat.
Checking DRC for 286 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 286 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 99 wires for strategy lmesh_strat.
Checking DRC for 99 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 389 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 9257
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 9257 stacked vias for strategy mesh_strat.
Checking DRC for 9257 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 3.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 1343 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 1343 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 42022 stacked vias.
Checking DRC for 42022 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 164.00 seconds.
via connection runtime: 165 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9257 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 25137 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9257 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 27316 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 9257 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 26783 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 1969 wires.
Committing wires takes 0.00 seconds.
Committed 77164 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 175 seconds.
Successfully compiled PG.
Overall runtime: 175 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Using CL to insert boundary cells
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Warning: The design already has boundary cells of type DCAP_HVT. (CHF-127)
Information: Starting boundary cell insertion into ORCA_TOP using site master "unit". (CHF-200)
Information: Total 1364 left cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 1364 right cells inserted successfully into ORCA_TOP. (CHF-100)
Information: Total 2728 boundary cells inserted successfully into ORCA_TOP. (CHF-100)
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604  -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Thu May 18 13:02:23 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 448
TRACKS                         : 20
VIAS                           : 69
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 5
SPECIALNETS                    : 3
NETS                           : 48229
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Thu May 18 13:02:26 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
COMPONENTS                     : 40
PINS                           : 244
PINPROPERTIES                  : 241
BLOCKAGES                      : 5
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/apr/outputs/ORCA_TOP.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'PROPERTYDEFINITIONS' section. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Warning: Existing terminal 'sdram_clk' of port 'sdram_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'sys_2x_clk' of port 'sys_2x_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'shutdown' of port 'shutdown' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_mode' of port 'test_mode' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[5]' of port 'test_si[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[4]' of port 'test_si[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[3]' of port 'test_si[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[2]' of port 'test_si[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[1]' of port 'test_si[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si[0]' of port 'test_si[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[5]' of port 'test_so[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[4]' of port 'test_so[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[3]' of port 'test_so[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[2]' of port 'test_so[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[1]' of port 'test_so[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so[0]' of port 'test_so[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'scan_enable' of port 'scan_enable' has been replaced. (DEFR-060)
Warning: Existing terminal 'ate_clk' of port 'ate_clk' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_bypass' of port 'occ_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'occ_reset' of port 'occ_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'pclk' of port 'pclk' has been replaced. (DEFR-060)
Warning: Existing terminal 'prst_n' of port 'prst_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pidsel' of port 'pidsel' has been replaced. (DEFR-060)
Warning: Existing terminal 'pgnt_n' of port 'pgnt_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[31]' of port 'pad_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[30]' of port 'pad_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[29]' of port 'pad_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[28]' of port 'pad_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[27]' of port 'pad_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[26]' of port 'pad_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[25]' of port 'pad_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[24]' of port 'pad_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[23]' of port 'pad_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[22]' of port 'pad_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[21]' of port 'pad_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[20]' of port 'pad_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[19]' of port 'pad_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[18]' of port 'pad_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[17]' of port 'pad_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[16]' of port 'pad_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[15]' of port 'pad_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[14]' of port 'pad_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[13]' of port 'pad_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[12]' of port 'pad_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[11]' of port 'pad_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[10]' of port 'pad_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[9]' of port 'pad_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[8]' of port 'pad_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[7]' of port 'pad_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[6]' of port 'pad_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[5]' of port 'pad_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[4]' of port 'pad_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[3]' of port 'pad_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[2]' of port 'pad_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[1]' of port 'pad_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_in[0]' of port 'pad_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[31]' of port 'pad_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[30]' of port 'pad_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[29]' of port 'pad_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[28]' of port 'pad_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[27]' of port 'pad_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[26]' of port 'pad_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[25]' of port 'pad_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[24]' of port 'pad_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[23]' of port 'pad_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[22]' of port 'pad_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[21]' of port 'pad_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[20]' of port 'pad_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[19]' of port 'pad_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[18]' of port 'pad_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[17]' of port 'pad_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[16]' of port 'pad_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[15]' of port 'pad_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[14]' of port 'pad_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[13]' of port 'pad_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[12]' of port 'pad_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[11]' of port 'pad_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[10]' of port 'pad_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[9]' of port 'pad_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[8]' of port 'pad_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[7]' of port 'pad_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[6]' of port 'pad_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[5]' of port 'pad_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[4]' of port 'pad_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[3]' of port 'pad_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[2]' of port 'pad_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[1]' of port 'pad_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_out[0]' of port 'pad_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pad_en' of port 'pad_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_in' of port 'ppar_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_out' of port 'ppar_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ppar_en' of port 'ppar_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[3]' of port 'pc_be_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[2]' of port 'pc_be_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[1]' of port 'pc_be_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_in[0]' of port 'pc_be_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[3]' of port 'pc_be_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[2]' of port 'pc_be_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[1]' of port 'pc_be_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_out[0]' of port 'pc_be_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pc_be_en' of port 'pc_be_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_in' of port 'pframe_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_out' of port 'pframe_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pframe_n_en' of port 'pframe_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_in' of port 'ptrdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_out' of port 'ptrdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'ptrdy_n_en' of port 'ptrdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_in' of port 'pirdy_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_out' of port 'pirdy_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pirdy_n_en' of port 'pirdy_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_in' of port 'pdevsel_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_out' of port 'pdevsel_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pdevsel_n_en' of port 'pdevsel_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_in' of port 'pstop_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_out' of port 'pstop_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pstop_n_en' of port 'pstop_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_in' of port 'pperr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_out' of port 'pperr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pperr_n_en' of port 'pperr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_in' of port 'pserr_n_in' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_out' of port 'pserr_n_out' has been replaced. (DEFR-060)
Warning: Existing terminal 'pserr_n_en' of port 'pserr_n_en' has been replaced. (DEFR-060)
Warning: Existing terminal 'preq_n' of port 'preq_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pack_n' of port 'pack_n' has been replaced. (DEFR-060)
Warning: Existing terminal 'pm66en' of port 'pm66en' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[9]' of port 'sd_A[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[8]' of port 'sd_A[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[7]' of port 'sd_A[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[6]' of port 'sd_A[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[5]' of port 'sd_A[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[4]' of port 'sd_A[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[3]' of port 'sd_A[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[2]' of port 'sd_A[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[1]' of port 'sd_A[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_A[0]' of port 'sd_A[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CK' of port 'sd_CK' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_CKn' of port 'sd_CKn' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_LD' of port 'sd_LD' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_RW' of port 'sd_RW' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[1]' of port 'sd_BWS[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_BWS[0]' of port 'sd_BWS[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[31]' of port 'sd_DQ_in[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[30]' of port 'sd_DQ_in[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[29]' of port 'sd_DQ_in[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[28]' of port 'sd_DQ_in[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[27]' of port 'sd_DQ_in[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[26]' of port 'sd_DQ_in[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[25]' of port 'sd_DQ_in[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[24]' of port 'sd_DQ_in[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[23]' of port 'sd_DQ_in[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[22]' of port 'sd_DQ_in[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[21]' of port 'sd_DQ_in[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[20]' of port 'sd_DQ_in[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[19]' of port 'sd_DQ_in[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[18]' of port 'sd_DQ_in[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[17]' of port 'sd_DQ_in[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[16]' of port 'sd_DQ_in[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[15]' of port 'sd_DQ_in[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[14]' of port 'sd_DQ_in[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[13]' of port 'sd_DQ_in[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[12]' of port 'sd_DQ_in[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[11]' of port 'sd_DQ_in[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[10]' of port 'sd_DQ_in[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[9]' of port 'sd_DQ_in[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[8]' of port 'sd_DQ_in[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[7]' of port 'sd_DQ_in[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[6]' of port 'sd_DQ_in[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[5]' of port 'sd_DQ_in[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[4]' of port 'sd_DQ_in[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[3]' of port 'sd_DQ_in[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[2]' of port 'sd_DQ_in[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[1]' of port 'sd_DQ_in[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_in[0]' of port 'sd_DQ_in[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[31]' of port 'sd_DQ_out[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[30]' of port 'sd_DQ_out[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[29]' of port 'sd_DQ_out[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[28]' of port 'sd_DQ_out[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[27]' of port 'sd_DQ_out[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[26]' of port 'sd_DQ_out[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[25]' of port 'sd_DQ_out[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[24]' of port 'sd_DQ_out[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[23]' of port 'sd_DQ_out[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[22]' of port 'sd_DQ_out[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[21]' of port 'sd_DQ_out[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[20]' of port 'sd_DQ_out[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[19]' of port 'sd_DQ_out[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[18]' of port 'sd_DQ_out[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[17]' of port 'sd_DQ_out[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[16]' of port 'sd_DQ_out[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[15]' of port 'sd_DQ_out[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[14]' of port 'sd_DQ_out[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[13]' of port 'sd_DQ_out[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[12]' of port 'sd_DQ_out[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[11]' of port 'sd_DQ_out[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[10]' of port 'sd_DQ_out[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[9]' of port 'sd_DQ_out[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[8]' of port 'sd_DQ_out[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[7]' of port 'sd_DQ_out[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[6]' of port 'sd_DQ_out[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[5]' of port 'sd_DQ_out[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[4]' of port 'sd_DQ_out[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[3]' of port 'sd_DQ_out[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[2]' of port 'sd_DQ_out[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[1]' of port 'sd_DQ_out[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_out[0]' of port 'sd_DQ_out[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[31]' of port 'sd_DQ_en[31]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[30]' of port 'sd_DQ_en[30]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[29]' of port 'sd_DQ_en[29]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[28]' of port 'sd_DQ_en[28]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[27]' of port 'sd_DQ_en[27]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[26]' of port 'sd_DQ_en[26]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[25]' of port 'sd_DQ_en[25]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[24]' of port 'sd_DQ_en[24]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[23]' of port 'sd_DQ_en[23]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[22]' of port 'sd_DQ_en[22]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[21]' of port 'sd_DQ_en[21]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[20]' of port 'sd_DQ_en[20]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[19]' of port 'sd_DQ_en[19]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[18]' of port 'sd_DQ_en[18]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[17]' of port 'sd_DQ_en[17]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[16]' of port 'sd_DQ_en[16]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[15]' of port 'sd_DQ_en[15]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[14]' of port 'sd_DQ_en[14]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[13]' of port 'sd_DQ_en[13]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[12]' of port 'sd_DQ_en[12]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[11]' of port 'sd_DQ_en[11]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[10]' of port 'sd_DQ_en[10]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[9]' of port 'sd_DQ_en[9]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[8]' of port 'sd_DQ_en[8]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[7]' of port 'sd_DQ_en[7]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[6]' of port 'sd_DQ_en[6]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[5]' of port 'sd_DQ_en[5]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[4]' of port 'sd_DQ_en[4]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[3]' of port 'sd_DQ_en[3]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[2]' of port 'sd_DQ_en[2]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[1]' of port 'sd_DQ_en[1]' has been replaced. (DEFR-060)
Warning: Existing terminal 'sd_DQ_en[0]' of port 'sd_DQ_en[0]' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_bypass' of port 'pll_bypass' has been replaced. (DEFR-060)
Warning: Existing terminal 'pll_reset' of port 'pll_reset' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_si7' of port 'test_si7' has been replaced. (DEFR-060)
Warning: Existing terminal 'test_so7' of port 'test_so7' has been replaced. (DEFR-060)
Information: Reading 'PINPROPERTIES' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
PROPERTYDEFINITIONS            : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
PROPERTYDEFINITIONS            : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 40/40
PINS                           : 244/244
PINPROPERTIES                  : 0/241
BLOCKAGES                      : 5/5
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
# if before place, place the cells around the design, but don't waste time with it
#create_placement -effort very_low
# Insert buffers on SRAM output pins.  The only timing available for SRAM is at a different voltage than std cells.
# This is causing a multivoltage situation and preventing buffers from being inserted automatically, 
# so insert manually for now.  Try to address the multi-voltage problem better somehow.
set bufs [ insert_buffer -new_cell_names sram_fixcell -new_net_names sram_fixnet [ get_pins -of_obj [get_cells -hier -filter "is_hard_macro==true" ] -filter "direction==out&&net_name!~*UNCONNECTED*" ] -lib_cell NBUFFX16_LVT ]
Cell is added at (772.9150 122.0910).
Cell is added at (759.2350 122.0910).
Cell is added at (777.0200 122.0910).
Cell is added at (764.7070 122.0910).
Cell is added at (781.1230 122.0910).
Cell is added at (774.2830 122.0910).
Cell is added at (768.8110 122.0910).
Cell is added at (783.8590 122.0910).
Cell is added at (770.1790 122.0910).
Cell is added at (775.6510 122.0910).
Cell is added at (778.3870 122.0910).
Cell is added at (782.4910 122.0910).
Cell is added at (757.8670 122.0910).
Cell is added at (786.5950 122.0910).
Cell is added at (787.9630 122.0910).
Cell is added at (793.4350 122.0910).
Cell is added at (779.7550 122.0910).
Cell is added at (756.5000 122.0910).
Cell is added at (761.9710 122.0910).
Cell is added at (796.1710 122.0910).
Cell is added at (766.0750 122.0910).
Cell is added at (789.3310 122.0910).
Cell is added at (790.6990 122.0910).
Cell is added at (794.8030 122.0910).
Cell is added at (785.2270 122.0910).
Cell is added at (755.1310 122.0910).
Cell is added at (760.6030 122.0910).
Cell is added at (767.4420 122.0910).
Cell is added at (792.0670 122.0910).
Cell is added at (753.7590 122.0910).
Cell is added at (763.3390 122.0910).
Cell is added at (771.5470 122.0910).
Cell is added at (818.3630 106.4780).
Cell is added at (832.0430 106.4780).
Cell is added at (814.2580 106.4780).
Cell is added at (826.5710 106.4780).
Cell is added at (810.1550 106.4780).
Cell is added at (816.9950 106.4780).
Cell is added at (822.4670 106.4780).
Cell is added at (807.4190 106.4780).
Cell is added at (821.0990 106.4780).
Cell is added at (815.6270 106.4780).
Cell is added at (812.8910 106.4780).
Cell is added at (808.7870 106.4780).
Cell is added at (833.4110 106.4780).
Cell is added at (804.6830 106.4780).
Cell is added at (803.3150 106.4780).
Cell is added at (797.8430 106.4780).
Cell is added at (811.5230 106.4780).
Cell is added at (834.7780 106.4780).
Cell is added at (829.3070 106.4780).
Cell is added at (795.1070 106.4780).
Cell is added at (825.2030 106.4780).
Cell is added at (801.9470 106.4780).
Cell is added at (800.5790 106.4780).
Cell is added at (796.4750 106.4780).
Cell is added at (806.0510 106.4780).
Cell is added at (836.1470 106.4780).
Cell is added at (830.6750 106.4780).
Cell is added at (823.8360 106.4780).
Cell is added at (799.2110 106.4780).
Cell is added at (837.5190 106.4780).
Cell is added at (827.9390 106.4780).
Cell is added at (819.7310 106.4780).
Cell is added at (919.3210 122.0910).
Cell is added at (905.6410 122.0910).
Cell is added at (923.4260 122.0910).
Cell is added at (911.1130 122.0910).
Cell is added at (927.5290 122.0910).
Cell is added at (920.6890 122.0910).
Cell is added at (915.2170 122.0910).
Cell is added at (930.2650 122.0910).
Cell is added at (916.5850 122.0910).
Cell is added at (922.0570 122.0910).
Cell is added at (924.7930 122.0910).
Cell is added at (928.8970 122.0910).
Cell is added at (904.2730 122.0910).
Cell is added at (933.0010 122.0910).
Cell is added at (934.3690 122.0910).
Cell is added at (939.8410 122.0910).
Cell is added at (926.1610 122.0910).
Cell is added at (902.9060 122.0910).
Cell is added at (908.3770 122.0910).
Cell is added at (942.5770 122.0910).
Cell is added at (912.4810 122.0910).
Cell is added at (935.7370 122.0910).
Cell is added at (937.1050 122.0910).
Cell is added at (941.2090 122.0910).
Cell is added at (931.6330 122.0910).
Cell is added at (901.5370 122.0910).
Cell is added at (907.0090 122.0910).
Cell is added at (913.8480 122.0910).
Cell is added at (938.4730 122.0910).
Cell is added at (900.1650 122.0910).
Cell is added at (909.7450 122.0910).
Cell is added at (917.9530 122.0910).
Cell is added at (919.3210 12.1830).
Cell is added at (905.6410 12.1830).
Cell is added at (923.4260 12.1830).
Cell is added at (911.1130 12.1830).
Cell is added at (927.5290 12.1830).
Cell is added at (920.6890 12.1830).
Cell is added at (915.2170 12.1830).
Cell is added at (930.2650 12.1830).
Cell is added at (916.5850 12.1830).
Cell is added at (922.0570 12.1830).
Cell is added at (924.7930 12.1830).
Cell is added at (928.8970 12.1830).
Cell is added at (904.2730 12.1830).
Cell is added at (933.0010 12.1830).
Cell is added at (934.3690 12.1830).
Cell is added at (939.8410 12.1830).
Cell is added at (926.1610 12.1830).
Cell is added at (902.9060 12.1830).
Cell is added at (908.3770 12.1830).
Cell is added at (942.5770 12.1830).
Cell is added at (912.4810 12.1830).
Cell is added at (935.7370 12.1830).
Cell is added at (937.1050 12.1830).
Cell is added at (941.2090 12.1830).
Cell is added at (931.6330 12.1830).
Cell is added at (901.5370 12.1830).
Cell is added at (907.0090 12.1830).
Cell is added at (913.8480 12.1830).
Cell is added at (938.4730 12.1830).
Cell is added at (900.1650 12.1830).
Cell is added at (909.7450 12.1830).
Cell is added at (917.9530 12.1830).
Cell is added at (168.0870 624.7830).
Cell is added at (168.0870 611.1030).
Cell is added at (168.0870 613.8390).
Cell is added at (168.0870 619.3110).
Cell is added at (168.0870 620.6790).
Cell is added at (168.0870 606.9990).
Cell is added at (168.0870 609.7350).
Cell is added at (168.0870 608.3670).
Cell is added at (168.0870 617.9430).
Cell is added at (168.0870 626.1510).
Cell is added at (168.0870 616.5750).
Cell is added at (168.0870 622.0470).
Cell is added at (168.0870 605.6310).
Cell is added at (168.0870 623.4150).
Cell is added at (168.0870 615.2070).
Cell is added at (168.0870 612.4710).
Cell is added at (147.2450 624.7830).
Cell is added at (147.2450 611.1030).
Cell is added at (147.2450 613.8390).
Cell is added at (147.2450 619.3110).
Cell is added at (147.2450 620.6790).
Cell is added at (147.2450 606.9990).
Cell is added at (147.2450 609.7350).
Cell is added at (147.2450 608.3670).
Cell is added at (168.0870 521.5870).
Cell is added at (168.0870 507.9070).
Cell is added at (168.0870 510.6430).
Cell is added at (168.0870 516.1150).
Cell is added at (168.0870 517.4830).
Cell is added at (168.0870 503.8030).
Cell is added at (168.0870 506.5390).
Cell is added at (168.0870 505.1710).
Cell is added at (168.0870 514.7470).
Cell is added at (168.0870 522.9550).
Cell is added at (168.0870 513.3790).
Cell is added at (168.0870 518.8510).
Cell is added at (168.0870 502.4350).
Cell is added at (168.0870 520.2190).
Cell is added at (168.0870 512.0110).
Cell is added at (168.0870 509.2750).
Cell is added at (147.2450 514.7470).
Cell is added at (147.2450 522.9550).
Cell is added at (147.2450 513.3790).
Cell is added at (147.2450 518.8510).
Cell is added at (147.2450 502.4350).
Cell is added at (147.2450 520.2190).
Cell is added at (147.2450 512.0110).
Cell is added at (147.2450 509.2750).
Cell is added at (619.8780 611.2540).
Cell is added at (619.8780 613.9900).
Cell is added at (619.8780 619.4620).
Cell is added at (619.8780 615.3580).
Cell is added at (619.8780 618.0940).
Cell is added at (619.8780 616.7260).
Cell is added at (619.8780 612.6220).
Cell is added at (619.8780 609.8860).
Cell is added at (716.9290 626.5800).
Cell is added at (716.9290 623.8440).
Cell is added at (716.9290 618.3720).
Cell is added at (716.9290 622.4760).
Cell is added at (716.9290 619.7400).
Cell is added at (716.9290 621.1080).
Cell is added at (716.9290 625.2120).
Cell is added at (716.9290 627.9480).
Cell is added at (619.8780 530.5120).
Cell is added at (619.8780 533.2480).
Cell is added at (619.8780 538.7200).
Cell is added at (619.8780 534.6160).
Cell is added at (619.8780 537.3520).
Cell is added at (619.8780 535.9840).
Cell is added at (619.8780 531.8800).
Cell is added at (619.8780 529.1440).
Cell is added at (716.9290 545.8380).
Cell is added at (716.9290 543.1020).
Cell is added at (716.9290 537.6300).
Cell is added at (716.9290 541.7340).
Cell is added at (716.9290 538.9980).
Cell is added at (716.9290 540.3660).
Cell is added at (716.9290 544.4700).
Cell is added at (716.9290 547.2060).
Cell is added at (926.2310 530.5120).
Cell is added at (926.2310 533.2480).
Cell is added at (926.2310 538.7200).
Cell is added at (926.2310 534.6160).
Cell is added at (926.2310 537.3520).
Cell is added at (926.2310 535.9840).
Cell is added at (926.2310 531.8800).
Cell is added at (926.2310 529.1440).
Cell is added at (911.0310 530.5120).
Cell is added at (911.0310 533.2480).
Cell is added at (911.0310 538.7200).
Cell is added at (911.0310 534.6160).
Cell is added at (911.0310 537.3520).
Cell is added at (911.0310 535.9840).
Cell is added at (911.0310 531.8800).
Cell is added at (911.0310 529.1440).
Cell is added at (926.2310 449.7700).
Cell is added at (926.2310 452.5060).
Cell is added at (926.2310 457.9780).
Cell is added at (926.2310 453.8740).
Cell is added at (926.2310 456.6100).
Cell is added at (926.2310 455.2420).
Cell is added at (926.2310 451.1380).
Cell is added at (926.2310 448.4020).
Cell is added at (911.0310 449.7700).
Cell is added at (911.0310 452.5060).
Cell is added at (911.0310 457.9780).
Cell is added at (911.0310 453.8740).
Cell is added at (911.0310 456.6100).
Cell is added at (911.0310 455.2420).
Cell is added at (911.0310 451.1380).
Cell is added at (911.0310 448.4020).
Cell is added at (813.9800 611.2540).
Cell is added at (813.9800 613.9900).
Cell is added at (813.9800 619.4620).
Cell is added at (813.9800 615.3580).
Cell is added at (813.9800 618.0940).
Cell is added at (813.9800 616.7260).
Cell is added at (813.9800 612.6220).
Cell is added at (813.9800 609.8860).
Cell is added at (813.9800 530.5120).
Cell is added at (813.9800 533.2480).
Cell is added at (813.9800 538.7200).
Cell is added at (813.9800 534.6160).
Cell is added at (813.9800 537.3520).
Cell is added at (813.9800 535.9840).
Cell is added at (813.9800 531.8800).
Cell is added at (813.9800 529.1440).
Cell is added at (926.2310 611.2540).
Cell is added at (926.2310 613.9900).
Cell is added at (926.2310 619.4620).
Cell is added at (926.2310 615.3580).
Cell is added at (926.2310 618.0940).
Cell is added at (926.2310 616.7260).
Cell is added at (926.2310 612.6220).
Cell is added at (926.2310 609.8860).
Cell is added at (911.0310 611.2540).
Cell is added at (911.0310 613.9900).
Cell is added at (911.0310 619.4620).
Cell is added at (911.0310 615.3580).
Cell is added at (911.0310 618.0940).
Cell is added at (911.0310 616.7260).
Cell is added at (911.0310 612.6220).
Cell is added at (911.0310 609.8860).
Cell is added at (926.2310 369.0280).
Cell is added at (926.2310 371.7640).
Cell is added at (926.2310 377.2360).
Cell is added at (926.2310 373.1320).
Cell is added at (926.2310 375.8680).
Cell is added at (926.2310 374.5000).
Cell is added at (926.2310 370.3960).
Cell is added at (926.2310 367.6600).
Cell is added at (911.0310 369.0280).
Cell is added at (911.0310 371.7640).
Cell is added at (911.0310 377.2360).
Cell is added at (911.0310 373.1320).
Cell is added at (911.0310 375.8680).
Cell is added at (911.0310 374.5000).
Cell is added at (911.0310 370.3960).
Cell is added at (911.0310 367.6600).
Cell is added at (926.2310 288.2860).
Cell is added at (926.2310 291.0220).
Cell is added at (926.2310 296.4940).
Cell is added at (926.2310 292.3900).
Cell is added at (926.2310 295.1260).
Cell is added at (926.2310 293.7580).
Cell is added at (926.2310 289.6540).
Cell is added at (926.2310 286.9180).
Cell is added at (911.0310 288.2860).
Cell is added at (911.0310 291.0220).
Cell is added at (911.0310 296.4940).
Cell is added at (911.0310 292.3900).
Cell is added at (911.0310 295.1260).
Cell is added at (911.0310 293.7580).
Cell is added at (911.0310 289.6540).
Cell is added at (911.0310 286.9180).
Cell is added at (36.2060 66.5070).
Cell is added at (37.5400 66.5070).
Cell is added at (40.2520 66.5070).
Cell is added at (38.9010 66.5070).
Cell is added at (105.8110 66.5070).
Cell is added at (107.1450 66.5070).
Cell is added at (109.8570 66.5070).
Cell is added at (108.5060 66.5070).
Cell is added at (36.2060 81.7070).
Cell is added at (37.5400 81.7070).
Cell is added at (40.2520 81.7070).
Cell is added at (38.9010 81.7070).
Cell is added at (105.8110 81.7070).
Cell is added at (107.1450 81.7070).
Cell is added at (109.8570 81.7070).
Cell is added at (108.5060 81.7070).
Cell is added at (175.4160 66.5070).
Cell is added at (176.7500 66.5070).
Cell is added at (179.4620 66.5070).
Cell is added at (178.1110 66.5070).
Cell is added at (175.4160 81.7070).
Cell is added at (176.7500 81.7070).
Cell is added at (179.4620 81.7070).
Cell is added at (178.1110 81.7070).
Cell is added at (245.0210 11.7720).
Cell is added at (246.3550 11.7720).
Cell is added at (249.0670 11.7720).
Cell is added at (247.7160 11.7720).
Cell is added at (245.0210 81.7070).
Cell is added at (246.3550 81.7070).
Cell is added at (249.0670 81.7070).
Cell is added at (247.7160 81.7070).
Cell is added at (36.2060 206.3770).
Cell is added at (37.5400 206.3770).
Cell is added at (40.2520 206.3770).
Cell is added at (38.9010 206.3770).
Cell is added at (105.8110 206.3770).
Cell is added at (107.1450 206.3770).
Cell is added at (109.8570 206.3770).
Cell is added at (108.5060 206.3770).
Cell is added at (36.2060 221.5770).
Cell is added at (37.5400 221.5770).
Cell is added at (40.2520 221.5770).
Cell is added at (38.9010 221.5770).
Cell is added at (105.8110 221.5770).
Cell is added at (107.1450 221.5770).
Cell is added at (109.8570 221.5770).
Cell is added at (108.5060 221.5770).
Cell is added at (36.2060 346.2470).
Cell is added at (37.5400 346.2470).
Cell is added at (40.2520 346.2470).
Cell is added at (38.9010 346.2470).
Cell is added at (105.8110 346.2470).
Cell is added at (107.1450 346.2470).
Cell is added at (109.8570 346.2470).
Cell is added at (108.5060 346.2470).
Cell is added at (36.2060 361.4470).
Cell is added at (37.5400 361.4470).
Cell is added at (40.2520 361.4470).
Cell is added at (38.9010 361.4470).
Cell is added at (105.8110 361.4470).
Cell is added at (107.1450 361.4470).
Cell is added at (109.8570 361.4470).
Cell is added at (108.5060 361.4470).
{I_SDRAM_TOP/sram_fixcell I_SDRAM_TOP/sram_fixcell_1 I_SDRAM_TOP/sram_fixcell_2 I_SDRAM_TOP/sram_fixcell_3 I_SDRAM_TOP/sram_fixcell_4 I_SDRAM_TOP/sram_fixcell_5 I_SDRAM_TOP/sram_fixcell_6 I_SDRAM_TOP/sram_fixcell_7 I_SDRAM_TOP/sram_fixcell_8 I_SDRAM_TOP/sram_fixcell_9 I_SDRAM_TOP/sram_fixcell_10 I_SDRAM_TOP/sram_fixcell_11 I_SDRAM_TOP/sram_fixcell_12 I_SDRAM_TOP/sram_fixcell_13 I_SDRAM_TOP/sram_fixcell_14 I_SDRAM_TOP/sram_fixcell_15 I_SDRAM_TOP/sram_fixcell_16 I_SDRAM_TOP/sram_fixcell_17 I_SDRAM_TOP/sram_fixcell_18 I_SDRAM_TOP/sram_fixcell_19 I_SDRAM_TOP/sram_fixcell_20 I_SDRAM_TOP/sram_fixcell_21 I_SDRAM_TOP/sram_fixcell_22 I_SDRAM_TOP/sram_fixcell_23 I_SDRAM_TOP/sram_fixcell_24 I_SDRAM_TOP/sram_fixcell_25 I_SDRAM_TOP/sram_fixcell_26 I_SDRAM_TOP/sram_fixcell_27 I_SDRAM_TOP/sram_fixcell_28 I_SDRAM_TOP/sram_fixcell_29 I_SDRAM_TOP/sram_fixcell_30 I_SDRAM_TOP/sram_fixcell_31 I_SDRAM_TOP/sram_fixcell_32 I_SDRAM_TOP/sram_fixcell_33 I_SDRAM_TOP/sram_fixcell_34 I_SDRAM_TOP/sram_fixcell_35 I_SDRAM_TOP/sram_fixcell_36 I_SDRAM_TOP/sram_fixcell_37 I_SDRAM_TOP/sram_fixcell_38 I_SDRAM_TOP/sram_fixcell_39 I_SDRAM_TOP/sram_fixcell_40 I_SDRAM_TOP/sram_fixcell_41 I_SDRAM_TOP/sram_fixcell_42 I_SDRAM_TOP/sram_fixcell_43 I_SDRAM_TOP/sram_fixcell_44 I_SDRAM_TOP/sram_fixcell_45 I_SDRAM_TOP/sram_fixcell_46 I_SDRAM_TOP/sram_fixcell_47 I_SDRAM_TOP/sram_fixcell_48 I_SDRAM_TOP/sram_fixcell_49 I_SDRAM_TOP/sram_fixcell_50 I_SDRAM_TOP/sram_fixcell_51 I_SDRAM_TOP/sram_fixcell_52 I_SDRAM_TOP/sram_fixcell_53 I_SDRAM_TOP/sram_fixcell_54 I_SDRAM_TOP/sram_fixcell_55 I_SDRAM_TOP/sram_fixcell_56 I_SDRAM_TOP/sram_fixcell_57 I_SDRAM_TOP/sram_fixcell_58 I_SDRAM_TOP/sram_fixcell_59 I_SDRAM_TOP/sram_fixcell_60 I_SDRAM_TOP/sram_fixcell_61 I_SDRAM_TOP/sram_fixcell_62 I_SDRAM_TOP/sram_fixcell_63 I_SDRAM_TOP/sram_fixcell_64 I_SDRAM_TOP/sram_fixcell_65 I_SDRAM_TOP/sram_fixcell_66 I_SDRAM_TOP/sram_fixcell_67 I_SDRAM_TOP/sram_fixcell_68 I_SDRAM_TOP/sram_fixcell_69 I_SDRAM_TOP/sram_fixcell_70 I_SDRAM_TOP/sram_fixcell_71 I_SDRAM_TOP/sram_fixcell_72 I_SDRAM_TOP/sram_fixcell_73 I_SDRAM_TOP/sram_fixcell_74 I_SDRAM_TOP/sram_fixcell_75 I_SDRAM_TOP/sram_fixcell_76 I_SDRAM_TOP/sram_fixcell_77 I_SDRAM_TOP/sram_fixcell_78 I_SDRAM_TOP/sram_fixcell_79 I_SDRAM_TOP/sram_fixcell_80 I_SDRAM_TOP/sram_fixcell_81 I_SDRAM_TOP/sram_fixcell_82 I_SDRAM_TOP/sram_fixcell_83 I_SDRAM_TOP/sram_fixcell_84 I_SDRAM_TOP/sram_fixcell_85 I_SDRAM_TOP/sram_fixcell_86 I_SDRAM_TOP/sram_fixcell_87 I_SDRAM_TOP/sram_fixcell_88 I_SDRAM_TOP/sram_fixcell_89 I_SDRAM_TOP/sram_fixcell_90 I_SDRAM_TOP/sram_fixcell_91 I_SDRAM_TOP/sram_fixcell_92 I_SDRAM_TOP/sram_fixcell_93 I_SDRAM_TOP/sram_fixcell_94 I_SDRAM_TOP/sram_fixcell_95 I_SDRAM_TOP/sram_fixcell_96 I_SDRAM_TOP/sram_fixcell_97 I_SDRAM_TOP/sram_fixcell_98 I_SDRAM_TOP/sram_fixcell_99 ...}
legalize_placement -cells $bufs
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2023-05-18 13:02:28 / Session: 0.06 hr / Command: 0.00 hr / Memory: 616 MB (FLW-8100)
Information: Using Physical DB scale 10000
Information: Legalizing 368 cells with default moveable distance 0.0, and 48328 out of total 48696 cells will remain unchanged during legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.7100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 204 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      599227        48656        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U6936 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U7228 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U8252 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9026 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9052 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9168 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9171 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9226 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9256 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
Warning: standard cell I_SDRAM_TOP/I_SDRAM_IF/U9313 is fixed but not placed on rows. All advanced rules will be ignored for this cell.
...
Warning: 45560 standard cells were fixed but not placed on rows. All advanced rules will be ignored for those cells.
Starting legalizer.
Warning: Many cells are placed far from legal locations. When the cells
        are simply snapped to their nearest legal location, the
        displacements are:
            Average displacement:   78.072 um (46.69 rows)
            Max Displacement:      166.605 um (99.64 rows)
            Number of cells moved: 368 (out of 368 cells)

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.004-0001-nearest_legal_locations.gif'.
Warning: The following cells were placed more than 5 rows (8.360 um)
        from legal locations:
  Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
    Input Location: (942.577 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 166.605 um (99.64 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
    Input Location: (941.209 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 165.482 um (98.97 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
    Input Location: (939.841 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 164.362 um (98.30 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
    Input Location: (938.473 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 163.247 um (97.64 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
    Input Location: (937.105 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 162.135 um (96.97 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
    Input Location: (935.737 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 161.027 um (96.31 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
    Input Location: (934.369 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 159.923 um (95.65 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
    Input Location: (933.001 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 158.823 um (94.99 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_120 (NBUFFX16_LVT)
    Input Location: (931.633 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 157.728 um (94.33 rows)
    Optimization Step: unknown
  Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
    Input Location: (930.265 12.183)
    Legal Location: (805.568 106.976)
    Displacement to legal location: 156.637 um (93.68 rows)
    Optimization Step: unknown
There were 172 more cells with legal displacements larger than 5 rows.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

    Done Exclusive Bound 'DEFAULT_VA' (2/2) (12 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.004-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA_TOP_SITE_unit.004-0003-colored_displacements.gif'.
Legalization complete (16 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  48656
number of references:               204
number of site rows:                448
number of locations attempted:    15959
number of locations failed:        3972  (24.9%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11413      2086 ( 18.3%)       4546      1886 ( 41.5%)  NBUFFX16_LVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   368      11413      2086 ( 18.3%)       4546      1886 ( 41.5%)  NBUFFX16_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         368 (8832 total sites)
avg row height over cells:        1.672 um
rms cell displacement:           84.072 um (50.28 row height)
rms weighted cell displacement:  84.072 um (50.28 row height)
max cell displacement:          171.546 um (102.60 row height)
avg cell displacement:           60.065 um (35.92 row height)
avg weighted cell displacement:  60.065 um (35.92 row height)
number of cells moved:              368
number of large displacements:      232
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/sram_fixcell_118 (NBUFFX16_LVT)
  Input location: (937.105,12.183)
  Legal location: (801.312,117.008)
  Displacement: 171.546 um (102.60 row height)
Cell: I_SDRAM_TOP/sram_fixcell_103 (NBUFFX16_LVT)
  Input location: (930.265,12.183)
  Legal location: (793.408,115.336)
  Displacement: 171.378 um (102.50 row height)
Cell: I_SDRAM_TOP/sram_fixcell_109 (NBUFFX16_LVT)
  Input location: (933.001,12.183)
  Legal location: (797.664,117.008)
  Displacement: 171.185 um (102.38 row height)
Cell: I_SDRAM_TOP/sram_fixcell_106 (NBUFFX16_LVT)
  Input location: (924.793,12.183)
  Legal location: (789.76,113.664)
  Displacement: 168.915 um (101.03 row height)
Cell: I_SDRAM_TOP/sram_fixcell_124 (NBUFFX16_LVT)
  Input location: (938.473,12.183)
  Legal location: (801.312,110.32)
  Displacement: 168.654 um (100.87 row height)
Cell: I_SDRAM_TOP/sram_fixcell_110 (NBUFFX16_LVT)
  Input location: (934.369,12.183)
  Legal location: (801.312,115.336)
  Displacement: 168.359 um (100.69 row height)
Cell: I_SDRAM_TOP/sram_fixcell_115 (NBUFFX16_LVT)
  Input location: (942.577,12.183)
  Legal location: (805.568,106.976)
  Displacement: 166.605 um (99.64 row height)
Cell: I_SDRAM_TOP/sram_fixcell_119 (NBUFFX16_LVT)
  Input location: (941.209,12.183)
  Legal location: (805.568,108.648)
  Displacement: 166.445 um (99.55 row height)
Cell: I_SDRAM_TOP/sram_fixcell_111 (NBUFFX16_LVT)
  Input location: (939.841,12.183)
  Legal location: (805.568,110.32)
  Displacement: 166.313 um (99.47 row height)
Cell: I_SDRAM_TOP/sram_fixcell_117 (NBUFFX16_LVT)
  Input location: (935.737,12.183)
  Legal location: (805.568,115.336)
  Displacement: 166.086 um (99.33 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 2984
NPLDRC Place Cache: hit rate  77.3%  (2984 / 13155)
NPLDRC Access Cache: unique cache elements 4060
NPLDRC Access Cache: hit rate  70.5%  (4060 / 13752)
Legalization succeeded.
Total Legalizer CPU: 23.359
Total Legalizer Wall Time: 23.391
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2023-05-18 13:02:51 / Session: 0.07 hr / Command: 0.01 hr / Memory: 616 MB (FLW-8100)
1
# we want this cell to always be here, but can be resized.
set_size_only $bufs true
1
# if it is resized, we want it to be legalized.  But not moved far.
set_placement_status legalize_only $bufs
1
READING SCANDEF
Information: Loading DEF file '/home/ramadugu/common/Documents/fresh'/final_prj-team_10-master/syn/outputs/ORCA_TOP.dct.scan.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Warning: Ignoring unsupported 'NAMESCASESENSITIVE' statement. (DEFR-015)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'SCANCHAINS' section. (DEFR-016)
--------------------------------
Number of Ignored DEF Constructs
--------------------------------
NAMESCASESENSITIVE             : 1
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
SCANCHAINS                     : 5/5
FINISHED READING SCANDEF
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 241 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 96 level shifter cell(s) in the design. (MV-021)
Information: Total 96 out of 96 level shifter cells have been associated with level shifter strategy(s). (MV-081)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2023-05-18 13:02:52 / Session: 0.07 hr / Command: 0.00 hr / Memory: 616 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.6800 seconds to build cellmap data
Warning: Corner Cmin:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: Corner Cmax:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 36 cells affected for early, 36 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.081625 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.097762 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2023-05-18 13:03:08 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1061 MB (FLW-8100)

Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2023-05-18 13:03:08 / Session: 0.07 hr / Command: 0.00 hr / Memory: 1061 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 29 ICGs are unique in the design. (CTS-126)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch: reason - unique (CTS-127)
Information: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch: reason - unique (CTS-127)
Information: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch: reason - unique (CTS-127)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       31
    Merged                    2
    Survived                  1
    Removed                   1
    Skipped                   29
      Unique                  29
    ICG at the end            30

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48564, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 368, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Info: embedded eLpp will optimize for scenario func_worst
Info: embedded eLpp will optimize for scenario func_best
Info: embedded eLpp will optimize for scenario test_worst
Info: embedded eLpp will optimize for scenario test_best
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Setting the total toggle rate for net 'n606' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n205' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n668' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n624' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n696' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n607' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n200' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n555' to 0.0 since probability has been set as '1.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n188' to 0.0 since probability has been set as '0.000000'. (POW-035)
Information: Setting the total toggle rate for net 'n1456' to 0.0 since probability has been set as '1.000000'. (POW-035)
Note - message 'POW-035' limit (10) exceeded. Remainder will be suppressed.
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Scenario test_best, iteration 15: expecting at least 15
Scenario test_best, iteration 16: expecting at least 16
Scenario test_best, iteration 17: expecting at least 17
Scenario test_best, iteration 18: expecting at least 18
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp weights (embedded)
Number of nets: 48564, of which 48459 non-clock nets
Number of nets with 0 toggle rate: 7603
Max toggle rate = 0.833333, average toggle rate = 0.00172437
Max non-clock toggle rate = 0.416667
Weight range = (0, 483.27)
*** 230 nets are filtered out
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 48564
Amt power = 0.1
Weight range: (0.9, 20)
Information: Automatic repeater spreading is enabled.
Restructuring in 64 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'Cmax' for buffer aware analysis.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 920 sequential cells for slack balancing.
coarse place 10% done.
coarse place 20% done.
coarse place 30% done.
coarse place 40% done.
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.49775e+10
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
START_CMD: optimize_dft        CPU:    522 s ( 0.14 hr) ELAPSE:    526 s ( 0.15 hr) MEM-PEAK:  1471 Mb Thu May 18 13:07:32 2023

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: physical_aware
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 144227
DFT: post-opt wirelength: 49636
DFT: post-opt wirelength difference: -94590 (ratio: -65.584406 %)

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

END_CMD: optimize_dft          CPU:    525 s ( 0.15 hr) ELAPSE:    529 s ( 0.15 hr) MEM-PEAK:  1471 Mb Thu May 18 13:07:34 2023
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2023-05-18 13:07:34 / Session: 0.15 hr / Command: 0.08 hr / Memory: 1472 MB (FLW-8100)

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2023-05-18 13:07:34 / Session: 0.15 hr / Command: 0.08 hr / Memory: 1472 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-05-18 13:07:34 / Session: 0.15 hr / Command: 0.08 hr / Memory: 1472 MB (FLW-8100)

Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-05-18 13:07:34 / Session: 0.15 hr / Command: 0.08 hr / Memory: 1472 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1900 seconds to build cellmap data
Total 1.3100 seconds to load 48616 cell instances into cellmap, 45520 cells are off site row
Moveable cells: 45888; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 1.9632, cell height 1.6733, cell area 3.2864 for total 45888 placed and application fixed cells
Information: Current block utilization is '0.33160', effective utilization is '0.34113'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083639 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100982 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48494, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48491, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 683. (TIM-112)

    Scenario func_worst  WNS = 8.354656, TNS = 2346.850018, NVP = 2178
    Scenario test_worst  WNS = 8.354656, TNS = 233.226100, NVP = 100

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:15     8.355  2354.776 3.860e+05   360.798 18019.029      2741      4827         0     0.000      1471 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 31 gates / 390 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_worst  WNS = 8.354656, TNS = 2346.850018, NVP = 2178
    Scenario test_worst  WNS = 8.354656, TNS = 233.226100, NVP = 100

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:39     8.355  2354.776 3.860e+05   360.798 18019.031      2742      4796         0     0.000      1788 


    Scenario func_worst  WNS = 8.354656, TNS = 2346.850018, NVP = 2178
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 8.354656, TNS = 233.226100, NVP = 100
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_best  WNHS = 0.167696, TNHS = 4.570457, NHVP = 32
    Scenario test_best  WNHS = 0.167696, TNHS = 4.570457, NHVP = 32

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:09:49     8.355  2354.776 3.860e+05   360.798 18363.234      2742      4796         0     0.000      1801    -0.168

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/QN skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_2_/Q skipped
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U99/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U97/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 does not have valid location, buffer-tree root I_PARSER/U723/Y skipped
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/QN skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin U194/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin sdram_clk is on clock network. Skipping. (OPT-067)
Information: Pin sys_2x_clk is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin ate_clk is on clock network. Skipping. (OPT-067)
Information: Pin pclk is on clock network. Skipping. (OPT-067)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_364/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_365/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_366/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_367/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_360/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_361/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_362/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_363/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_356/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_357/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_358/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_359/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_352/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_353/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_354/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_355/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_348/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_349/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_350/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_351/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_344/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_345/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_346/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_347/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_340/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_341/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_342/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_343/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_336/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_337/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_338/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] does not have valid location, buffer-tree root I_PCI_TOP/sram_fixcell_339/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_0_/Q skipped
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U2/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U3/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/U1/Y is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/sys_clk_in_reg/Q is on clock network. Skipping. (OPT-067)
Information: Pin I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/slow_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_2_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_1_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin occ_int2/fast_clk_0_clkgt/u_icg/GCLK is on clock network. Skipping. (OPT-067)
Found 1366 buffer-tree drivers
Core Area = 50 X 47 ()

Roi-HfsDrc SN: 1798569713 435980330 (1684.820557)

Processing Buffer Trees  (ROI) ... 

Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U99/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U97/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 does not have valid location, buffer-tree root I_PARSER/U723/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_0_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_5_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_read_addr_reg_2_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_4_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/ram_write_addr_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/QN skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_count_int_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U2_count_int_reg_1_/Q skipped
    [137]  10% ...
    [274]  20% ...
    [411]  30% ...
Warning: High fanout net "I_SDRAM_TOP/I_SDRAM_IF/n91" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
    [548]  40% ...
    [685]  50% ...
    [822]  60% ...
    [959]  70% ...
    [1096]  80% ...
    [1233]  90% ...
    [1268] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:         1445          771
  Inverters:         1088         1283
------------ ------------ ------------
      Total:         2533         2054
------------ ------------ ------------

Number of Drivers Sized: 239 [18.85%]
                      P: 175 [13.80%]
                      N: 64 [5.05%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 1 min : 18.40 sec ELAPSE 0 hr : 1 min : 17.22 sec
Zbuf-RUNTIME         (Min) CPU 1 min ELAPSE 1 min
ZBuf-MEM(max-mem) total 1957456 K / inuse 1950128 K
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48016, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48013, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 685. (TIM-112)

    Scenario func_worst  WNS = 1.849776, TNS = 221.147491, NVP = 528
    Scenario test_worst  WNS = 3.073359, TNS = 8.243577, NVP = 7

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:23     3.073   229.074 3.887e+05    84.632 16281.114      2068      4991         0     0.000      1911 


    Scenario func_worst  WNS = 1.849776, TNS = 221.147491, NVP = 528
    Scenario test_worst  WNS = 3.073359, TNS = 8.243577, NVP = 7

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:24     3.073   229.074 3.887e+05    84.632 16281.114      2068      4991         0     0.000      1911 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-05-18 13:10:10 / Session: 0.19 hr / Command: 0.12 hr / Memory: 1912 MB (FLW-8100)

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-05-18 13:10:10 / Session: 0.19 hr / Command: 0.12 hr / Memory: 1912 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2023-05-18 13:10:10 / Session: 0.19 hr / Command: 0.12 hr / Memory: 1912 MB (FLW-8100)

Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2023-05-18 13:10:10 / Session: 0.19 hr / Command: 0.12 hr / Memory: 1912 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Total 1.2700 seconds to load 48107 cell instances into cellmap, 42956 cells are off site row
Moveable cells: 45379; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0207, cell height 1.6733, cell area 3.3826 for total 45379 placed and application fixed cells
Information: Current block utilization is '0.33760', effective utilization is '0.34708'. (OPT-055)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48016, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48013, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 685. (TIM-112)

    Scenario func_worst  WNS = 1.849986, TNS = 221.144765, NVP = 528
    Scenario func_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario test_worst  WNS = 3.073091, TNS = 8.241374, NVP = 7
    Scenario test_best  WNS = invalid, TNS = invalid (DRC only), NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:11:49     3.073   229.070 3.887e+05    84.618 16480.967      2068      4991         0     0.000      1911 

Running initial optimization step.
Place-opt command begin                   CPU:   695 s (  0.19 hr )  ELAPSE:   712 s (  0.20 hr )  MEM-PEAK:  1911 MB

Place-opt timing update complete          CPU:   695 s (  0.19 hr )  ELAPSE:   712 s (  0.20 hr )  MEM-PEAK:  1911 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.6125    11.2796        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   1.8500    46.7702        -          -      -
    1  10   1.0366   147.0548        -          -      -
    1  11   1.6636    16.0401        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.4870     0.4870        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   3.0731     3.0731        -          -      -
    3  10   2.1013     2.4175        -          -      -
    3  11   2.2638     2.2638        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.8500   221.1448 221.1448    528        -          -      -      625    84.5842     1032  293514112
    2   *        -          -        -      -        -          -      -      151     7.5966      857 334838726656
    3   *   3.0731     8.2414   8.2414      7        -          -      -      625    84.6176     1032  301490656
    4   *        -          -        -      -        -          -      -      151     7.5966      857 341842526208
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   3.0731   229.0699 229.0699    532   0.0000     0.0000      0      625    84.6176     1034 341842526208    384728.28      45015       1972       4991
--------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    3.0731   229.0699 229.0699    532   0.0000     0.0000      0      625     1034 341842526208    384728.28      45015
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Place-opt initialization complete         CPU:   755 s (  0.21 hr )  ELAPSE:   772 s (  0.21 hr )  MEM-PEAK:  1911 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 10 Iter  1       229.07      229.07      0.00      1659       0.385  341842526208.00       45015            0.21      1911

Place-opt optimization Phase 11 Iter  1       229.07      229.07      0.00      1658       0.385  341842526208.00       45015            0.22      1911

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.2700 seconds to load 48107 cell instances into cellmap, 42956 cells are off site row
Moveable cells: 45379; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0207, cell height 1.6733, cell area 3.3826 for total 45379 placed and application fixed cells
Place-opt optimization Phase 12 Iter  1       229.07      229.07      0.00      1658       0.385  341842526208.00       45015            0.22      1911

Place-opt optimization Phase 13 Iter  1       224.70      224.70      0.00      1629       0.383  325266341888.00       45015            0.23      1911

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3727 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 1 tracks on MRDL
Information: Skipping internal port ENL of CGLPPRX2_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLPPRX8_LVT.frame as it is not physical. (ZRT-585)
Information: Skipping internal port ENL of CGLNPRX2_LVT.frame as it is not physical. (ZRT-585)
Found 0 pin access route guide groups.
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Total number of nets = 47571, of which 0 are not extracted
Total number of open nets = 47274, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:08 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[DBIn Done] Stage (MB): Used   68  Alloctr   68  Proc   23 
[DBIn Done] Total (MB): Used   78  Alloctr   80  Proc 3751 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:08 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:09
[End of Read DB] Stage (MB): Used   69  Alloctr   70  Proc   23 
[End of Read DB] Total (MB): Used   76  Alloctr   77  Proc 3751 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,769.06)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   82  Alloctr   84  Proc 3751 
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_54 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_52 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n46 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n145 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_wr_addr_4_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/n334 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets     = 47571
Number of nets to route  = 47274
Number of single or zero port nets = 30
267 nets are fully connected,
 of which 267 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc   17 
[End of Build All Nets] Total (MB): Used  103  Alloctr  104  Proc 3768 
Average gCell capacity  4.58     on layer (1)    M1
Average gCell capacity  6.73     on layer (2)    M2
Average gCell capacity  3.97     on layer (3)    M3
Average gCell capacity  4.05     on layer (4)    M4
Average gCell capacity  2.01     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.95         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2268420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   23  Alloctr   24  Proc   49 
[End of Build Congestion map] Total (MB): Used  126  Alloctr  128  Proc 3818 
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   49  Alloctr   50  Proc   66 
[End of Build Data] Total (MB): Used  126  Alloctr  128  Proc 3818 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  125 
[End of Blocked Pin Detection] Total (MB): Used  230  Alloctr  232  Proc 3944 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:15 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[End of Initial Routing] Stage (MB): Used   37  Alloctr   36  Proc   30 
[End of Initial Routing] Total (MB): Used  267  Alloctr  268  Proc 3974 
Initial. Routing result:
Initial. Both Dirs: Overflow = 10894 Max = 8 GRCs = 18999 (4.19%)
Initial. H routing: Overflow =  6928 Max = 6 (GRCs =  5) GRCs = 14200 (6.26%)
Initial. V routing: Overflow =  3965 Max = 8 (GRCs =  1) GRCs =  4799 (2.12%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  3458 Max = 8 (GRCs =  1) GRCs =  3406 (1.50%)
Initial. M3         Overflow =  5794 Max = 6 (GRCs =  5) GRCs = 10345 (4.56%)
Initial. M4         Overflow =    47 Max = 2 (GRCs =  2) GRCs =    68 (0.03%)
Initial. M5         Overflow =   761 Max = 2 (GRCs = 11) GRCs =   835 (0.37%)
Initial. M6         Overflow =   459 Max = 3 (GRCs =  3) GRCs =  1325 (0.58%)
Initial. M7         Overflow =   371 Max = 3 (GRCs =  2) GRCs =  3018 (1.33%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   900 Max =  3 GRCs =  4542 (4.19%)
Initial. H routing: Overflow =   434 Max =  3 (GRCs =  4) GRCs =  3186 (5.88%)
Initial. V routing: Overflow =   466 Max =  3 (GRCs =  3) GRCs =  1356 (2.50%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max =  2 (GRCs =  1) GRCs =    11 (0.02%)
Initial. M3         Overflow =    31 Max =  3 (GRCs =  2) GRCs =    63 (0.12%)
Initial. M4         Overflow =     5 Max =  1 (GRCs = 21) GRCs =    21 (0.04%)
Initial. M5         Overflow =    30 Max =  2 (GRCs =  9) GRCs =   105 (0.19%)
Initial. M6         Overflow =   458 Max =  3 (GRCs =  3) GRCs =  1324 (2.44%)
Initial. M7         Overflow =   371 Max =  3 (GRCs =  2) GRCs =  3018 (5.57%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1124092.59
Initial. Layer M1 wire length = 102.15
Initial. Layer M2 wire length = 288720.45
Initial. Layer M3 wire length = 370870.22
Initial. Layer M4 wire length = 193531.15
Initial. Layer M5 wire length = 188214.69
Initial. Layer M6 wire length = 65805.48
Initial. Layer M7 wire length = 16848.45
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 409509
Initial. Via VIA12SQ_C count = 171016
Initial. Via VIA23SQ_C count = 170911
Initial. Via VIA34SQ_C count = 46483
Initial. Via VIA45SQ_C count = 16904
Initial. Via VIA56SQ_C count = 3133
Initial. Via VIA67SQ_C count = 1062
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
40% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
50% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
60% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
70% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
90% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:12 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  269  Alloctr  270  Proc 3974 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3261 Max = 7 GRCs =  2822 (0.62%)
phase1. H routing: Overflow =  1931 Max = 6 (GRCs =  1) GRCs =  1480 (0.65%)
phase1. V routing: Overflow =  1330 Max = 7 (GRCs =  1) GRCs =  1342 (0.59%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M2         Overflow =  1328 Max = 7 (GRCs =  1) GRCs =  1340 (0.59%)
phase1. M3         Overflow =  1869 Max = 6 (GRCs =  1) GRCs =  1417 (0.62%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =    54 Max = 2 (GRCs =  1) GRCs =    53 (0.02%)
phase1. M6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    20 Max =  2 GRCs =    17 (0.02%)
phase1. H routing: Overflow =    19 Max =  2 (GRCs =  3) GRCs =    16 (0.03%)
phase1. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     9 Max =  2 (GRCs =  3) GRCs =     6 (0.01%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase1. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     6 Max =  1 (GRCs =  6) GRCs =     6 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1162193.01
phase1. Layer M1 wire length = 514.30
phase1. Layer M2 wire length = 288223.58
phase1. Layer M3 wire length = 360081.53
phase1. Layer M4 wire length = 224745.28
phase1. Layer M5 wire length = 201637.38
phase1. Layer M6 wire length = 74244.70
phase1. Layer M7 wire length = 12746.23
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 428459
phase1. Via VIA12SQ_C count = 171036
phase1. Via VIA23SQ_C count = 170447
phase1. Via VIA34SQ_C count = 55889
phase1. Via VIA45SQ_C count = 25104
phase1. Via VIA56SQ_C count = 4726
phase1. Via VIA67SQ_C count = 1257
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Warning: Net sd_CK has unused floating user-enter shapes. (ZRT-113)
Warning: Net n1195 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_44 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_49 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_54 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_38 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_43 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_52 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/test_so17_gOb45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_96 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_97 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_98 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_99 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_101 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_102 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_104 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_105 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_106 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_107 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_111 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_112 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_113 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_114 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_115 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_117 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_118 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_119 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_120 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_121 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_124 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_126 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_66 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_68 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_69 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_70 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_72 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_73 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_75 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_76 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_77 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_79 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_80 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_81 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_82 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_85 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_86 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_87 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_88 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_91 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_93 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_94 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_95 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n158 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n46 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_63 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n51 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n145 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_wr_addr_4_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n39 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n40 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n3 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n1 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n11 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n14 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n57 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n58 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n59 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[31] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[30] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[29] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[28] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[27] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[26] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[25] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[24] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[23] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[22] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[21] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[20] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[19] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[18] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[17] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[16] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[15] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[14] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[13] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[12] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[11] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[10] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[9] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[8] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[7] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[6] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[5] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[4] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[3] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[2] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[1] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[0] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n325 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n326 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n328 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n156 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n26 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n134 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n24 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n142 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_2_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n140 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n346 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n147 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n348 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n6 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n131 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_3_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n272 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n273 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n274 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n276 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n277 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n278 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n279 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n280 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n281 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n282 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n283 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n284 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n285 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n286 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n287 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n288 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n289 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n290 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n291 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n292 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n293 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n294 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n295 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n296 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n297 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n298 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n299 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n300 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n301 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n302 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n303 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n304 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n334 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n337 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n338 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n339 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n340 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n341 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n345 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n176 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n184 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n186 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n188 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n190 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n193 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[127] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[126] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[125] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[124] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[123] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[122] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[121] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[120] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[119] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[118] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[117] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[116] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[115] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[114] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[113] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[112] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[111] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[110] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[109] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[108] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[107] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[106] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[105] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[104] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[103] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[102] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[101] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[100] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[99] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[98] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[97] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[96] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[79] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[78] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[77] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[76] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[75] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[74] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[73] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[72] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[71] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[70] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[69] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[68] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[67] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[66] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[65] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[64] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[63] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[61] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[59] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[49] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[32] has unused floating user-enter shapes. (ZRT-113)
Number of multi gcell level routed nets = 55
[End of Whole Chip Routing] Elapsed real time: 0:00:37 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:36 total=0:00:37
[End of Whole Chip Routing] Stage (MB): Used  192  Alloctr  192  Proc  222 
[End of Whole Chip Routing] Total (MB): Used  269  Alloctr  270  Proc 3974 

Congestion utilization per direction:
Average vertical track utilization   = 17.09 %
Peak    vertical track utilization   = 137.50 %
Average horizontal track utilization = 18.63 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -24  Alloctr  -23  Proc    0 
[GR: Done] Total (MB): Used  246  Alloctr  249  Proc 3974 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:46 
[GR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:46 total=0:00:47
[GR: Done] Stage (MB): Used  239  Alloctr  241  Proc  246 
[GR: Done] Total (MB): Used  246  Alloctr  249  Proc 3974 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:46 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:46 total=0:00:47
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  246 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3974 
INFO: Derive row count 115 from GR congestion map (462/4)
INFO: Derive col count 122 from GR congestion map (491/4)
Convert timing mode ...
Place-opt optimization Phase 14 Iter  1       224.70      224.70      0.00      1627       0.382  321758429184.00       44537            0.25      2158
Place-opt optimization Phase 14 Iter  2       224.70      224.70      0.00      1627       0.382  325370249216.00       44537            0.25      2158
Place-opt optimization Phase 14 Iter  3       224.70      224.70      0.00      1627       0.382  326598426624.00       44537            0.25      2158
Place-opt optimization Phase 14 Iter  4       224.70      224.70      0.00      1627       0.382  327169835008.00       44537            0.25      2158
Place-opt optimization Phase 14 Iter  5       224.70      224.70      0.00      1627       0.383  331839143936.00       44537            0.26      2158

Place-opt optimization Phase 15 Iter  1        52.37       52.37      0.00      1419       0.383  342018555904.00       44818            0.27      2158

Place-opt optimization Phase 16 Iter  1        52.37       52.37      0.00      1420       0.383  342018555904.00       44818            0.27      2158

Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2023-05-18 13:15:08 / Session: 0.27 hr / Command: 0.20 hr / Memory: 2158 MB (FLW-8100)

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2023-05-18 13:15:12 / Session: 0.27 hr / Command: 0.21 hr / Memory: 2158 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2023-05-18 13:15:15 / Session: 0.27 hr / Command: 0.21 hr / Memory: 2158 MB (FLW-8100)

Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-18 13:15:18 / Session: 0.28 hr / Command: 0.21 hr / Memory: 2158 MB (FLW-8100)
Place-opt optimization Phase 20 Iter  1        52.37       52.37      0.00      1419       0.383  342018555904.00       44818            0.28      2158
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.33440', effective utilization is '0.34390'. (OPT-055)
chip utilization before DTDP: 0.34

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1700 seconds to build cellmap data
Snapped 45182 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3974 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:08 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Read DB] Stage (MB): Used   70  Alloctr   71  Proc    0 
[End of Read DB] Total (MB): Used   77  Alloctr   78  Proc 3974 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,769.06)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   83  Alloctr   84  Proc 3974 
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net sd_CK has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_54 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_52 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n46 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n145 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_wr_addr_4_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/n334 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets     = 47852
Number of nets to route  = 47549
Number of single or zero port nets = 30
273 nets are fully connected,
 of which 273 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  104  Alloctr  105  Proc 3974 
Average gCell capacity  5.00     on layer (1)    M1
Average gCell capacity  6.73     on layer (2)    M2
Average gCell capacity  3.97     on layer (3)    M3
Average gCell capacity  4.05     on layer (4)    M4
Average gCell capacity  2.01     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.95         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2268420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   23  Alloctr   24  Proc    0 
[End of Build Congestion map] Total (MB): Used  127  Alloctr  129  Proc 3974 
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   49  Alloctr   50  Proc    0 
[End of Build Data] Total (MB): Used  127  Alloctr  129  Proc 3974 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  231  Alloctr  233  Proc 4054 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:15 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[End of Initial Routing] Stage (MB): Used   36  Alloctr   36  Proc    0 
[End of Initial Routing] Total (MB): Used  268  Alloctr  269  Proc 4054 
Initial. Routing result:
Initial. Both Dirs: Overflow = 10954 Max = 7 GRCs = 13536 (2.98%)
Initial. H routing: Overflow =  7022 Max = 6 (GRCs =  3) GRCs =  8773 (3.87%)
Initial. V routing: Overflow =  3931 Max = 7 (GRCs =  5) GRCs =  4763 (2.10%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =  3408 Max = 7 (GRCs =  5) GRCs =  3328 (1.47%)
Initial. M3         Overflow =  5937 Max = 6 (GRCs =  3) GRCs =  4943 (2.18%)
Initial. M4         Overflow =    45 Max = 2 (GRCs =  1) GRCs =    64 (0.03%)
Initial. M5         Overflow =   703 Max = 3 (GRCs =  3) GRCs =   767 (0.34%)
Initial. M6         Overflow =   476 Max = 3 (GRCs =  3) GRCs =  1371 (0.60%)
Initial. M7         Overflow =   379 Max = 3 (GRCs =  2) GRCs =  3061 (1.35%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   936 Max =  3 GRCs =  4633 (4.27%)
Initial. H routing: Overflow =   454 Max =  3 (GRCs =  7) GRCs =  3233 (5.96%)
Initial. V routing: Overflow =   482 Max =  3 (GRCs =  3) GRCs =  1400 (2.58%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     2 Max =  2 (GRCs =  1) GRCs =     9 (0.02%)
Initial. M3         Overflow =    40 Max =  3 (GRCs =  2) GRCs =    73 (0.13%)
Initial. M4         Overflow =     4 Max =  1 (GRCs = 22) GRCs =    22 (0.04%)
Initial. M5         Overflow =    33 Max =  3 (GRCs =  3) GRCs =    99 (0.18%)
Initial. M6         Overflow =   474 Max =  3 (GRCs =  3) GRCs =  1369 (2.52%)
Initial. M7         Overflow =   379 Max =  3 (GRCs =  2) GRCs =  3061 (5.64%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1130710.68
Initial. Layer M1 wire length = 31.24
Initial. Layer M2 wire length = 300295.67
Initial. Layer M3 wire length = 379957.87
Initial. Layer M4 wire length = 193136.47
Initial. Layer M5 wire length = 178233.54
Initial. Layer M6 wire length = 63326.38
Initial. Layer M7 wire length = 15729.51
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 404506
Initial. Via VIA12SQ_C count = 171269
Initial. Via VIA23SQ_C count = 169650
Initial. Via VIA34SQ_C count = 45037
Initial. Via VIA45SQ_C count = 14775
Initial. Via VIA56SQ_C count = 2835
Initial. Via VIA67SQ_C count = 940
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:08
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:09 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  269  Alloctr  270  Proc 4054 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4094 Max = 6 GRCs =  3404 (0.75%)
phase1. H routing: Overflow =  2308 Max = 6 (GRCs =  1) GRCs =  1698 (0.75%)
phase1. V routing: Overflow =  1786 Max = 6 (GRCs =  1) GRCs =  1706 (0.75%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M2         Overflow =  1778 Max = 6 (GRCs =  1) GRCs =  1698 (0.75%)
phase1. M3         Overflow =  2257 Max = 6 (GRCs =  1) GRCs =  1647 (0.73%)
phase1. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M5         Overflow =    44 Max = 2 (GRCs =  1) GRCs =    43 (0.02%)
phase1. M6         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M7         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    15 Max =  2 GRCs =    14 (0.01%)
phase1. H routing: Overflow =    15 Max =  2 (GRCs =  1) GRCs =    14 (0.03%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     7 Max =  2 (GRCs =  1) GRCs =     6 (0.01%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1157972.61
phase1. Layer M1 wire length = 152.87
phase1. Layer M2 wire length = 297940.52
phase1. Layer M3 wire length = 375737.34
phase1. Layer M4 wire length = 215974.98
phase1. Layer M5 wire length = 186996.35
phase1. Layer M6 wire length = 69704.53
phase1. Layer M7 wire length = 11466.02
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 418715
phase1. Via VIA12SQ_C count = 171264
phase1. Via VIA23SQ_C count = 169684
phase1. Via VIA34SQ_C count = 52055
phase1. Via VIA45SQ_C count = 20573
phase1. Via VIA56SQ_C count = 4023
phase1. Via VIA67SQ_C count = 1116
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Warning: Net sd_CK has unused floating user-enter shapes. (ZRT-113)
Warning: Net n1195 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_44 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_49 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_54 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_38 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_43 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_52 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/test_so17_gOb45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_96 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_97 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_98 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_99 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_101 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_102 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_104 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_105 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_106 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_107 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_111 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_112 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_113 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_114 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_115 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_117 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_118 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_119 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_120 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_121 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_124 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_126 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_66 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_68 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_69 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_70 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_72 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_73 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_75 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_76 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_77 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_79 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_80 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_81 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_82 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_85 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_86 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_87 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_88 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_91 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_93 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_94 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_95 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n158 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n46 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_63 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n51 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n145 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_wr_addr_4_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n39 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n40 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n3 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n1 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n11 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n14 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n57 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n58 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n59 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[31] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[30] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[29] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[28] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[27] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[26] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[25] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[24] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[23] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[22] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[21] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[20] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[19] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[18] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[17] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[16] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[15] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[14] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[13] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[12] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[11] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[10] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[9] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[8] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[7] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[6] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[5] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[4] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[3] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[2] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[1] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[0] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n325 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n326 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n328 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n156 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n26 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n134 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n24 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n142 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_2_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n140 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n346 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n147 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n348 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n6 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n131 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_3_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n272 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n273 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n274 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n276 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n277 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n278 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n279 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n280 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n281 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n282 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n283 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n284 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n285 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n286 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n287 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n288 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n289 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n290 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n291 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n292 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n293 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n294 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n295 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n296 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n297 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n298 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n299 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n300 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n301 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n302 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n303 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n304 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n334 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n337 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n338 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n339 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n340 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n341 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n345 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n176 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n184 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n186 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n188 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n190 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n193 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[127] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[126] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[125] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[124] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[123] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[122] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[121] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[120] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[119] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[118] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[117] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[116] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[115] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[114] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[113] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[112] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[111] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[110] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[109] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[108] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[107] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[106] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[105] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[104] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[103] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[102] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[101] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[100] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[99] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[98] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[97] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[96] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[79] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[78] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[77] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[76] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[75] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[74] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[73] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[72] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[71] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[70] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[69] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[68] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[67] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[66] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[65] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[64] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[63] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[61] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[59] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[49] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[32] has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:33 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[End of Whole Chip Routing] Stage (MB): Used  191  Alloctr  191  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  269  Alloctr  270  Proc 4054 

Congestion utilization per direction:
Average vertical track utilization   = 16.75 %
Peak    vertical track utilization   = 137.50 %
Average horizontal track utilization = 17.67 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -24  Alloctr  -23  Proc    0 
[GR: Done] Total (MB): Used  246  Alloctr  249  Proc 4054 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:43 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:44
[GR: Done] Stage (MB): Used  239  Alloctr  241  Proc   80 
[GR: Done] Total (MB): Used  246  Alloctr  249  Proc 4054 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:43 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:43 total=0:00:44
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   80 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4054 
Using per-layer congestion maps for congestion reduction.
Information: 41.57% of design has horizontal routing density above target_routing_density of 0.80.
Information: 22.97% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 94.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.38 to 0.45. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.36075e+10
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47819, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47816, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 682. (TIM-112)
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
****** eLpp weights ******
Number of nets: 47819, of which 47711 non-clock nets
Number of nets with 0 toggle rate: 6035
Max toggle rate = 0.833333, average toggle rate = 0.0018266
Max non-clock toggle rate = 0.416667
Weight range = (0, 180.9)
*** 36 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 47819
Amt power = 0.1
Weight range: (0.9, 18.99)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.29682e+10
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
----------------------------------------------------------------

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083289 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100808 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47819, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47816, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 682. (TIM-112)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.2900 seconds to load 47910 cell instances into cellmap, 44814 cells are off site row
Moveable cells: 45182; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0105, cell height 1.6733, cell area 3.3654 for total 45182 placed and application fixed cells
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 68123, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 68120, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 682. (TIM-112)
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 83162
DFT: post-opt wirelength: 45219
DFT: post-opt wirelength difference: -37942 (ratio: -45.624284 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 4:35 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 276 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      493867        45915        Yes DEFAULT_VA
      105360         1954        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (463 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (43 sec)
Legalization complete (1289 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  47869
number of references:               276
number of site rows:                448
number of locations attempted:  1564743
number of locations failed:      479252  (30.6%)

Legality of references at locations:
241 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7175     151204     39357 ( 26.0%)     102496     37262 ( 36.4%)  AO22X1_HVT
  2313      45605     22975 ( 50.4%)      35875     18977 ( 52.9%)  SDFFARX1_LVT
  3577      79698     21101 ( 26.5%)      53960     20028 ( 37.1%)  AO22X1_LVT
  3445      73090     16569 ( 22.7%)      46478     15407 ( 33.1%)  OR2X1_HVT
  2146      44844     10436 ( 23.3%)      27988      9796 ( 35.0%)  AND2X1_HVT
   938      18426      9516 ( 51.6%)      14858      7931 ( 53.4%)  SDFFNARX1_HVT
  1328      26802      8714 ( 32.5%)      17808      7267 ( 40.8%)  FADDX1_LVT
  1725      36691      8255 ( 22.5%)      23652      7663 ( 32.4%)  AND2X1_LVT
  2184      44734      6523 ( 14.6%)      27658      5798 ( 21.0%)  NAND2X0_LVT
  2166      43667      6500 ( 14.9%)      26037      5727 ( 22.0%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         40        26 ( 65.0%)         32        26 ( 81.2%)  AO221X1_HVT
     3         96        59 ( 61.5%)         80        60 ( 75.0%)  OAI21X1_RVT
     1         72        46 ( 63.9%)         64        45 ( 70.3%)  AOI222X2_HVT
     2         80        46 ( 57.5%)         64        47 ( 73.4%)  OA221X2_HVT
     1         40        21 ( 52.5%)         16        15 ( 93.8%)  HADDX2_HVT
     1          8         8 (100.0%)         14         6 ( 42.9%)  LSUPX2_HVT
     1         16         7 ( 43.8%)          8         8 (100.0%)  OAI222X1_RVT
     1         24        12 ( 50.0%)         16        13 ( 81.2%)  OA22X2_RVT
     2         88        54 ( 61.4%)         88        53 ( 60.2%)  OAI22X2_HVT
     5        160        80 ( 50.0%)        120        80 ( 66.7%)  AO222X2_HVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      448       224 ( 50.0%)  LSUPX8_LVT
      448       224 ( 50.0%)  LSUPX2_LVT
      448       224 ( 50.0%)  LSUPX4_LVT
      448       224 ( 50.0%)  LSUPX8_RVT
      448       224 ( 50.0%)  LSUPX1_LVT
      448       224 ( 50.0%)  LSUPX4_HVT
      448       224 ( 50.0%)  LSUPX2_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45141 (597866 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.548 um ( 0.33 row height)
rms weighted cell displacement:   0.548 um ( 0.33 row height)
max cell displacement:            2.487 um ( 1.49 row height)
avg cell displacement:            0.479 um ( 0.29 row height)
avg weighted cell displacement:   0.479 um ( 0.29 row height)
number of cells moved:            44777
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_PCI_TOP/U475 (INVX1_HVT)
  Input location: (199.777,303.413)
  Legal location: (199.848,300.928)
  Displacement:   2.487 um ( 1.49 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U4865 (INVX1_LVT)
  Input location: (363.49,201.418)
  Legal location: (363.552,198.936)
  Displacement:   2.483 um ( 1.49 row height)
Cell: I_BLENDER_0/HFSINV_654_1757 (INVX1_LVT)
  Input location: (507.41,469.016)
  Legal location: (505.064,469.8)
  Displacement:   2.474 um ( 1.48 row height)
Cell: I_BLENDER_1/U2262 (INVX2_HVT)
  Input location: (652,258.25)
  Legal location: (652.048,255.784)
  Displacement:   2.467 um ( 1.48 row height)
Cell: I_BLENDER_1/icc_clock237 (TIEH_HVT)
  Input location: (682.669,310.051)
  Legal location: (682.6,307.616)
  Displacement:   2.436 um ( 1.46 row height)
Cell: I_BLENDER_1/U702 (NAND2X0_LVT)
  Input location: (641.878,250.069)
  Legal location: (642.168,252.44)
  Displacement:   2.389 um ( 1.43 row height)
Cell: I_SDRAM_TOP/U57 (INVX1_HVT)
  Input location: (768.889,219.98)
  Legal location: (768.936,222.344)
  Displacement:   2.365 um ( 1.41 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/HFSINV_39259_1423 (INVX0_HVT)
  Input location: (465.528,86.0861)
  Legal location: (467.672,86.912)
  Displacement:   2.298 um ( 1.37 row height)
Cell: I_RISC_CORE/U528 (NAND2X0_HVT)
  Input location: (278.73,428.817)
  Legal location: (280.864,428)
  Displacement:   2.285 um ( 1.37 row height)
Cell: I_SDRAM_TOP/U188 (INVX1_HVT)
  Input location: (720.302,57.9452)
  Legal location: (722.272,56.816)
  Displacement:   2.270 um ( 1.36 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 280379
NPLDRC Place Cache: hit rate  78.3%  (280379 / 1289639)
NPLDRC Access Cache: unique cache elements 341123
NPLDRC Access Cache: hit rate  73.5%  (341123 / 1289188)
Completed Legalization, Elapsed time =   0:21:34 
Moved 44755 out of 47887 cells, ratio = 0.934596
Total displacement = 26561.869141(um)
Max displacement = 3.130600(um), I_BLENDER_0/HFSINV_654_1757 (507.410400, 470.687805, 4) => (505.824005, 469.799988, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.28(um)
  0 ~  30% cells displacement <=      0.38(um)
  0 ~  40% cells displacement <=      0.47(um)
  0 ~  50% cells displacement <=      0.57(um)
  0 ~  60% cells displacement <=      0.66(um)
  0 ~  70% cells displacement <=      0.75(um)
  0 ~  80% cells displacement <=      0.85(um)
  0 ~  90% cells displacement <=      1.03(um)
  0 ~ 100% cells displacement <=      3.13(um)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083289 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100808 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47778, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47775, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 682. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-18 13:41:52 / Session: 0.72 hr / Command: 0.65 hr / Memory: 2391 MB (FLW-8100)

Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2023-05-18 13:41:56 / Session: 0.72 hr / Command: 0.65 hr / Memory: 2391 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2023-05-18 13:42:00 / Session: 0.72 hr / Command: 0.65 hr / Memory: 2391 MB (FLW-8100)

Place-opt optimization Phase 23 Iter  1        32.96       32.96      0.00      1419       0.383  351432474624.00       44777            0.72      2391
Information: Estimating clock gate latencies for scenario 'func_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'func_best'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_worst'. (OPT-909)
Information: Estimating clock gate latencies for scenario 'test_best'. (OPT-909)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083289 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100808 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 47778, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 47775, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 682. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-18 13:42:29 / Session: 0.73 hr / Command: 0.66 hr / Memory: 2391 MB (FLW-8100)

Place-opt optimization Phase 25 Iter  1        32.96       32.96      0.00      1669       0.383  351432474624.00       44777            0.73      2391
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.4900 seconds to load 47869 cell instances into cellmap
Moveable cells: 45141; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0108, cell height 1.6733, cell area 3.3660 for total 45141 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.2900 seconds to load 47869 cell instances into cellmap
Moveable cells: 45141; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 2.0108, cell height 1.6733, cell area 3.3660 for total 45141 placed and application fixed cells
Place-opt optimization Phase 27 Iter  1        32.96       32.96      0.00      1669       0.383  351432474624.00       44777            0.74      2391
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization Phase 27 Iter  2        32.96       32.96      0.00      1669       0.383  351432474624.00       44777            0.74      2391
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/U240/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/U240/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U288/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U288/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U230/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U230/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U247/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U247/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/U236/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/U236/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U300/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U300/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U281/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U281/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U248/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U248/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U232/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U232/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/U233/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/U233/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/U234/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] does not have valid location, buffer-tree root I_SDRAM_TOP/U234/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U47/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] does not have valid location, buffer-tree root I_SDRAM_TOP/U47/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/U235/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] does not have valid location, buffer-tree root I_SDRAM_TOP/U235/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/U239/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] does not have valid location, buffer-tree root I_SDRAM_TOP/U239/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U231/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U231/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U49/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U49/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U222/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/U222/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U55/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] does not have valid location, buffer-tree root I_SDRAM_TOP/U55/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U320/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U320/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U315/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U315/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U311/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U311/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U317/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U317/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U328/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U328/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U322/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U322/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U305/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] does not have valid location, buffer-tree root I_CONTEXT_MEM/U305/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U331/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U331/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U313/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U313/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U306/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U306/Y skipped
Place-opt optimization Phase 27 Iter  3        32.96       32.96      0.00       452       0.386  361382936576.00       44777            0.76      2391
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped

CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (462/4)
INFO: Derive col count 122 from GR congestion map (491/4)
Convert timing mode ...
Place-opt optimization Phase 28 Iter  1        32.96       32.96      0.00       266       0.387  364561367040.00       45904            0.77      2391
Place-opt optimization Phase 28 Iter  2        32.96       32.96      0.00       266       0.387  364459360256.00       45904            0.77      2391
Place-opt optimization Phase 28 Iter  3        32.96       32.96      0.00       266       0.387  364563529728.00       45904            0.77      2391
Place-opt optimization Phase 28 Iter  4        32.96       32.96      0.00       266       0.387  364614516736.00       45904            0.78      2391
Place-opt optimization Phase 28 Iter  5        32.96       32.96      0.00       266       0.387  365385482240.00       45904            0.78      2391
Place-opt optimization Phase 28 Iter  6        32.96       32.96      0.00       266       0.387  368358391808.00       45904            0.79      2391
Place-opt optimization Phase 28 Iter  7        32.96       32.96      0.00       266       0.388  370626428928.00       45904            0.81      2391

CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (462/4)
INFO: Derive col count 122 from GR congestion map (491/4)
Convert timing mode ...
Place-opt optimization Phase 29 Iter  1        32.96       32.96      0.00       266       0.388  370626428928.00       46317            0.81      2391
Place-opt optimization Phase 29 Iter  2        32.96       32.96      0.00       266       0.388  370619613184.00       46317            0.81      2391

INFO: Enable clock_slack updates.
Place-opt optimization Phase 30 Iter  1         4.90        4.90      0.00       266       0.388  370791219200.00       46321            0.81      2391
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 31 Iter  1         1.75        1.75      0.00       266       0.388  370914492416.00       46321            0.82      2391

Place-opt optimization Phase 32 Iter  1         1.75        1.75      0.00       266       0.388  370914492416.00       46321            0.82      2391

Place-opt optimization Phase 33 Iter  1         1.75        1.75      0.00       266       0.386  362376527872.00       45665            0.83      2391
Place-opt optimization Phase 33 Iter  2         1.74        1.74      0.00       266       0.383  324107239424.00       45665            0.84      2391

INFO: Enable clock_slack updates.
Place-opt optimization Phase 34 Iter  1         1.74        1.74      0.00       266       0.382  319460474880.00       45665            0.85      2391
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 35 Iter  1         1.74        1.74      0.00       266       0.382  313680527360.00       45665            0.87      2391
Place-opt optimization Phase 35 Iter  2         1.74        1.74      0.00       266       0.382  313680527360.00       45665            0.87      2391
Place-opt optimization Phase 35 Iter  3         1.74        1.74      0.00       266       0.382  313722863616.00       45665            0.87      2391

Place-opt optimization Phase 36 Iter  1         1.74        1.74      0.00       264       0.382  313722863616.00       45665            0.87      2391

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.5600 seconds to load 48757 cell instances into cellmap
Moveable cells: 46029; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 1.9573, cell height 1.6733, cell area 3.2761 for total 46029 placed and application fixed cells
Place-opt optimization Phase 37 Iter  1         1.74        1.74      0.00       264       0.382  313722863616.00       45665            0.88      2391

Place-opt optimization Phase 38 Iter  1         1.74        1.74      0.00       264       0.382  312968740864.00       45520            0.88      2391

Place-opt optimization Phase 39 Iter  1         1.74        1.74      0.00       264       0.382  312610947072.00       45520            0.89      2391
Place-opt optimization Phase 39 Iter  2         1.74        1.74      0.00       264       0.382  312610947072.00       45520            0.89      2391
Place-opt optimization Phase 39 Iter  3         1.74        1.74      0.00       264       0.382  312615731200.00       45520            0.89      2391

INFO: Enable clock_slack updates.
Place-opt optimization Phase 40 Iter  1         1.74        1.74      0.00       264       0.382  312615731200.00       45520            0.89      2391
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 41 Iter  1         1.74        1.74      0.00       264       0.382  312600494080.00       45520            0.91      2391

Place-opt optimization Phase 42 Iter  1         1.74        1.74      0.00       264       0.382  313733021696.00       45520            0.92      2391
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 43 Iter  1         1.74        1.74      0.00       264       0.382  313733021696.00       45520            0.92      2391

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-05-18 13:54:06 / Session: 0.92 hr / Command: 0.85 hr / Memory: 2391 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2023-05-18 13:54:10 / Session: 0.92 hr / Command: 0.85 hr / Memory: 2391 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   3312 s ( 0.92 hr) ELAPSE :   3327 s ( 0.92 hr) MEM-PEAK :  2391 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   3312 s ( 0.92 hr) ELAPSE :   3327 s ( 0.92 hr) MEM-PEAK :  2391 Mb
Place-opt optimization Phase 46 Iter  1         1.74        1.74      0.00       264       0.382  313733021696.00       45520            0.92      2391
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 284 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      493867        46607        Yes DEFAULT_VA
      105360         2005        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (519 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (29 sec)
Legalization complete (1151 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  48612
number of references:               284
number of site rows:                448
number of locations attempted:  1262289
number of locations failed:      316065  (25.0%)

Legality of references at locations:
243 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7216     115822     22504 ( 19.4%)      71280     18037 ( 25.3%)  AO22X1_HVT
  2366      38309     19316 ( 50.4%)      27819     13691 ( 49.2%)  SDFFARX1_LVT
  3621      62258     12097 ( 19.4%)      37824      9801 ( 25.9%)  AO22X1_LVT
  3461      56886     10132 ( 17.8%)      33666      7819 ( 23.2%)  OR2X1_HVT
   988      16364      8392 ( 51.3%)      11948      6193 ( 51.8%)  SDFFNARX1_HVT
  2178      36344      6506 ( 17.9%)      20396      5050 ( 24.8%)  AND2X1_HVT
  1323      22234      6650 ( 29.9%)      13552      4623 ( 34.1%)  FADDX1_LVT
  1755      30862      5560 ( 18.0%)      18188      4464 ( 24.5%)  AND2X1_LVT
  2131      36838      4638 ( 12.6%)      21522      3621 ( 16.8%)  NAND2X0_LVT
  2073      33971      4206 ( 12.4%)      19025      3006 ( 15.8%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        15 ( 62.5%)         16        15 ( 93.8%)  OA221X2_HVT
     1         16        10 ( 62.5%)         16        11 ( 68.8%)  XNOR2X2_RVT
     1         16        13 ( 81.2%)         16         8 ( 50.0%)  SDFFARX2_RVT
     1         16         7 ( 43.8%)          8         8 (100.0%)  OAI222X1_RVT
     1          8         8 (100.0%)         14         5 ( 35.7%)  LSUPX1_HVT
     3         56        27 ( 48.2%)         16        15 ( 93.8%)  SDFFNX2_LVT
     6         96        52 ( 54.2%)         64        38 ( 59.4%)  SDFFNARX2_HVT
     1         32        15 ( 46.9%)         24        15 ( 62.5%)  OA222X1_LVT
     1         16         7 ( 43.8%)         16        10 ( 62.5%)  DFFARX2_HVT
   316       5171      2755 ( 53.3%)       3883      2041 ( 52.6%)  SDFFNARX1_LVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      448       224 ( 50.0%)  LSUPX8_LVT
      448       224 ( 50.0%)  LSUPX2_LVT
      448       224 ( 50.0%)  LSUPX4_LVT
      448       224 ( 50.0%)  LSUPX4_RVT
      448       224 ( 50.0%)  LSUPX4_HVT
      448       224 ( 50.0%)  LSUPX8_RVT
      448       224 ( 50.0%)  LSUPX1_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45884 (591781 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.224 um ( 0.13 row height)
rms weighted cell displacement:   0.224 um ( 0.13 row height)
max cell displacement:            3.347 um ( 2.00 row height)
avg cell displacement:            0.048 um ( 0.03 row height)
avg weighted cell displacement:   0.048 um ( 0.03 row height)
number of cells moved:             3689
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_1/ctmTdsLR_3_25067 (AO22X1_LVT)
  Input location: (660.56,147.104)
  Legal location: (660.408,143.76)
  Displacement:   3.347 um ( 2.00 row height)
Cell: I_RISC_CORE/ZBUF_811_inst_23104 (NBUFFX16_HVT)
  Input location: (400.032,401.248)
  Legal location: (400.032,404.592)
  Displacement:   3.344 um ( 2.00 row height)
Cell: I_BLENDER_1/U6715 (INVX1_HVT)
  Input location: (671.808,178.872)
  Legal location: (669.224,177.2)
  Displacement:   3.078 um ( 1.84 row height)
Cell: I_BLENDER_1/U11 (OR2X1_LVT)
  Input location: (738.232,267.488)
  Legal location: (735.344,267.488)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_BLENDER_1/U4 (OR2X1_LVT)
  Input location: (739.448,267.488)
  Legal location: (736.56,267.488)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_BLENDER_0/ctmTdsLR_2_24975 (AO22X1_RVT)
  Input location: (638.368,488.192)
  Legal location: (635.48,488.192)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_BLENDER_0/ctmTdsLR_3_24319 (INVX0_HVT)
  Input location: (647.184,449.736)
  Legal location: (644.904,451.408)
  Displacement:   2.827 um ( 1.69 row height)
Cell: I_BLENDER_1/U681 (INVX1_HVT)
  Input location: (691.72,213.984)
  Legal location: (688.984,213.984)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_BLENDER_1/ctmTdsLR_3_24999 (AND2X1_LVT)
  Input location: (672.112,178.872)
  Legal location: (674.24,180.544)
  Displacement:   2.706 um ( 1.62 row height)
Cell: I_BLENDER_0/ctmTdsLR_7_24095 (INVX0_HVT)
  Input location: (637.304,449.736)
  Legal location: (635.176,451.408)
  Displacement:   2.706 um ( 1.62 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 260948
NPLDRC Place Cache: hit rate  73.8%  (260948 / 995165)
NPLDRC Access Cache: unique cache elements 312566
NPLDRC Access Cache: hit rate  68.6%  (312566 / 995439)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083289 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100808 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48513, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48510, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 684. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2023-05-18 14:14:00 / Session: 1.25 hr / Command: 1.19 hr / Memory: 2429 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-05-18 14:14:04 / Session: 1.26 hr / Command: 1.19 hr / Memory: 2429 MB (FLW-8100)

Place-opt optimization Phase 49 Iter  1         4.05        4.05      0.00       290       0.382  313733021696.00       45520            1.26      2428

CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (462/4)
INFO: Derive col count 122 from GR congestion map (491/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.3500 seconds to load 48612 cell instances into cellmap
Moveable cells: 45884; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 1.9583, cell height 1.6733, cell area 3.2778 for total 45884 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.3200 seconds to load 48612 cell instances into cellmap
Moveable cells: 45884; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 1.9583, cell height 1.6733, cell area 3.2778 for total 45884 placed and application fixed cells
Place-opt optimization Phase 50 Iter  1         4.05        4.05      0.00       287       0.382  313733021696.00       45520            1.26      2428
Place-opt optimization Phase 50 Iter  2         4.05        4.05      0.00       287       0.382  313989464064.00       45520            1.26      2428
Place-opt optimization Phase 50 Iter  3         4.05        4.05      0.00       287       0.382  314116997120.00       45520            1.26      2428
Place-opt optimization Phase 50 Iter  4         4.05        4.05      0.00       287       0.382  314182598656.00       45520            1.26      2428
Place-opt optimization Phase 50 Iter  5         4.05        4.05      0.00       287       0.382  316352495616.00       45520            1.27      2428

Place-opt optimization Phase 51 Iter  1         4.05        4.05      0.00       287       0.382  316546842624.00       45584            1.27      2428
Place-opt optimization Phase 51 Iter  2         4.05        4.05      0.00       287       0.382  316546842624.00       45584            1.28      2428
Place-opt optimization Phase 51 Iter  3         4.05        4.05      0.00       285       0.382  316545171456.00       45584            1.28      2428

Place-opt optimization Phase 52 Iter  1         4.05        4.05      0.00       285       0.382  316545171456.00       45584            1.28      2428
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK is on clock network. Skipping. (OPT-067)
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 52 Iter  2         4.05        4.05      0.00       285       0.382  316545171456.00       45584            1.28      2428
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Place-opt optimization Phase 52 Iter  3         4.05        4.05      0.00       243       0.382  317192306688.00       45584            1.28      2428
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-05-18 14:15:57 / Session: 1.29 hr / Command: 1.22 hr / Memory: 2429 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2023-05-18 14:16:00 / Session: 1.29 hr / Command: 1.22 hr / Memory: 2429 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :   4625 s ( 1.28 hr) ELAPSE :   4637 s ( 1.29 hr) MEM-PEAK :  2428 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   4625 s ( 1.28 hr) ELAPSE :   4637 s ( 1.29 hr) MEM-PEAK :  2428 Mb
Place-opt optimization Phase 55 Iter  1         2.09        2.09      0.00       238       0.382  317299720192.00       45642            1.29      2428
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 289 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      493867        46717        Yes DEFAULT_VA
      105360         2017        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (297 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (6 sec)
Legalization complete (890 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  48734
number of references:               289
number of site rows:                448
number of locations attempted:   880034
number of locations failed:      200542  (22.8%)

Legality of references at locations:
242 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7215      87014     15461 ( 17.8%)      51520     11187 ( 21.7%)  AO22X1_HVT
  2366      28391     14257 ( 50.2%)      18461      8448 ( 45.8%)  SDFFARX1_LVT
  3620      44688      8005 ( 17.9%)      26288      5884 ( 22.4%)  AO22X1_LVT
  3457      42143      7043 ( 16.7%)      24021      4745 ( 19.8%)  OR2X1_HVT
   988      12260      6285 ( 51.3%)       8052      3905 ( 48.5%)  SDFFNARX1_HVT
  1321      16278      4965 ( 30.5%)       9392      3033 ( 32.3%)  FADDX1_LVT
  2176      25944      4434 ( 17.1%)      13940      2951 ( 21.2%)  AND2X1_HVT
  1744      21798      3650 ( 16.7%)      12372      2559 ( 20.7%)  AND2X1_LVT
  2095      25358      3041 ( 12.0%)      14678      2157 ( 14.7%)  NAND2X0_LVT
  2057      23911      2927 ( 12.2%)      13425      1870 ( 13.9%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  DFFARX2_HVT
     1         16        10 ( 62.5%)         16        11 ( 68.8%)  XNOR2X2_RVT
     1          8         4 ( 50.0%)          8         6 ( 75.0%)  SDFFNARX2_LVT
     1         16         7 ( 43.8%)          8         8 (100.0%)  OAI222X1_RVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  AO221X1_HVT
     1          8         8 (100.0%)         14         5 ( 35.7%)  LSUPX1_HVT
     6         64        34 ( 53.1%)         48        31 ( 64.6%)  SDFFNARX2_HVT
     2         32        21 ( 65.6%)         32        16 ( 50.0%)  XOR3X2_RVT
     1         32        17 ( 53.1%)         32        20 ( 62.5%)  XNOR3X2_LVT
     3         40        17 ( 42.5%)         16        15 ( 93.8%)  SDFFNX2_LVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      448       224 ( 50.0%)  LSUPX8_LVT
      448       224 ( 50.0%)  LSUPX2_LVT
      448       224 ( 50.0%)  LSUPX4_LVT
      448       224 ( 50.0%)  LSUPX4_RVT
      448       224 ( 50.0%)  LSUPX4_HVT
      448       224 ( 50.0%)  LSUPX8_RVT
      448       224 ( 50.0%)  LSUPX1_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46006 (593876 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.103 um ( 0.06 row height)
rms weighted cell displacement:   0.103 um ( 0.06 row height)
max cell displacement:            2.736 um ( 1.64 row height)
avg cell displacement:            0.009 um ( 0.01 row height)
avg weighted cell displacement:   0.009 um ( 0.01 row height)
number of cells moved:              752
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_1/U4449 (NOR2X2_LVT)
  Input location: (634.872,217.328)
  Legal location: (632.136,217.328)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_BLENDER_0/U1675 (AND2X1_LVT)
  Input location: (739.296,341.056)
  Legal location: (736.56,341.056)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_BLENDER_1/U8900 (NBUFFX2_HVT)
  Input location: (735.496,270.832)
  Legal location: (733.672,272.504)
  Displacement:   2.474 um ( 1.48 row height)
Cell: I_BLENDER_0/ctmTdsLR_2_25054 (OR2X2_LVT)
  Input location: (707.376,342.728)
  Legal location: (709.656,342.728)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_RISC_CORE/ZBUF_866_inst_25290 (NBUFFX2_RVT)
  Input location: (158.96,406.264)
  Legal location: (156.68,406.264)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_0/U6891 (INVX1_LVT)
  Input location: (666.184,339.384)
  Legal location: (663.904,339.384)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_0/ctmTdsLR_4_24195 (AOI21X1_LVT)
  Input location: (703.88,342.728)
  Legal location: (706.16,342.728)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_0/ctmTdsLR_2_24784 (NAND3X0_LVT)
  Input location: (666.944,339.384)
  Legal location: (664.664,339.384)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_RISC_CORE/ZBUF_1887_inst_23751 (NBUFFX2_HVT)
  Input location: (200,404.592)
  Legal location: (202.28,404.592)
  Displacement:   2.280 um ( 1.36 row height)
Cell: I_BLENDER_0/U5911 (INVX1_HVT)
  Input location: (667.248,347.744)
  Legal location: (664.968,347.744)
  Displacement:   2.280 um ( 1.36 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 208950
NPLDRC Place Cache: hit rate  70.0%  (208950 / 697261)
NPLDRC Access Cache: unique cache elements 247566
NPLDRC Access Cache: hit rate  64.5%  (247566 / 697138)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083289 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100808 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48635, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48632, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 684. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2023-05-18 14:31:29 / Session: 1.55 hr / Command: 1.48 hr / Memory: 2429 MB (FLW-8100)

Place-opt optimization Phase 57 Iter  1         2.49        2.49      0.00       242       0.382  317299720192.00       45642            1.55      2428

Place-opt optimization Phase 58 Iter  1         2.49        2.49      0.00       242       0.382  317299720192.00       45642            1.55      2428

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2023-05-18 14:31:42 / Session: 1.55 hr / Command: 1.48 hr / Memory: 2429 MB (FLW-8100)
Enable dominated scenarios

Place-opt optimization complete                 2.49        2.49      0.00       239       0.382  317299720192.00       45642            1.55      2428
Co-efficient Ratio Summary:
4.193421902454  6.578050079623  2.479651183160  7.744130740401  0.485050000353  3.179565833784  5.567214754587  2.894416887461  6.565929678510  9.017030905874  65120.950629028751  4.323460334193  1.233141352744  2.083508438318  1.156438179699
2.250260139763  6.239522547275  3.702234165270  1.840249393142  4.294066690968  7.527899646613  1.807232944146  5.787994747876  3.589189583848  1.351139360963  07598.351047790372  4.316500222625  6.448538002060  5.316063834588  4.229351222011
6.795077893083  7.396790528323  5.671726929762  7.715053528450  9.589705961115  1.237147012873  9.689272051355  1.216944283513  9.826819298908  9.099836744364  32328.738380662050  2.745751256651  4.960482499976  1.759235934708  7.763609739326
6.767907103631  6.983153898114  0.187802951043  8.323050234353  9.122627003732  6.705045049478  0.240392817363  1.613945854405  4.410029097068  0.127573258965  86096.370731752451  4.806105407282  6.851754178475  9.133505463540  9.027315477260
9.823652131361  6.142559551559  1.676673896839  7.474073395051  3.656796621502  7.570618562611  9.813446103618  1.472372507158  1.675362657640  6.041924507958  77799.439470441729  3.809271539810  8.677733350488  6.823504272458  9.024485068484
3.949944010769  5.490201096773  2.444527236738  0.516925495345  9.076892197041  7.095120915900  0.674435466092  3.084210642690  0.558830572736  2.652227744463  03657.580538107056  5.144145916378  8.875115137185  1.099464527083  7.336564227726
8.389467949924  5.211694821951  0.745294692196  6.230915194097  9.555807261369  9.311313977635  1.007217096252  5.475101974176  9.006499197636  7.110159810435  47782.906456026950  2.601306180493  4.932700043502  1.621760731796  1.214638952773
1.115678433056  2.351919398437  5.616123895914  2.201962328426  0.313258584450  2.480255136313  5.935952135354  0.756397620128  0.412343626455  6.530084720004  41961.168023583389  2.493309490005  7.731569284837  3.112617193680  1.055429567149
4.124225644888  5.316615136396  7.270117566444  7.178468960747  1.109985851474  3.640423276467  6.979434932421  6.938722655119  9.989993105693  8.202604575468  84502.546451821413  6.990009159591  4.187736175155  6.509506809893  6.029522402642
5.459020422856  4.649973607029  1.177462683368  0.473187674721  4.219815920740  0.444331414637  1.380413524984  3.613351410198  6.197458663849  1.031981327924  86157.089562995479  2.621958832113  3.678412837847  0.936584057027  4.113757264766
9.442469989153  2.395654446408  8.021891609457  8.944020038324  5.316104193421  6.051556578038  1.737302479639  2.872729244187  5.404016350693  0.003512679565  17579.200162547547  8.756262399024  6.169030012178  6.390248275058  7.431432408009
3.398634507494  5.160784424287  8.527445278058  2.383197556049  0.796992250260  8.324646239500  6.413823702212  2.693834040296  1.931423205534  6.909780527899  99704.555434729443  4.685186868243  7.639268511221  9.113685169609  6.373800809427
0.014844590534  4.045009639674  5.020608501513  6.345890629962  1.220116795077  5.967847396778  6.224305671704  0.238750915000  3.284508590273  9.611254237147  36320.533254120515  5.540476363600  1.392635818372  5.190062133443  6.408630286760
9.731622929785  4.385367151528  9.999764944785  7.347093163210  6.393266767907  8.063326983131  4.288630187880  5.817981523007  2.343538133195  0.037429705045  39080.049865328175  6.344446398319  0.548577910066  1.101349518589  6.554966446653
0.635624080237  8.207829043499  6.784752329654  2.635415427926  3.772609823652  8.340626142538  6.746381676652  9.199140674022  4.950512667264  6.215120070618  81304.335596861038  1.842030667846  5.810120357767  4.860583021079  5.845010397562
0.417273083522  9.211601869526  6.504889019695  4.724595424093  3.684843949944  8.971115490206  8.601492444522  0.001003716919  0.953458087360  1.970510595120  26633.243106754662  9.268159127291  9.009955046071  9.326697282444  6.379842435048
7.070545328256  1.601280181674  3.371853309235  6.270841436178  5.277268389467  7.263765211699  6.953270745299  4.665623430909  7.940971397069  2.613608811313  23119.646775069859  5.282308084366  7.694554332220  9.371387803104  3.513970251966
6.269582878960  3.342434320387  2.435021013659  8.317962514242  2.527731115678  2.104082351914  1.628035616128  6.693809601956  9.284262157434  5.844522880255  40693.991141321355  5.435240607451  2.808754177518  1.265598952200  0.417267313533
1.833872660963  6.448557116601  4.848373591061  2.936802355033  8.671494124225  4.212305316610  9.007627270112  3.308104578452  5.607473943161  8.514763040423  54615.880603238212  2.197066294201  1.993421072300  5.082215550754  6.850808791961
4.214116063054  3.033414257198  3.751556673270  9.098937329136  7.026425459020  2.092084649978  4.714951177467  4.577347873171  2.747216053091  9.207420844331  78454.152045624138  8.464812582851  9.865506627982  0.610508328279  2.452453234072
5.954772794903  0.869633748874  0.378470000258  1.570275413361  5.647669442469  7.665052395659  2.108748021896  4.738235344014  6.383247150380  1.934236451556  84894.256514513685  3.956406260191  8.758672204850  5.000224631795  6.583875455672
1.475458829217  5.438746239210  2.121786464730  3.750588731046  7.080093398634  3.950985160781  2.396408527442  0.834119783181  1.560492530085  2.502629424646  59187.616815437023  1.254535268402  9.613870742940  6.669221375278  9.964166518072
3.294414758142  3.224787715742  8.112219293461  3.696099573414  1.094270014844  3.881384045006  4.440375020605  3.169763745884  2.299623061523  7.950784567847  60513.809621056717  0.430508551425  0.036301595897  0.596346012371  4.701782596892
7.205135613432  8.278351478170  1.183725270809  3.334439608244  5.867609731622  7.173894385364  9.669819999761  7.591484747087  7.632108134673  7.679087763326  29671.194512301879  8.086371476980  0.727991891226  2.700508767050  4.504442002403
9.281736417402  8.525440624748  2.100661281812  7.185899754570  7.466530635624  8.788088207826  8.572536784759  1.334189035409  0.279265513016  8.236537440626  45525.043724416766  5.229193260515  2.243061636567  9.662385775706  1.856766398134
4.610361915096  1.210715983249  6.577674937904  2.210797445624  6.975620417273  8.711939211608  6.733806504886  8.234591124589  0.240935425250  9.499457071115  70392.862375524445  2.238212891934  1.903090090768  9.219939670951  2.091095206744
3.546609331115  6.814269172999  3.460719493933  4.824448879456  7.350487070545  1.168271601288  8.717343371851  0.993953670837  3.361787018675  3.894686663765  52355.733518096341  9.974728861674  0.973951795558  0.726357593113  1.397267110072
1.709625355024  5.947417767250  9.322209448397  7.031045113581  1.519666269582  6.730883342434  9.383292435021  6.216915717961  2.142424368148  1.156791604082  66352.400987556163  2.894008953269  5.696394603132  5.858666624802  5.513135959359
5.213535508836  4.512012971319  4.775181332596  0.522002017760  3.135331833872  4.650816448557  7.371884848373  1.125489336801  0.550330412801  1.242263612305  62822.563196272702  1.261151952934  5.250526711099  8.585368036404  2.327140369794
3.493242260650  7.015511066191  9.723005159328  2.507548450301  7.919614214116  9.627813033414  1.833553751556  5.094376498936  0.291369867832  4.590211492084  95157.886546400663  6.773843222856  7.121924142198  1.592295604443  3.141967313804
1.352498537406  0.991019938180  5.279820787525  0.282794052956  2.340725954772  6.936300869633  6.740310378470  9.364158970274  1.133617488981  4.424606165052  60838.223146080218  9.675444289440  1.467384453161  0.419563760515  5.657307417373
0.247963029090  7.774418821256  1.048505177241  3.317958183378  4.556721475458  7.289445438746  1.656592121786  3.901790150587  4.310469821315  3.986352450985  47341.425023685274  4.236403023831  8.119156907969  9.225247683246  4.623454664138
2.370221327201  7.184029786520  2.429406736202  8.752781564661  3.180723294414  6.578793224787  6.358918112219  1.135100096096  3.734143835592  0.148452381384  35873.946562350206  0.569759563458  8.426448212201  1.679728359678  4.739171462243
0.567170503650  9.771500109051  0.958970663327  5.123716301287  3.968927205135  5.121698278351  3.982681183725  1.909970734436  4.082447608921  7.316236673894  69809.798757799997  6.103076773470  8.770873063932  6.676911380633  2.698817742886
3.018788159442  2.832300890641  3.912262877589  2.670506104947  8.024039281736  3.161398525440  5.441002100661  1.012744585896  5.545709207852  6.356257288088  51055.987884967847  5.941403726354  0.906244637726  0.982586883406  2.614757467463
8.167665392553  8.747402643292  1.365679066847  2.757060856261  1.981344610361  8.147231210715  8.167536577674  8.604189010795  8.456248711737  4.172759711939  52433.169497665048  8.610407847245  8.906951336848  4.394115089711  1.549524286014
9.244452301672  4.051691303221  5.907689613491  1.709511091590  0.067443546609  2.308426814269  0.055883460719  3.265221624446  3.794569196594  0.705472168271  91491.189232033718  5.137091462708  3.737169852772  6.838167372637  6.521663569532
7.074529047218  2.623090373196  7.955580120823  9.931130397763  5.100721709625  2.547515947417  6.900649322209  3.711014831043  5.135813355773  2.695847730883  65516.795991524350  2.190221083179  6.125976225277  3.111788421040  8.235695016280
3.561612967590  0.220195096539  6.031325252132  0.248024513631  3.593595213535  4.075634512012  8.041234775181  2.653007322000  4.177605971448  8.338745650816  75128.075877448483  7.349316729368  0.109055386714  9.412643142123  0.531165690076
2.727011334643  0.717845455210  7.110998784383  4.364045327646  7.697943493242  1.693877015511  9.998999723005  0.820269407546  8.503019755732  2.141189427813  34995.092597826403  5.688143796139  3.606461070264  2.545129720920  8.464491747149
5.117746846335  4.047317326618  1.421981791210  0.044436141463  7.138041352498  4.361330991019  8.619745279820  6.103197182792  4.529564186843  9.547746336300  17517.874548692673  7.021841714077  7.415884556476  6.944463676650  5.239069821087
4.802189748944  3.894401662053  4.531610618563  1.605158657803  8.173730247963  9.287277774418  7.540401048505  0.000359217956  5.833786396038  4.754594289445  74593.588574010106  8.667223070255  8.747668870800  9.339096939509  8.516572023964
0.852744309903  1.238318314825  9.079699424247  0.832467623950  0.641382370221  2.269387184029  6.193142429406  6.690964652789  9.646615920030  2.944153578793  53197.635598270011  1.949567179610  9.631805610942  7.001617938813  8.404004544403
7.502060632259  6.634588621117  2.122011878728  7.596787739677  8.622430567170  4.023879771500  0.328450958970  5.961111023714  7.012875708234  2.051362121698  58554.001835900726  2.547205876094  3.644388658676  0.973395771738  9.438030396698
1.999976276576  8.734708914034  0.639326814403  7.806336098313  1.428863018788  0.581792832300  7.234353912262  7.003739670504  5.049470864606  2.817370161398  83263.926429110995  6.148333514508  9.659911274665  3.063795987880  8.820286585725
3.678475014903  8.263540140405  6.377260120078  2.834066014253  8.674638167665  2.919918747402  2.495051365679  6.621509757061  8.562613721911  6.103625147231  52790.453684454665  7.414257965857  9.588026669756  2.041950887119  3.921664767338
0.650488783907  9.472458140112  3.368484532607  4.897115949020  6.860149244452  2.000104051691  9.095345907689  2.197048709512  0.915902807010  5.466009308426  12145.872567923596  1.960868381994  4.631409873504  8.707287011682  7.160622787173
4.337185200591  5.627083971320  8.527726076659  7.726370921169  9.695327074529  9.466562623090  9.794097955580  7.261366931131  3.977637940398  7.096269547515  25460.631015582111  0.965326213060  4.355812315196  6.626181767308  8.334747393832
9.243502263721  1.831796369137  2.252773359270  8.210402635191  4.162803561612  8.669380220195  6.928426031325  8.584457248025  5.136315333162  2.135361075634  82920.152421436640  8.154746148970  0.045230231353  3.183510746508  1.644359673718

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0000     0.0000        -          -      -
    1  10   0.0720     0.9663        -          -      -
    1  11   0.0000     0.0000        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0000     0.0000      0
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   1.0166     1.0166        -          -      -
    3  10   0.1864     0.1890        -          -      -
    3  11   0.3153     0.3153        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0720     0.9663   0.9663     40        -          -      -       70    28.4068      169  335594080
    2   *        -          -        -      -   0.0000     0.0000      0       65     4.9737       88 287382700032
    3   *   1.0166     1.5208   1.5208      4        -          -      -       70    28.4068      169  343755968
    4   *        -          -        -      -   0.0000     0.0000      0       65     4.9737       88 317299720192
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.0166     2.4871   2.4871     44   0.0000     0.0000      0       70    28.4068      170 317299720192    382161.44      45642       2335       5049
--------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      1.0166     2.4871   2.4871     44   0.0000     0.0000      0       70      170 317299720192    382161.44      45642

Place-opt command complete                CPU:  5575 s (  1.55 hr )  ELAPSE:  5584 s (  1.55 hr )  MEM-PEAK:  2428 MB
Place-opt command statistics  CPU=4880 sec (1.36 hr) ELAPSED=4872 sec (1.35 hr) MEM-PEAK=2.371 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083289 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100808 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48635, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48632, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 684. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2023-05-18 14:32:18 / Session: 1.56 hr / Command: 1.49 hr / Memory: 2429 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
######## STARTING CTS #################
#set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
#set_ccopt_property use_inverters false 
#set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2023-05-18 14:32:52 / Session: 1.57 hr / Command: 0.00 hr / Memory: 2429 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083289 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100808 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2023-05-18 14:32:56 / Session: 1.57 hr / Command: 0.00 hr / Memory: 2429 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2023-05-18 14:32:56 / Session: 1.57 hr / Command: 0.00 hr / Memory: 2429 MB (FLW-8100)
Running clock synthesis step.
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2023-05-18 14:32:56 / Session: 1.57 hr / Command: 0.00 hr / Memory: 2429 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Optimization (FLW-8000)
Information: Time: 2023-05-18 14:32:56 / Session: 1.57 hr / Command: 0.00 hr / Memory: 2429 MB (FLW-8100)

Information: Ending clock_opt / build_clock / Optimization (FLW-8001)
Information: Time: 2023-05-18 14:32:56 / Session: 1.57 hr / Command: 0.00 hr / Memory: 2429 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2023-05-18 14:32:56 / Session: 1.57 hr / Command: 0.00 hr / Memory: 2429 MB (FLW-8100)
Analyzing timing for OCV-aware CTS
Information: The RC mode used is VR for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48635, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 48632, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 684. (TIM-112)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_worst   (Mode: func; Corner: Cmax)
   func_best    (Mode: func; Corner: Cmin)
   test_worst   (Mode: test; Corner: Cmax)
   test_best    (Mode: test; Corner: Cmin)
Information: CTS will work on all clocks in active scenarios, including 7 master clocks and 6 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32lvt_c/AOBUFX1_LVT
   saed32lvt_c/AOBUFX2_LVT
   saed32lvt_c/AOBUFX4_LVT
   saed32lvt_c/AOINVX1_LVT
   saed32lvt_c/AOINVX2_LVT
   saed32lvt_c/AOINVX4_LVT

ICG reference list:
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT

Information: 'Cmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
CTS NDR rule list:
   Clock: PCI_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: PCI_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SDRAM_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: SYS_2x_CLK (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 4.13 sec, cpu time is 0 hr : 0 min : 4.13 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 3.3500 seconds to build cellmap data
Total 1.2700 seconds to load 48734 cell instances into cellmap
Moveable cells: 46006; Application fixed cells: 0; Macro cells: 0; User fixed cells: 2728
Average cell width 1.9601, cell height 1.6733, cell area 3.2807 for total 46006 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48635, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 105, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 6.20 sec, cpu time is 0 hr : 0 min : 6.18 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch' from (334.37, 145.43) to (212.01, 198.94). (CTS-106)
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Drc Mode Option: auto
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.936: func_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.900: func_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.936: func_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.900: func_best: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.936: test_worst: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.900: test_worst: 1
ABF: Best buffer=NBUFFX16_LVT: useInverter=false: effort=low: 4.936: test_best: 0
ABF: Best buffer=AOBUFX4_LVT: best inverter=AOINVX4_LVT: useInverter=true: effort=low: 2.900: test_best: 1
ABF: Core Area = 50 X 50 ()
Virtually optimized 9 out of 45862 cells
Virtually buffered 9 cell outputs
Back-annotation statistics for mode 'func'
  5071 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
Back-annotation statistics for mode 'test'
  5071 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Inst 'occ_int2/U1' did not get relocated
Inst 'occ_int2/fast_clk_2_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch' from (712.54, 38.42) to (536.22, 108.65). (CTS-106)
Information: Relocated the clock cell 'I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch' from (583.19, 132.06) to (516.31, 255.78). (CTS-106)
Inst 'occ_int2/U2' did not get relocated
Inst 'occ_int2/fast_clk_1_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch' from (256.39, 439.70) to (280.71, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch' from (250.62, 426.33) to (276.30, 422.98). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch' from (253.20, 426.33) to (276.61, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch' from (258.52, 429.67) to (285.58, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch' from (252.14, 433.02) to (280.41, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch' from (250.92, 429.67) to (275.54, 419.64). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch' from (256.54, 436.36) to (285.58, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch' from (259.13, 426.33) to (276.00, 426.33). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch' from (243.32, 429.67) to (268.55, 429.67). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch' from (237.85, 433.02) to (245.60, 439.70). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch' from (236.48, 426.33) to (254.42, 419.64). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch' from (227.51, 412.95) to (279.50, 433.02). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch' from (203.65, 426.33) to (181.61, 436.36). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch' from (203.80, 429.67) to (188.60, 443.05). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch' from (227.66, 436.36) to (236.94, 443.05). (CTS-106)
Information: Relocated the clock cell 'I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch' from (228.27, 433.02) to (213.07, 436.36). (CTS-106)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Inst 'occ_int2/U3' did not get relocated
Inst 'occ_int2/fast_clk_0_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_BLENDER_1/clk_gate_rem_green_reg/latch' from (501.57, 402.92) to (620.74, 289.22). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch' from (498.38, 406.26) to (780.94, 449.74). (CTS-106)
Information: Relocated the clock cell 'I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch' from (796.14, 433.02) to (797.97, 446.39). (CTS-106)
Inst 'I_CLOCKING/occ_int1/U1' did not get relocated
Inst 'I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg' did not get relocated
Inst 'I_CLOCKING/sys_clk_in_reg' did not get relocated
Inst 'occ_int2/slow_clk_2_clkgt/u_icg' did not get relocated
Information: Relocated the clock cell 'I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg' from (316.43, 11.67) to (319.78, 25.05). (CTS-106)
Information: Relocated the clock cell 'occ_int2/slow_clk_0_clkgt/u_icg' from (312.48, 11.67) to (319.78, 11.67). (CTS-106)
Information: Relocated the clock cell 'occ_int2/slow_clk_1_clkgt/u_icg' from (634.26, 15.02) to (696.74, 11.67). (CTS-106)
A total of 25 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 12.14 sec, cpu time is 0 hr : 0 min : 12.14 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48636, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 106, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 3. (TIM-112)
Running netlink placer..
Core Area = 50 X 47 ()
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 does not have valid location, buffer-tree root occ_int2/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 does not have valid location, buffer-tree root I_CLOCKING/occ_int1/U1/Y skipped
Information: The run time for netlink placement is 0 hr : 0 min : 1.44 sec, cpu time is 0 hr : 0 min : 1.44 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 384
 Number of ignore points = 0
 Added 8 Repeaters. Built 2 Repeater Levels
 Phase delay: I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK : (0.676 0.654) : skew = 0.022
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U1/Y
 Clocks:
     PCI_CLK (func), PCI_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.676441/__ min r/f: 0.654068/__) : skew = 0.022373 : I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
 Added 4 Repeaters. Built 3 Repeater Levels
 Phase delay: occ_int2/U1/A1 : (0.947 0.407) : skew = 0.540
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_2_clkgt/u_icg/GCLK
 Clocks:
     PCI_CLK (func), PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.946693/__ min r/f: 0.407009/__) : skew = 0.539684 : occ_int2/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_2_clkgt/u_icg/CLK : (1.182 0.642) : skew = 0.540
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = pclk
 Clocks:
     PCI_CLK (func), PCI_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[2]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.182041/__ min r/f: 0.642357/__) : skew = 0.539684 : occ_int2/fast_clk_2_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: pclk : (1.173 0.102) : skew = 1.071
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 25 Repeaters. Built 3 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK : (0.810 0.674) : skew = 0.136
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1343
 Number of ignore points = 0
 Added 24 Repeaters. Built 2 Repeater Levels
 Phase delay: I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK : (0.785 0.718) : skew = 0.067
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U2/Y
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 166
 Number of ignore points = 2
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: 0.810089/__ min r/f: 0.674286/__) : skew = 0.135803 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK
    2. Phase delay = (max r/f: __/0.784607 min r/f: __/0.717525) : skew = 0.067081 : I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
 Added 8 Repeaters. Built 3 Repeater Levels
 Phase delay: occ_int2/U2/A1 : (1.212 0.786) : skew = 0.427
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_1_clkgt/u_icg/GCLK
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.212463/1.147518 min r/f: 0.791969/0.785618) : skew = 0.426846 : occ_int2/U2/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_1_clkgt/u_icg/CLK : (1.533 1.101) : skew = 0.432
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sdram_clk
 Clocks:
     SDRAM_CLK (func), SDRAM_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[1]'. (CTS-062)
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.521931/1.533146 min r/f: 1.101418/1.171227) : skew = 0.431728 : occ_int2/fast_clk_1_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: sdram_clk : (1.548 0.142) : skew = 1.406
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK : (0.229 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK : (0.229 0.228) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK : (0.229 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK : (0.228 0.228) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK : (0.228 0.227) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK : (0.228 0.227) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK : (0.229 0.228) : skew = 0.001
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 9
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK : (0.227 0.227) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 5
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK : (0.173 0.173) : skew = 0.000
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 32
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK : (0.249 0.245) : skew = 0.004
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK : (0.181 0.179) : skew = 0.002
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 16
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK : (0.236 0.234) : skew = 0.003
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK : (0.230 0.229) : skew = 0.000
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 1558
 Number of ignore points = 0
 Added 30 Repeaters. Built 3 Repeater Levels
 Phase delay: I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK : (0.873 0.648) : skew = 0.225
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK : (0.466 0.466) : skew = 0.000
-------------------------------------------------------------
 Gate level 5 clock tree synthesis
 driving pin = I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK : (0.465 0.465) : skew = 0.000
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = occ_int2/U3/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 17
 Number of ignore points = 0
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Warning: Net occ_int2/clk[0] has MV violations. Buffering will be limited. (OPT-007)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/clk[0]'. (CTS-062)
Information: Exception 'va boundary pin' is applied on 'I_RISC_CORE/clk'. (CTS-062)
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: 0.248775/__ min r/f: 0.244579/__) : skew = 0.004196 : I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
    2. Phase delay = (max r/f: 0.236397/__ min r/f: 0.233879/__) : skew = 0.002518 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/CLK
    3. Phase delay = (max r/f: 0.229797/__ min r/f: 0.229340/__) : skew = 0.000458 : I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/CLK
    4. Phase delay = (max r/f: 0.229053/__ min r/f: 0.228653/__) : skew = 0.000401 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/CLK
    5. Phase delay = (max r/f: 0.228920/__ min r/f: 0.228329/__) : skew = 0.000591 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/CLK
    6. Phase delay = (max r/f: 0.228863/__ min r/f: 0.227947/__) : skew = 0.000916 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/CLK
    7. Phase delay = (max r/f: 0.228825/__ min r/f: 0.228577/__) : skew = 0.000248 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/CLK
    8. Phase delay = (max r/f: 0.228558/__ min r/f: 0.228386/__) : skew = 0.000172 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/CLK
    9. Phase delay = (max r/f: 0.228443/__ min r/f: 0.228310/__) : skew = 0.000134 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/CLK
   10. Phase delay = (max r/f: 0.228310/__ min r/f: 0.227432/__) : skew = 0.000877 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/CLK
   11. Phase delay = (max r/f: 0.227642/__ min r/f: 0.227203/__) : skew = 0.000439 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/CLK
   12. Phase delay = (max r/f: 0.227470/__ min r/f: 0.227203/__) : skew = 0.000267 : I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/CLK
   13. Phase delay = (max r/f: 0.180645/__ min r/f: 0.178852/__) : skew = 0.001793 : I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/CLK
   14. Phase delay = (max r/f: 0.180321/__ min r/f: 0.180092/__) : skew = 0.000229 : I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/CLK
   15. Phase delay = (max r/f: 0.172901/__ min r/f: 0.172710/__) : skew = 0.000191 : I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/CLK
   16. Phase delay = (max r/f: 0.141602/__ min r/f: 0.141468/__) : skew = 0.000134 : I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/CLK
 Added 8 Repeaters. Built 6 Repeater Levels
 Phase delay: occ_int2/U3/A1 : (0.746 0.407) : skew = 0.339
-------------------------------------------------------------
 Gate level 4 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/U1/Y
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test),
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 146
 Number of ignore points = 0
 Number of gates with existing phase delay = 3
    1. Phase delay = (max r/f: 0.872841/__ min r/f: 0.647545/__) : skew = 0.225296 : I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
    2. Phase delay = (max r/f: 0.465984/__ min r/f: 0.465813/__) : skew = 0.000172 : I_CONTEXT_MEM/clk_gate_ram_write_addr_reg/latch/CLK
    3. Phase delay = (max r/f: 0.465164/__ min r/f: 0.465107/__) : skew = 0.000057 : I_CONTEXT_MEM/clk_gate_ram_read_addr_reg/latch/CLK
Creating OCV partitions
 Added 13 Repeaters. Built 5 Repeater Levels
 Phase delay: I_CLOCKING/occ_int1/U1/A1 : (1.014 0.585) : skew = 0.429
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/fast_clk_0_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.746384/__ min r/f: 0.407257/__) : skew = 0.339127 : occ_int2/U3/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/fast_clk_0_clkgt/u_icg/CLK : (1.026 0.687) : skew = 0.339
-------------------------------------------------------------
 Gate level 3 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.013508/__ min r/f: 0.584774/__) : skew = 0.428734 : I_CLOCKING/occ_int1/U1/A1
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK : (1.300 0.871) : skew = 0.429
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/sys_clk_in_reg/Q
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.299858/__ min r/f: 0.871124/__) : skew = 0.428734 : I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/sys_clk_in_reg/CLK : (1.643 0.418) : skew = 1.225
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = sys_2x_clk
 Clocks:
     SYS_2x_CLK (func), SYS_2x_CLK (test)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
Information: Exception 'timing' is applied on 'occ_int2/fast_clk[0]'. (CTS-062)
 Number of gates with existing phase delay = 2
    1. Phase delay = (max r/f: 1.642876/__ min r/f: 0.417862/__) : skew = 1.225014 : I_CLOCKING/sys_clk_in_reg/CLK
    2. Phase delay = (max r/f: 1.026402/__ min r/f: 0.687275/__) : skew = 0.339127 : occ_int2/fast_clk_0_clkgt/u_icg/CLK
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_2_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.894279/__ min r/f: 0.354595/__) : skew = 0.539684 : occ_int2/U1/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_2_clkgt/u_icg/CLK : (1.188 0.649) : skew = 0.540
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 2
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.980854/__ min r/f: 0.552082/__) : skew = 0.428772 : I_CLOCKING/occ_int1/U1/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK : (1.284 0.408) : skew = 0.876
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_0_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.736408/__ min r/f: 0.397282/__) : skew = 0.339127 : occ_int2/U3/A3
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_0_clkgt/u_icg/CLK : (1.019 0.451) : skew = 0.568
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = occ_int2/slow_clk_1_clkgt/u_icg/GCLK
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 1.155109/1.075420 min r/f: 0.737286/0.714493) : skew = 0.440617 : occ_int2/U2/A3
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: occ_int2/slow_clk_1_clkgt/u_icg/CLK : (1.451 1.030) : skew = 0.421
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = ate_clk
 Clocks:
     ate_clk (test)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
 Number of gates with existing phase delay = 4
    1. Phase delay = (max r/f: 1.448154/1.451473 min r/f: 1.030331/1.090641) : skew = 0.421143 : occ_int2/slow_clk_1_clkgt/u_icg/CLK
    2. Phase delay = (max r/f: 1.283970/0.407505 min r/f: 0.855198/0.407505) : skew = 0.876465 : I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
    3. Phase delay = (max r/f: 1.188221/__ min r/f: 0.648537/__) : skew = 0.539684 : occ_int2/slow_clk_2_clkgt/u_icg/CLK
    4. Phase delay = (max r/f: 1.018639/0.452728 min r/f: 0.679512/0.451107) : skew = 0.567532 : occ_int2/slow_clk_0_clkgt/u_icg/CLK
 Added 1 Repeater. Built 1 Repeater Level
 Phase delay: ate_clk : (1.616 0.332) : skew = 1.283
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 1 min : 16.58 sec, cpu time is 0 hr : 1 min : 17.72 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
* PD jump Gates (sorted by PD jump): Largest latency jumps (> 0.500000)

Clock         Phase     PD Jump   Buf/inv   Sinks     Gates     From Pin  To Pin
Root          Delay
----------------------------------------------------------------------------------------------------
SDRAM_CLK     0.9201    0.9201    8         134       34        occ_int2/U2/Y I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_6_/CLK
--------------------------------------------------------------------------------
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: Relocated the clock cell 'U194' from (438.18, 11.67) to (438.03, 11.67). (CTS-106)
Inst 'I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349' did not get relocated
Running netlink placer..
Core Area = 50 X 47 ()
-------------------------------------------------------------
 Gate level 3 clock DRC fixing
 driving pin = U194/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 1
-------------------------------------------------------------
 Gate level 2 clock DRC fixing
 driving pin = I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25349/Y
 Clocks:
     SDRAM_CLK (func)
 Design rule constraints:
     max transition  = 0.150000
     max capacitance = 600.000000
 Number of loads = 2
 Added 1 Repeater. Built 1 Repeater Level
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.79 sec, cpu time is 0 hr : 0 min : 0.79 sec. (CTS-104)
There are 167 buffers and 0 inverters added (total area 833.08) by Clock Tree Synthesis.
Information: 0 out of 203 clock cells have been moved due to NDR or via ladder related legalization rules.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_54 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_52 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/ram_read_addr_0_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/ZBUF_39_50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/ZBUF_53_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/ZBUF_175_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf271 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf271 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net p_abuf271 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf476 has no valid shapes to connect. (ZRT-100)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Total number of global routed clock nets: 207
Information: The run time for clock net global routing is 0 hr : 0 min : 17.67 sec, cpu time is 0 hr : 0 min : 17.67 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48805 nets, 207 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48802, routed nets = 207, across physical hierarchy nets = 0, parasitics cached nets = 275, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 9. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Thu May 18 14:36:36 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6962       1.2568           63       0.0238       0.0540           85     410.1884     549.4594
                                                                                                                            
SDRAM_CLK                  1.3650       1.2280          100       0.0000       0.0296           59     332.1662     353.5143
                                                                                                                            
PCI_CLK                    1.1889       1.0881            0       0.0000       0.0000           14      66.8399      81.5802
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3885       0.3074           63       0.0000       0.0519           85     410.1884     549.4594
                                                                                                                            
SDRAM_CLK                  0.2746       0.2482          115       0.0000       0.0370           59     332.1662     353.5143
                                                                                                                            
PCI_CLK                    0.2612       0.2385            0       0.0000       0.0000           14      66.8399      81.5802
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.6962       1.2568           54       0.0000       0.0540           85     410.1884     549.4594
                                                                                                                            
SDRAM_CLK                  1.3650       1.2280           80       0.0000       0.0296           59     332.1662     353.5143
                                                                                                                            
PCI_CLK                    1.1889       1.0881            0       0.0000       0.0000           14      66.8399      81.5802
                                                                                                                            
ate_clk                    1.4741       1.1055           30       0.0000       0.0540          143     768.2773     934.9958
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3885       0.3074           54       0.0000       0.0519           85     410.1884     549.4594
                                                                                                                            
SDRAM_CLK                  0.2746       0.2482           92       0.0000       0.0370           59     332.1662     353.5143
                                                                                                                            
PCI_CLK                    0.2612       0.2385            0       0.0000       0.0000           14      66.8399      81.5802
                                                                                                                            
ate_clk                    0.2913       0.2427           33       0.0000       0.0519          143     768.2773     934.9958
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2568; ID = 1.6962; NetsWithDRC = 9; Worst Tran/Cap cost = 0.0238/53.9558; ClockBufCount = 85; ClockBufArea = 410.1884; ClockCellArea = 549.4594; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3074; ID = 0.3885; NetsWithDRC = 9; Worst Tran/Cap cost = 0.0000/51.8815; ClockBufCount = 85; ClockBufArea = 410.1884; ClockCellArea = 549.4594; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Resized 2 cell(s), relocated 2 cell(s), cloned 2 repeater(s) and inserted 11 buffer(s)/inverter(s)
Cloned 2 repeater gate(s)
Ran incremental ZGR 23 time(s) for 58 net(s) and restored ZGR 14 time(s) for 33 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.3002; ID = 1.7396; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 98; ClockBufArea = 489.4814; ClockCellArea = 628.7523; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3074; ID = 0.3885; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 98; ClockBufArea = 489.4814; ClockCellArea = 628.7523; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 7.95 sec, cpu time is 0 hr : 0 min : 7.95 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.3002; ID = 1.7396; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 98; ClockBufArea = 489.4814; ClockCellArea = 628.7523; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.3074; ID = 0.3885; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 98; ClockBufArea = 489.4814; ClockCellArea = 628.7523; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.3002; ID = 1.7396; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 98; ClockBufArea = 489.4814; ClockCellArea = 628.7523; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.3074; ID = 0.3885; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 98; ClockBufArea = 489.4814; ClockCellArea = 628.7523; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.31 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2280; ID = 1.3650; NetsWithDRC = 20; Worst Tran/Cap cost = 0.0000/29.6116; ClockBufCount = 62; ClockBufArea = 342.3320; ClockCellArea = 363.6801; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2482; ID = 0.2746; NetsWithDRC = 23; Worst Tran/Cap cost = 0.0000/37.0489; ClockBufCount = 62; ClockBufArea = 342.3320; ClockCellArea = 363.6801; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Drc Mode Option: auto
Resized 0 cell(s), relocated 2 cell(s), cloned 17 repeater(s) and inserted 16 buffer(s)/inverter(s)
Cloned 17 repeater gate(s)
Ran incremental ZGR 49 time(s) for 131 net(s) and restored ZGR 18 time(s) for 44 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.3351; ID = 1.4721; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 543.6140; ClockCellArea = 564.9621; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2523; ID = 0.2786; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 543.6140; ClockCellArea = 564.9621; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 15.38 sec, cpu time is 0 hr : 0 min : 15.38 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.3351; ID = 1.4721; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 543.6140; ClockCellArea = 564.9621; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2523; ID = 0.2786; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 543.6140; ClockCellArea = 564.9621; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.3351; ID = 1.4721; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 543.6140; ClockCellArea = 564.9621; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2523; ID = 0.2786; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 95; ClockBufArea = 543.6140; ClockCellArea = 564.9621; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.58 sec, cpu time is 0 hr : 0 min : 0.57 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0881; ID = 1.1889; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2385; ID = 0.2612; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0881; ID = 1.1889; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2385; ID = 0.2612; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.0881; ID = 1.1889; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2385; ID = 0.2612; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.0881; ID = 1.1889; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2385; ID = 0.2612; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 1.2125; ID = 1.5812; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/4.4911; ClockBufCount = 192; ClockBufArea = 1059.0181; ClockCellArea = 1225.7366; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2515; ID = 0.3001; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/2.0982; ClockBufCount = 192; ClockBufArea = 1059.0181; ClockCellArea = 1225.7366; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 1 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 1 time(s) for 2 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 1.2666; ID = 1.5843; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 192; ClockBufArea = 1060.2888; ClockCellArea = 1227.0072; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2621; ID = 0.3003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 192; ClockBufArea = 1060.2888; ClockCellArea = 1227.0072; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 1.07 sec, cpu time is 0 hr : 0 min : 1.07 sec.
Finished Initial DRC Fixing at Thu May 18 14:37:04 2023 (elapsed: 0:00:27)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7396       1.3002            0       0.0000       0.0000           98     489.4814     628.7523
                          +0.0434      +0.0434          -63      -0.0238      -0.0540          +13     +79.2929     +79.2929
SDRAM_CLK                  1.4721       1.3351            0       0.0000       0.0000           92     533.4482     554.7963
                          +0.1070      +0.1070         -100      +0.0000      -0.0296          +33    +201.2820    +201.2820
PCI_CLK                    1.1889       1.0881            0       0.0000       0.0000           14      66.8399      81.5802
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3885       0.3074            0       0.0000       0.0000           98     489.4814     628.7523
                          +0.0000      +0.0000          -63      +0.0000      -0.0519          +13     +79.2929     +79.2929
SDRAM_CLK                  0.2786       0.2523            0       0.0000       0.0000           92     533.4482     554.7963
                          +0.0040      +0.0040         -115      +0.0000      -0.0370          +33    +201.2820    +201.2820
PCI_CLK                    0.2612       0.2385            0       0.0000       0.0000           14      66.8399      81.5802
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7396       1.3002            0       0.0000       0.0000           98     489.4814     628.7523
                          +0.0434      +0.0434          -54      +0.0000      -0.0540          +13     +79.2929     +79.2929
SDRAM_CLK                  1.4721       1.3351            0       0.0000       0.0000           92     533.4482     554.7963
                          +0.1070      +0.1070          -80      +0.0000      -0.0296          +33    +201.2820    +201.2820
PCI_CLK                    1.1889       1.0881            0       0.0000       0.0000           14      66.8399      81.5802
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    1.5843       1.2666            0       0.0000       0.0000          189    1050.1230    1216.8414
                          +0.1102      +0.1611          -30      +0.0000      -0.0540          +46    +281.8457    +281.8457
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3885       0.3074            0       0.0000       0.0000           98     489.4814     628.7523
                          +0.0000      +0.0000          -54      +0.0000      -0.0519          +13     +79.2929     +79.2929
SDRAM_CLK                  0.2786       0.2523            0       0.0000       0.0000           92     533.4482     554.7963
                          +0.0040      +0.0040          -92      +0.0000      -0.0370          +33    +201.2820    +201.2820
PCI_CLK                    0.2612       0.2385            0       0.0000       0.0000           14      66.8399      81.5802
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    0.3003       0.2621            0       0.0000       0.0000          189    1050.1230    1216.8414
                          +0.0090      +0.0194          -33      +0.0000      -0.0519          +46    +281.8457    +281.8457
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 29.46 sec, cpu time is 0 hr : 0 min : 29.96 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Thu May 18 14:37:06 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7396       1.3002            0       0.0000       0.0000           98     489.4814     628.7523
                                                                                                                            
SDRAM_CLK                  1.4721       1.3351            0       0.0000       0.0000           92     533.4482     554.7963
                                                                                                                            
PCI_CLK                    1.1889       1.0881            0       0.0000       0.0000           14      66.8399      81.5802
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3885       0.3074            0       0.0000       0.0000           98     489.4814     628.7523
                                                                                                                            
SDRAM_CLK                  0.2786       0.2523            0       0.0000       0.0000           92     533.4482     554.7963
                                                                                                                            
PCI_CLK                    0.2612       0.2385            0       0.0000       0.0000           14      66.8399      81.5802
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.7396       1.3002            0       0.0000       0.0000           98     489.4814     628.7523
                                                                                                                            
SDRAM_CLK                  1.4721       1.3351            0       0.0000       0.0000           92     533.4482     554.7963
                                                                                                                            
PCI_CLK                    1.1889       1.0881            0       0.0000       0.0000           14      66.8399      81.5802
                                                                                                                            
ate_clk                    1.5843       1.2666            0       0.0000       0.0000          189    1050.1230    1216.8414
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3885       0.3074            0       0.0000       0.0000           98     489.4814     628.7523
                                                                                                                            
SDRAM_CLK                  0.2786       0.2523            0       0.0000       0.0000           92     533.4482     554.7963
                                                                                                                            
PCI_CLK                    0.2612       0.2385            0       0.0000       0.0000           14      66.8399      81.5802
                                                                                                                            
ate_clk                    0.3003       0.2621            0       0.0000       0.0000          189    1050.1230    1216.8414
                                                                                                                            
-------------------------------------------------------------
Optimizing clock tree
clock: SYS_2x_CLK mode: func root: sys_2x_clk
clock: SDRAM_CLK mode: func root: sdram_clk
clock: PCI_CLK mode: func root: pclk
clock: ate_clk mode: test root: ate_clk
Clock QoR Before Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.3002; ID = 1.7396; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 98; ClockBufArea = 489.4814; ClockCellArea = 628.7523; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.3074; ID = 0.3885; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 98; ClockBufArea = 489.4814; ClockCellArea = 628.7523; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.3351; ID = 1.4721; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 92; ClockBufArea = 533.4482; ClockCellArea = 554.7963; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2523; ID = 0.2786; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 92; ClockBufArea = 533.4482; ClockCellArea = 554.7963; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.0881; ID = 1.1889; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2385; ID = 0.2612; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 14; ClockBufArea = 66.8399; ClockCellArea = 81.5802; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Pre Optimization: GlobalSkew = 1.2666; ID = 1.5843; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 189; ClockBufArea = 1050.1230; ClockCellArea = 1216.8414; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2621; ID = 0.3003; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 189; ClockBufArea = 1050.1230; ClockCellArea = 1216.8414; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Network Flow Based Optimization:
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf476 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Default network flow optimizer made 238 successful improvements out of 550 iterations
Resized 38, relocated 51, deleted 18, inserted 83, sizeUp Relocated 2 cells
The elapsed time for network flow optimization is 0 hr : 1 min : 1.28 sec, cpu time is 0 hr : 1 min : 2.37 sec.
Ran incremental ZGR 722 time(s) for 1424 net(s) and restored ZGR 350 time(s) for 652 net(s)
Clock Qor After Network Flow Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1384; ID = 1.5911; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 115; ClockBufArea = 522.2659; ClockCellArea = 661.2827; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0379            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.3593            0.3214          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.3595            0.0001          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
  (3) 0.5595            0.2001          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
  (4) 0.5595            0.0000          I_CLOCKING/occ_int1/U1/A1
  (5) 0.6725            0.1130          I_CLOCKING/occ_int1/U1/Y
  (6) 0.6725            0.0000          I_CLOCKING/occ_int1/cts_buf_702632375/A
  (7) 0.7999            0.1274          I_CLOCKING/occ_int1/cts_buf_702632375/Y
  (8) 0.8305            0.0306          I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
  (9) 1.0910            0.2605          I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
  (10) 1.0911           0.0001          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_691332262/A
  (11) 1.1955           0.1044          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_691332262/Y
  (12) 1.1965           0.0010          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_690732256/A
  (13) 1.3278           0.1313          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_690732256/Y
  (14) 1.3452           0.0174          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_687032219/A
  (15) 1.4703           0.1250          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_687032219/Y
  (16) 1.4705           0.0002          I_BLENDER_0/cto_buf_drc_32779/A
  (17) 1.5887           0.1182          I_BLENDER_0/cto_buf_drc_32779/Y
  (18) 1.5911           0.0024          I_BLENDER_0/mega_shift_reg_3__3_/CLK
Shortest path:
  (0) 0.0379            0.0000          I_CLOCKING/sys_clk_in_reg/CLK
  (1) 0.3593            0.3214          I_CLOCKING/sys_clk_in_reg/Q
  (2) 0.3595            0.0001          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/CLK
  (3) 0.5595            0.2001          I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg/GCLK
  (4) 0.5595            0.0000          I_CLOCKING/occ_int1/U1/A1
  (5) 0.6725            0.1130          I_CLOCKING/occ_int1/U1/Y
  (6) 0.6725            0.0000          I_CLOCKING/occ_int1/cts_buf_702632375/A
  (7) 0.7999            0.1274          I_CLOCKING/occ_int1/cts_buf_702632375/Y
  (8) 0.8303            0.0304          I_CLOCKING/occ_int1/cts_buf_702232371/A
  (9) 0.9560            0.1256          I_CLOCKING/occ_int1/cts_buf_702232371/Y
  (10) 0.9566           0.0007          I_CLOCKING/occ_int1/cts_buf_701832367/A
  (11) 1.0904           0.1338          I_CLOCKING/occ_int1/cts_buf_701832367/Y
  (12) 1.0935           0.0031          I_CLOCKING/occ_int1/cts_buf_701432363/A
  (13) 1.2344           0.1408          I_CLOCKING/occ_int1/cts_buf_701432363/Y
  (14) 1.2751           0.0408          I_CLOCKING/occ_int1/cts_buf_700132350/A
  (15) 1.4426           0.1675          I_CLOCKING/occ_int1/cts_buf_700132350/Y
  (16) 1.4527           0.0101          I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_2/CE2
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0371; ID = 0.3409; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 115; ClockBufArea = 522.2659; ClockCellArea = 661.2827; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Longest path:
  (0) 0.0056            0.0000          cts_dlydt_32443/A
  (1) 0.0229            0.0173          cts_dlydt_32443/Y
  (2) 0.0230            0.0000          cto_buf_33108/A
  (3) 0.0373            0.0143          cto_buf_33108/Y
  (4) 0.0373            0.0000          cto_buf_33105/A
  (5) 0.0615            0.0242          cto_buf_33105/Y
  (6) 0.0629            0.0014          cts_dlydt_32442/A
  (7) 0.0865            0.0236          cts_dlydt_32442/Y
  (8) 0.0866            0.0001          occ_int2/fast_clk_0_clkgt/cto_buf_33189/A
  (9) 0.1050            0.0184          occ_int2/fast_clk_0_clkgt/cto_buf_33189/Y
  (10) 0.1053           0.0002          occ_int2/fast_clk_0_clkgt/cto_buf_33113/A
  (11) 0.1207           0.0155          occ_int2/fast_clk_0_clkgt/cto_buf_33113/Y
  (12) 0.1208           0.0001          occ_int2/fast_clk_0_clkgt/u_icg/CLK
  (13) 0.1613           0.0406          occ_int2/fast_clk_0_clkgt/u_icg/GCLK
  (14) 0.1614           0.0000          occ_int2/fast_clk_0_clkgt/cts_buf_703132380/A
  (15) 0.1754           0.0140          occ_int2/fast_clk_0_clkgt/cts_buf_703132380/Y
  (16) 0.1754           0.0000          occ_int2/U3/A1
  (17) 0.1992           0.0238          occ_int2/U3/Y
  (18) 0.1992           0.0000          occ_int2/cts_buf_696032309/A
  (19) 0.2238           0.0246          occ_int2/cts_buf_696032309/Y
  (20) 0.2349           0.0111          cts_buf_695632305/A
  (21) 0.2571           0.0222          cts_buf_695632305/Y
  (22) 0.2574           0.0003          I_RISC_CORE/cts_buf_694432293/A
  (23) 0.2774           0.0199          I_RISC_CORE/cts_buf_694432293/Y
  (24) 0.2784           0.0010          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/CLK
  (25) 0.3131           0.0348          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  (26) 0.3132           0.0000          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/A
  (27) 0.3358           0.0226          I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/cts_buf_667232021/Y
  (28) 0.3409           0.0051          I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK
Shortest path:
  (0) 0.0056            0.0000          cts_dlydt_32443/A
  (1) 0.0229            0.0173          cts_dlydt_32443/Y
  (2) 0.0230            0.0000          cto_buf_33108/A
  (3) 0.0373            0.0143          cto_buf_33108/Y
  (4) 0.0373            0.0000          cto_buf_33105/A
  (5) 0.0615            0.0242          cto_buf_33105/Y
  (6) 0.0629            0.0014          cts_dlydt_32442/A
  (7) 0.0865            0.0236          cts_dlydt_32442/Y
  (8) 0.0868            0.0003          occ_int2/U_clk_control_i_0/cts_dlydt_32453/A
  (9) 0.1171            0.0303          occ_int2/U_clk_control_i_0/cts_dlydt_32453/Y
  (10) 0.1218           0.0047          occ_int2/U_clk_control_i_0/cts_dlydt_32456/A
  (11) 0.1462           0.0244          occ_int2/U_clk_control_i_0/cts_dlydt_32456/Y
  (12) 0.1508           0.0046          occ_int2/U_clk_control_i_0/cts_dlydt_32459/A
  (13) 0.1729           0.0221          occ_int2/U_clk_control_i_0/cts_dlydt_32459/Y
  (14) 0.1765           0.0036          occ_int2/U_clk_control_i_0/cts_dlydt_32461/A
  (15) 0.1968           0.0204          occ_int2/U_clk_control_i_0/cts_dlydt_32461/Y
  (16) 0.1970           0.0002          occ_int2/U_clk_control_i_0/cts_dlydt_32462/A
  (17) 0.2207           0.0237          occ_int2/U_clk_control_i_0/cts_dlydt_32462/Y
  (18) 0.2217           0.0010          occ_int2/U_clk_control_i_0/cts_dlydt_32460/A
  (19) 0.2459           0.0242          occ_int2/U_clk_control_i_0/cts_dlydt_32460/Y
  (20) 0.2469           0.0010          occ_int2/U_clk_control_i_0/cts_dlydt_32458/A
  (21) 0.2761           0.0292          occ_int2/U_clk_control_i_0/cts_dlydt_32458/Y
  (22) 0.2798           0.0037          occ_int2/U_clk_control_i_0/cts_dlydt_32452/A
  (23) 0.3038           0.0240          occ_int2/U_clk_control_i_0/cts_dlydt_32452/Y
  (24) 0.3038           0.0000          occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]/CLK
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1635; ID = 1.3474; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 110; ClockBufArea = 548.6969; ClockCellArea = 570.0450; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0341            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.2966            0.2625          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.2966            0.0000          occ_int2/U2/A1
  (3) 0.4729            0.1763          occ_int2/U2/Y
  (4) 0.4730            0.0000          occ_int2/cts_buf_657531924/A
  (5) 0.6095            0.1366          occ_int2/cts_buf_657531924/Y
  (6) 0.6271            0.0176          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 0.9499            0.3228          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 0.9510            0.0011          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_652731876/A
  (9) 1.1143            0.1633          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_652731876/Y
  (10) 1.1194           0.0051          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_650331852/A
  (11) 1.2276           0.1082          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_650331852/Y
  (12) 1.2277           0.0000          I_SDRAM_TOP/I_SDRAM_IF/cto_buf_drc_32812/A
  (13) 1.3450           0.1173          I_SDRAM_TOP/I_SDRAM_IF/cto_buf_drc_32812/Y
  (14) 1.3474           0.0024          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__15_/CLK
Shortest path:
  (0) 0.0299            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.2289            0.1990          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.2289            0.0000          occ_int2/U2/A1
  (3) 0.3690            0.1401          occ_int2/U2/Y
  (4) 0.3690            0.0000          occ_int2/cto_buf_33235/A
  (5) 0.4508            0.0818          occ_int2/cto_buf_33235/Y
  (6) 0.4508            0.0000          occ_int2/cto_buf_33220/A
  (7) 0.5385            0.0877          occ_int2/cto_buf_33220/Y
  (8) 0.5387            0.0002          occ_int2/cto_buf_33212/A
  (9) 0.6281            0.0894          occ_int2/cto_buf_33212/Y
  (10) 0.6284           0.0003          occ_int2/cto_buf_33191/A
  (11) 0.7208           0.0924          occ_int2/cto_buf_33191/Y
  (12) 0.7209           0.0001          occ_int2/cts_buf_657131920/A
  (13) 0.8436           0.1227          occ_int2/cts_buf_657131920/Y
  (14) 0.8453           0.0017          occ_int2/cts_buf_656731916/A
  (15) 1.0063           0.1610          occ_int2/cts_buf_656731916/Y
  (16) 1.0306           0.0243          occ_int2/buf_drc_cln32798/A
  (17) 1.1837           0.1531          occ_int2/buf_drc_cln32798/Y
  (18) 1.1839           0.0002          I_SDRAM_TOP/I_SDRAM_IF/sync_control_bus_reg_6_/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0250; ID = 0.2566; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 110; ClockBufArea = 548.6969; ClockCellArea = 570.0450; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Longest path:
  (0) 0.0050            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0445            0.0394          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0445            0.0000          occ_int2/U2/A1
  (3) 0.0762            0.0318          occ_int2/U2/Y
  (4) 0.0762            0.0000          occ_int2/cto_buf_33235/A
  (5) 0.0913            0.0151          occ_int2/cto_buf_33235/Y
  (6) 0.0913            0.0000          occ_int2/cto_buf_33220/A
  (7) 0.1105            0.0192          occ_int2/cto_buf_33220/Y
  (8) 0.1106            0.0001          occ_int2/cto_buf_33212/A
  (9) 0.1292            0.0185          occ_int2/cto_buf_33212/Y
  (10) 0.1294           0.0003          occ_int2/cto_buf_33191/A
  (11) 0.1478           0.0184          occ_int2/cto_buf_33191/Y
  (12) 0.1479           0.0001          occ_int2/cts_buf_657131920/A
  (13) 0.1741           0.0262          occ_int2/cts_buf_657131920/Y
  (14) 0.1759           0.0018          occ_int2/cts_buf_656731916/A
  (15) 0.2004           0.0245          occ_int2/cts_buf_656731916/Y
  (16) 0.2215           0.0211          occ_int2/buf_drc_cln32798/A
  (17) 0.2503           0.0288          occ_int2/buf_drc_cln32798/Y
  (18) 0.2566           0.0064          I_SDRAM_TOP/I_SDRAM_IF/sync_control_bus_reg_2_/CLK
Shortest path:
  (0) 0.0060            0.0000          occ_int2/fast_clk_1_clkgt/u_icg/CLK
  (1) 0.0441            0.0381          occ_int2/fast_clk_1_clkgt/u_icg/GCLK
  (2) 0.0441            0.0000          occ_int2/U2/A1
  (3) 0.0713            0.0271          occ_int2/U2/Y
  (4) 0.0713            0.0000          occ_int2/cto_buf_33235/A
  (5) 0.0868            0.0155          occ_int2/cto_buf_33235/Y
  (6) 0.0868            0.0000          occ_int2/cto_buf_33220/A
  (7) 0.1046            0.0178          occ_int2/cto_buf_33220/Y
  (8) 0.1048            0.0001          occ_int2/cto_buf_33212/A
  (9) 0.1232            0.0184          occ_int2/cto_buf_33212/Y
  (10) 0.1235           0.0003          occ_int2/cto_buf_33191/A
  (11) 0.1408           0.0174          occ_int2/cto_buf_33191/Y
  (12) 0.1409           0.0001          occ_int2/cts_buf_657131920/A
  (13) 0.1677           0.0268          occ_int2/cts_buf_657131920/Y
  (14) 0.1695           0.0017          occ_int2/buf_drc_cln32796/A
  (15) 0.1977           0.0283          occ_int2/buf_drc_cln32796/Y
  (16) 0.1995           0.0018          occ_int2/cts_buf_656231911/A
  (17) 0.2276           0.0281          occ_int2/cts_buf_656231911/Y
  (18) 0.2317           0.0040          I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0348; ID = 0.9826; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0132            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.1922            0.1790          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.1922            0.0000          occ_int2/U1/A1
  (3) 0.3039            0.1117          occ_int2/U1/Y
  (4) 0.3039            0.0000          occ_int2/cts_buf_597831327/A
  (5) 0.4259            0.1220          occ_int2/cts_buf_597831327/Y
  (6) 0.4444            0.0185          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.7046            0.2602          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.7046            0.0001          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33016/A
  (9) 0.8265            0.1219          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33016/Y
  (10) 0.8302           0.0037          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594131290/A
  (11) 0.9692           0.1390          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594131290/Y
  (12) 0.9826           0.0134          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__28_/CLK
Shortest path:
  (0) 0.0132            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.1922            0.1790          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.1922            0.0000          occ_int2/U1/A1
  (3) 0.3039            0.1117          occ_int2/U1/Y
  (4) 0.3039            0.0000          occ_int2/cts_buf_597831327/A
  (5) 0.4259            0.1220          occ_int2/cts_buf_597831327/Y
  (6) 0.4293            0.0035          cto_buf_33251/A
  (7) 0.5308            0.1015          cto_buf_33251/Y
  (8) 0.5311            0.0002          cto_buf_33243/A
  (9) 0.6399            0.1088          cto_buf_33243/Y
  (10) 0.6406           0.0007          cto_buf_33239/A
  (11) 0.7839           0.1433          cto_buf_33239/Y
  (12) 0.7857           0.0017          cts_buf_596631315/A
  (13) 0.9458           0.1601          cts_buf_596631315/Y
  (14) 0.9478           0.0020          I_CLOCKING/pci_rst_n_buf_reg/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0282; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Longest path:
  (0) 0.0024            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0411            0.0388          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0411            0.0000          occ_int2/U1/A1
  (3) 0.0665            0.0254          occ_int2/U1/Y
  (4) 0.0665            0.0000          occ_int2/cts_buf_597831327/A
  (5) 0.0894            0.0229          occ_int2/cts_buf_597831327/Y
  (6) 0.1054            0.0160          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK
  (7) 0.1535            0.0481          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/GCLK
  (8) 0.1535            0.0001          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33016/A
  (9) 0.1761            0.0226          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cto_buf_cln_33016/Y
  (10) 0.1795           0.0033          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594131290/A
  (11) 0.2062           0.0267          I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/cts_buf_594131290/Y
  (12) 0.2196           0.0134          I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__28_/CLK
Shortest path:
  (0) 0.0024            0.0000          occ_int2/fast_clk_2_clkgt/u_icg/CLK
  (1) 0.0411            0.0388          occ_int2/fast_clk_2_clkgt/u_icg/GCLK
  (2) 0.0411            0.0000          occ_int2/U1/A1
  (3) 0.0665            0.0254          occ_int2/U1/Y
  (4) 0.0665            0.0000          occ_int2/cts_buf_597831327/A
  (5) 0.0894            0.0229          occ_int2/cts_buf_597831327/Y
  (6) 0.0919            0.0025          cto_buf_33251/A
  (7) 0.1106            0.0188          cto_buf_33251/Y
  (8) 0.1109            0.0002          cto_buf_33243/A
  (9) 0.1323            0.0214          cto_buf_33243/Y
  (10) 0.1329           0.0006          cto_buf_33239/A
  (11) 0.1595           0.0266          cto_buf_33239/Y
  (12) 0.1614           0.0019          cts_buf_596631315/A
  (13) 0.1894           0.0280          cts_buf_596631315/Y
  (14) 0.1914           0.0020          I_CLOCKING/pci_rst_n_buf_reg/CLK
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1837; ID = 1.4233; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 1102.4767; ClockCellArea = 1268.9410; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.1013            0.0000          occ_int2/slow_clk_1_clkgt/u_icg/CLK
  (1) 0.4388            0.3375          occ_int2/slow_clk_1_clkgt/u_icg/GCLK
  (2) 0.4388            0.0000          occ_int2/U2/A3
  (3) 0.5588            0.1201          occ_int2/U2/Y
  (4) 0.5589            0.0000          occ_int2/cts_buf_657531924/A
  (5) 0.6856            0.1267          occ_int2/cts_buf_657531924/Y
  (6) 0.7032            0.0176          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/CLK
  (7) 1.0258            0.3226          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/GCLK
  (8) 1.0269            0.0011          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_652731876/A
  (9) 1.1902            0.1633          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_652731876/Y
  (10) 1.1953           0.0051          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_650331852/A
  (11) 1.3036           0.1082          I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/cts_buf_650331852/Y
  (12) 1.3036           0.0000          I_SDRAM_TOP/I_SDRAM_IF/cto_buf_drc_32812/A
  (13) 1.4209           0.1173          I_SDRAM_TOP/I_SDRAM_IF/cto_buf_drc_32812/Y
  (14) 1.4233           0.0024          I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__15_/CLK
Shortest path:
  (0) 0.0892            0.0000          occ_int2/slow_clk_1_clkgt/u_icg/CLK
  (1) 0.3325            0.2433          occ_int2/slow_clk_1_clkgt/u_icg/GCLK
  (2) 0.3325            0.0000          occ_int2/U2/A3
  (3) 0.4311            0.0987          occ_int2/U2/Y
  (4) 0.4312            0.0000          occ_int2/cto_buf_33235/A
  (5) 0.5078            0.0766          occ_int2/cto_buf_33235/Y
  (6) 0.5078            0.0000          occ_int2/cto_buf_33220/A
  (7) 0.5943            0.0865          occ_int2/cto_buf_33220/Y
  (8) 0.5945            0.0002          occ_int2/cto_buf_33212/A
  (9) 0.6838            0.0894          occ_int2/cto_buf_33212/Y
  (10) 0.6841           0.0003          occ_int2/cto_buf_33191/A
  (11) 0.7765           0.0924          occ_int2/cto_buf_33191/Y
  (12) 0.7766           0.0001          occ_int2/cts_buf_657131920/A
  (13) 0.8994           0.1227          occ_int2/cts_buf_657131920/Y
  (14) 0.9011           0.0017          occ_int2/cts_buf_656731916/A
  (15) 1.0621           0.1610          occ_int2/cts_buf_656731916/Y
  (16) 1.0864           0.0243          occ_int2/buf_drc_cln32798/A
  (17) 1.2395           0.1531          occ_int2/buf_drc_cln32798/Y
  (18) 1.2396           0.0002          I_SDRAM_TOP/I_SDRAM_IF/sync_control_bus_reg_6_/CLK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0574; ID = 0.2921; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 1102.4767; ClockCellArea = 1268.9410; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
Longest path:
  (0) 0.0065            0.0000          I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
  (1) 0.0514            0.0449          I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
  (2) 0.0514            0.0000          I_CLOCKING/occ_int1/slow_clk_clkgt/cts_buf_722432595/A
  (3) 0.0660            0.0146          I_CLOCKING/occ_int1/slow_clk_clkgt/cts_buf_722432595/Y
  (4) 0.0661            0.0000          I_CLOCKING/occ_int1/U1/A3
  (5) 0.0842            0.0181          I_CLOCKING/occ_int1/U1/Y
  (6) 0.0842            0.0000          I_CLOCKING/occ_int1/cts_buf_702632375/A
  (7) 0.1065            0.0224          I_CLOCKING/occ_int1/cts_buf_702632375/Y
  (8) 0.1324            0.0258          I_BLENDER_1/clk_gate_rem_green_reg/latch/CLK
  (9) 0.1782            0.0458          I_BLENDER_1/clk_gate_rem_green_reg/latch/GCLK
  (10) 0.1783           0.0001          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_691332262/A
  (11) 0.1987           0.0204          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_691332262/Y
  (12) 0.1996           0.0010          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_690732256/A
  (13) 0.2256           0.0260          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_690732256/Y
  (14) 0.2417           0.0160          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_687032219/A
  (15) 0.2629           0.0213          I_BLENDER_1/clk_gate_rem_green_reg/cts_buf_687032219/Y
  (16) 0.2631           0.0002          I_BLENDER_0/cto_buf_drc_32779/A
  (17) 0.2896           0.0264          I_BLENDER_0/cto_buf_drc_32779/Y
  (18) 0.2921           0.0025          I_BLENDER_0/mega_shift_reg_3__1_/CLK
Shortest path:
  (0) 0.0121            0.0000          I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/CLK
  (1) 0.0608            0.0487          I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg/GCLK
  (2) 0.0608            0.0001          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33256/A
  (3) 0.0814            0.0206          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33256/Y
  (4) 0.0817            0.0003          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33271/A
  (5) 0.1009            0.0192          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33271/Y
  (6) 0.1011            0.0002          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33268/A
  (7) 0.1223            0.0212          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33268/Y
  (8) 0.1229            0.0006          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33264/A
  (9) 0.1473            0.0244          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33264/Y
  (10) 0.1484           0.0010          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33260/A
  (11) 0.1710           0.0227          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33260/Y
  (12) 0.1714           0.0004          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33258/A
  (13) 0.1960           0.0246          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33258/Y
  (14) 0.1971           0.0011          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33254/A
  (15) 0.2170           0.0199          I_CLOCKING/occ_int1/slow_clk_clkgt/cto_buf_33254/Y
  (16) 0.2171           0.0000          I_CLOCKING/occ_int1/slow_clk_clkgt/cts_buf_722032591/A
  (17) 0.2346           0.0175          I_CLOCKING/occ_int1/slow_clk_clkgt/cts_buf_722032591/Y
  (18) 0.2347           0.0001          I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK

Begin Layer Optimization:

Beginning layer optimization ...
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf476 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf476 has no valid shapes to connect. (ZRT-100)
Clock SYS_2x_CLK: 75 nets unchanged because there is no cap variation on their layers
Clock SYS_2x_CLK: 63 nets have their layers changed
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Clock SDRAM_CLK: 42 nets unchanged because there is no cap variation on their layers
Clock SDRAM_CLK: 74 nets have their layers changed
Clock ate_clk: 8 nets unchanged because there is no cap variation on their layers
Clock ate_clk: 39 nets have their layers changed
Clock PCI_CLK: 11 nets unchanged because there is no cap variation on their layers
Clock PCI_CLK: 1 nets have their layers changed
All clocks: total net count: 316
All clocks: total committed/restored net count: 177/3
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 136

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 7.75 sec, cpu time is 0 hr : 0 min : 7.75 sec.
Ran incremental ZGR 112 time(s) for 112 net(s) and restored ZGR 3 time(s) for 3 net(s)
Clock Qor After Layer Optimization:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1384; ID = 1.5911; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 115; ClockBufArea = 522.2659; ClockCellArea = 661.2827; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0371; ID = 0.3409; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 115; ClockBufArea = 522.2659; ClockCellArea = 661.2827; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1635; ID = 1.3474; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 110; ClockBufArea = 548.6969; ClockCellArea = 570.0450; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0250; ID = 0.2566; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 110; ClockBufArea = 548.6969; ClockCellArea = 570.0450; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0348; ID = 0.9826; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0282; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.1837; ID = 1.4234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 1102.4767; ClockCellArea = 1268.9410; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0572; ID = 0.2919; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 1102.4767; ClockCellArea = 1268.9410; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Buffer Removal:
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net p_abuf272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
AR: deleted 3 cell(s)
Ran incremental ZGR 101 time(s) for 101 net(s) and restored ZGR 98 time(s) for 294 net(s)
Clock QoR After Area Recovery Removal:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1384; ID = 1.5911; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 512.1002; ClockCellArea = 651.1169; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0371; ID = 0.3409; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 512.1002; ClockCellArea = 651.1169; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1635; ID = 1.3474; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 113; ClockBufArea = 558.8627; ClockCellArea = 580.2108; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0250; ID = 0.2566; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 113; ClockBufArea = 558.8627; ClockCellArea = 580.2108; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0348; ID = 0.9826; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0282; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1837; ID = 1.4234; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 1102.4767; ClockCellArea = 1268.9410; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0572; ID = 0.2919; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 1102.4767; ClockCellArea = 1268.9410; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 75 out of 313 cell(s)
Ran incremental ZGR 43 time(s) for 122 net(s) and restored ZGR 3 time(s) for 19 net(s)
Clock QoR After Area Recovery Resizing:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1384; ID = 1.5911; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 456.9509; ClockCellArea = 595.9677; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0368; ID = 0.3396; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 456.9509; ClockCellArea = 595.9677; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1547; ID = 1.3370; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 113; ClockBufArea = 465.0835; ClockCellArea = 486.4316; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0250; ID = 0.2566; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 113; ClockBufArea = 465.0835; ClockCellArea = 486.4316; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0348; ID = 0.9826; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0282; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1797; ID = 1.4194; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 948.4654; ClockCellArea = 1114.9297; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0567; ID = 0.2916; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 948.4654; ClockCellArea = 1114.9297; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 22.66 sec, cpu time is 0 hr : 0 min : 23.09 sec.
The elapsed time for optimization of clock tree is 0 hr : 1 min : 33.49 sec, cpu time is 0 hr : 1 min : 35.30 sec.
Finished Optimization at Thu May 18 14:38:41 2023 (elapsed: 0:01:35)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.5911       0.1384            0       0.0000       0.0000          112     456.9509     595.9677
                          -0.1486      -1.1618           +0      +0.0000      +0.0000          +14     -32.5304     -32.7846
SDRAM_CLK                  1.3370       0.1547            0       0.0000       0.0000          110     457.2050     478.5532
                          -0.1351      -1.1804           +0      +0.0000      +0.0000          +18     -76.2432     -76.2432
PCI_CLK                    0.9826       0.0348            0       0.0000       0.0000           25      96.5747     111.3151
                          -0.2063      -1.0534           +0      +0.0000      +0.0000          +11     +29.7348     +29.7348
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3396       0.0368            0       0.0000       0.0000          112     456.9509     595.9677
                          -0.0488      -0.2706           +0      +0.0000      +0.0000          +14     -32.5304     -32.7846
SDRAM_CLK                  0.2566       0.0250            0       0.0000       0.0000          110     457.2050     478.5532
                          -0.0220      -0.2273           +0      +0.0000      +0.0000          +18     -76.2432     -76.2432
PCI_CLK                    0.2196       0.0282            0       0.0000       0.0000           25      96.5747     111.3151
                          -0.0416      -0.2103           +0      +0.0000      +0.0000          +11     +29.7348     +29.7348
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.5911       0.1384            0       0.0000       0.0000          112     456.9509     595.9677
                          -0.1486      -1.1618           +0      +0.0000      +0.0000          +14     -32.5304     -32.7846
SDRAM_CLK                  1.3370       0.1547            0       0.0000       0.0000          110     457.2050     478.5532
                          -0.1351      -1.1804           +0      +0.0000      +0.0000          +18     -76.2432     -76.2432
PCI_CLK                    0.9826       0.0348            0       0.0000       0.0000           25      96.5747     111.3151
                          -0.2063      -1.0534           +0      +0.0000      +0.0000          +11     +29.7348     +29.7348
ate_clk                    1.4194       0.1797            0       0.0000       0.0000          222     940.5869    1107.0513
                          -0.1649      -1.0869           +0      +0.0000      +0.0000          +33    -109.5361    -109.7902
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3396       0.0368            0       0.0000       0.0000          112     456.9509     595.9677
                          -0.0488      -0.2706           +0      +0.0000      +0.0000          +14     -32.5304     -32.7846
SDRAM_CLK                  0.2566       0.0250            0       0.0000       0.0000          110     457.2050     478.5532
                          -0.0220      -0.2273           +0      +0.0000      +0.0000          +18     -76.2432     -76.2432
PCI_CLK                    0.2196       0.0282            0       0.0000       0.0000           25      96.5747     111.3151
                          -0.0416      -0.2103           +0      +0.0000      +0.0000          +11     +29.7348     +29.7348
ate_clk                    0.2916       0.0567            0       0.0000       0.0000          222     940.5869    1107.0513
                          -0.0086      -0.2054           +0      +0.0000      +0.0000          +33    -109.5361    -109.7902
 Clock cells info: buffer count: 879, buffer area: 3693.22, cell count: 104, cell area: 586.82
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 1 min : 37.97 sec, cpu time is 0 hr : 1 min : 39.79 sec. (CTS-104)
Information: The run time for balance multiple source clocks is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Thu May 18 14:38:44 2023
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.5911       0.1384            0       0.0000       0.0000          112     456.9509     595.9677
                                                                                                                            
SDRAM_CLK                  1.3370       0.1547            0       0.0000       0.0000          110     457.2050     478.5532
                                                                                                                            
PCI_CLK                    0.9826       0.0348            0       0.0000       0.0000           25      96.5747     111.3151
                                                                                                                            
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3396       0.0368            0       0.0000       0.0000          112     456.9509     595.9677
                                                                                                                            
SDRAM_CLK                  0.2566       0.0250            0       0.0000       0.0000          110     457.2050     478.5532
                                                                                                                            
PCI_CLK                    0.2196       0.0282            0       0.0000       0.0000           25      96.5747     111.3151
                                                                                                                            
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.5911       0.1384            0       0.0000       0.0000          112     456.9509     595.9677
                                                                                                                            
SDRAM_CLK                  1.3370       0.1547            0       0.0000       0.0000          110     457.2050     478.5532
                                                                                                                            
PCI_CLK                    0.9826       0.0348            0       0.0000       0.0000           25      96.5747     111.3151
                                                                                                                            
ate_clk                    1.4194       0.1797            0       0.0000       0.0000          222     940.5869    1107.0513
                                                                                                                            
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3396       0.0368            0       0.0000       0.0000          112     456.9509     595.9677
                                                                                                                            
SDRAM_CLK                  0.2566       0.0250            0       0.0000       0.0000          110     457.2050     478.5532
                                                                                                                            
PCI_CLK                    0.2196       0.0282            0       0.0000       0.0000           25      96.5747     111.3151
                                                                                                                            
ate_clk                    0.2916       0.0567            0       0.0000       0.0000          222     940.5869    1107.0513
                                                                                                                            
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: func root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: func, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1384; ID = 1.5911; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 456.9509; ClockCellArea = 595.9677; Clock = SYS_2x_CLK; Mode = func; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0368; ID = 0.3396; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 456.9509; ClockCellArea = 595.9677; Clock = SYS_2x_CLK; Mode = func; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.13 sec.
-------------------------------------------------------------
Fixing clock: SYS_2x_CLK mode: test root: sys_2x_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SYS_2x_CLK, Mode: test, Root: sys_2x_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1384; ID = 1.5911; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 456.9509; ClockCellArea = 595.9677; Clock = SYS_2x_CLK; Mode = test; Corner = Cmax; ClockRoot = sys_2x_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0368; ID = 0.3396; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 112; ClockBufArea = 456.9509; ClockCellArea = 595.9677; Clock = SYS_2x_CLK; Mode = test; Corner = Cmin; ClockRoot = sys_2x_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: func root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: func, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1547; ID = 1.3370; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 113; ClockBufArea = 465.0835; ClockCellArea = 486.4316; Clock = SDRAM_CLK; Mode = func; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0250; ID = 0.2566; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 113; ClockBufArea = 465.0835; ClockCellArea = 486.4316; Clock = SDRAM_CLK; Mode = func; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.21 sec.
-------------------------------------------------------------
Fixing clock: SDRAM_CLK mode: test root: sdram_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: SDRAM_CLK, Mode: test, Root: sdram_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1547; ID = 1.3370; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 113; ClockBufArea = 465.0835; ClockCellArea = 486.4316; Clock = SDRAM_CLK; Mode = test; Corner = Cmax; ClockRoot = sdram_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0250; ID = 0.2566; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 113; ClockBufArea = 465.0835; ClockCellArea = 486.4316; Clock = SDRAM_CLK; Mode = test; Corner = Cmin; ClockRoot = sdram_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.21 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: func root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: func, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0348; ID = 0.9826; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0282; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = func; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
-------------------------------------------------------------
Fixing clock: PCI_CLK mode: test root: pclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: PCI_CLK, Mode: test, Root: pclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0348; ID = 0.9826; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = test; Corner = Cmax; ClockRoot = pclk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0282; ID = 0.2196; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 25; ClockBufArea = 96.5747; ClockCellArea = 111.3151; Clock = PCI_CLK; Mode = test; Corner = Cmin; ClockRoot = pclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
-------------------------------------------------------------
Fixing clock: ate_clk mode: test root: ate_clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: ate_clk, Mode: test, Root: ate_clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1797; ID = 1.4194; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 948.4654; ClockCellArea = 1114.9297; Clock = ate_clk; Mode = test; Corner = Cmax; ClockRoot = ate_clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0567; ID = 0.2916; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 225; ClockBufArea = 948.4654; ClockCellArea = 1114.9297; Clock = ate_clk; Mode = test; Corner = Cmin; ClockRoot = ate_clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.43 sec, cpu time is 0 hr : 0 min : 0.43 sec.
Finished Final DRC Fixing at Thu May 18 14:38:47 2023 (elapsed: 0:00:02)
Scenario func:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.5911       0.1384            0       0.0000       0.0000          112     456.9509     595.9677
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.3370       0.1547            0       0.0000       0.0000          110     457.2050     478.5532
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9826       0.0348            0       0.0000       0.0000           25      96.5747     111.3151
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario func:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3396       0.0368            0       0.0000       0.0000          112     456.9509     595.9677
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2566       0.0250            0       0.0000       0.0000          110     457.2050     478.5532
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2196       0.0282            0       0.0000       0.0000           25      96.5747     111.3151
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmax
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 1.5911       0.1384            0       0.0000       0.0000          112     456.9509     595.9677
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  1.3370       0.1547            0       0.0000       0.0000          110     457.2050     478.5532
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.9826       0.0348            0       0.0000       0.0000           25      96.5747     111.3151
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    1.4194       0.1797            0       0.0000       0.0000          222     940.5869    1107.0513
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Scenario test:Cmin
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
SYS_2x_CLK                 0.3396       0.0368            0       0.0000       0.0000          112     456.9509     595.9677
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
SDRAM_CLK                  0.2566       0.0250            0       0.0000       0.0000          110     457.2050     478.5532
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
PCI_CLK                    0.2196       0.0282            0       0.0000       0.0000           25      96.5747     111.3151
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
ate_clk                    0.2916       0.0567            0       0.0000       0.0000          222     940.5869    1107.0513
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 4.87 sec, cpu time is 0 hr : 0 min : 4.86 sec. (CTS-104)
All together, ran incremental ZGR 1051 time(s) for 1950 net(s) and restoring ZGR invoked 486 time(s) for 1045 net(s)
There are 110 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 10154
NPLDRC Place Cache: hit rate  88.8%  (10154 / 90877)
NPLDRC Access Cache: unique cache elements 11881
NPLDRC Access Cache: hit rate  87.0%  (11881 / 91720)
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 289 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      493867        46979        Yes DEFAULT_VA
      105360         2032        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (254 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (637 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49011
number of references:               289
number of site rows:                448
number of locations attempted:   980419
number of locations failed:      210434  (21.5%)

Legality of references at locations:
215 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7215     102798     20882 ( 20.3%)      65245     17292 ( 26.5%)  AO22X1_HVT
  3620      54224     11010 ( 20.3%)      34109      9047 ( 26.5%)  AO22X1_LVT
  3457      53246      9495 ( 17.8%)      31664      7407 ( 23.4%)  OR2X1_HVT
  1321      21649      6456 ( 29.8%)      13080      4510 ( 34.5%)  FADDX1_LVT
  2176      34213      6049 ( 17.7%)      19276      4590 ( 23.8%)  AND2X1_HVT
  1744      28242      4941 ( 17.5%)      16927      3880 ( 22.9%)  AND2X1_LVT
  2095      31911      3840 ( 12.0%)      19384      2945 ( 15.2%)  NAND2X0_LVT
  2057      30115      3645 ( 12.1%)      17724      2612 ( 14.7%)  INVX1_HVT
   962      15592      2852 ( 18.3%)       9900      2190 ( 22.1%)  OR2X1_LVT
   638      10541      2869 ( 27.2%)       6247      2104 ( 33.7%)  FADDX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          2         1 ( 50.0%)          2         2 (100.0%)  OR3X4_HVT
     1          4         4 (100.0%)          4         2 ( 50.0%)  XNOR2X2_RVT
     1         24        17 ( 70.8%)         24        17 ( 70.8%)  MUX21X2_HVT
     1         23        13 ( 56.5%)         16        13 ( 81.2%)  AOI22X2_RVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  AO221X1_HVT
     1          8         8 (100.0%)         14         5 ( 35.7%)  LSUPX1_HVT
     2         32        16 ( 50.0%)         16        12 ( 75.0%)  XOR3X2_RVT
     1         16         7 ( 43.8%)          8         7 ( 87.5%)  NOR2X2_RVT
     1         24        13 ( 54.2%)         24        15 ( 62.5%)  MUX21X2_RVT
     3         48        24 ( 50.0%)         16        12 ( 75.0%)  NOR3X0_LVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      448       224 ( 50.0%)  LSUPX8_LVT
      448       224 ( 50.0%)  LSUPX2_LVT
      448       224 ( 50.0%)  LSUPX4_LVT
      448       224 ( 50.0%)  LSUPX4_RVT
      448       224 ( 50.0%)  LSUPX4_HVT
      448       224 ( 50.0%)  LSUPX8_RVT
      448       224 ( 50.0%)  LSUPX1_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       40839 (410126 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.149 um ( 0.09 row height)
rms weighted cell displacement:   0.149 um ( 0.09 row height)
max cell displacement:            3.344 um ( 2.00 row height)
avg cell displacement:            0.015 um ( 0.01 row height)
avg weighted cell displacement:   0.015 um ( 0.01 row height)
number of cells moved:              525
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_BLENDER_0/ZBUF_1057_inst_23757 (NBUFFX4_LVT)
  Input location: (700.536,407.936)
  Legal location: (700.536,404.592)
  Displacement:   3.344 um ( 2.00 row height)
Cell: I_BLENDER_1/U5233 (FADDX1_HVT)
  Input location: (712.088,235.72)
  Legal location: (709.504,234.048)
  Displacement:   3.078 um ( 1.84 row height)
Cell: I_CLOCKING/occ_int1/U_clk_control_i_0/U15 (AND2X1_HVT)
  Input location: (307.616,16.688)
  Legal location: (304.576,16.688)
  Displacement:   3.040 um ( 1.82 row height)
Cell: I_BLENDER_1/U6429 (OAI222X1_LVT)
  Input location: (631.528,202.28)
  Legal location: (634.264,202.28)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U10426 (AO22X1_LVT)
  Input location: (362.184,170.512)
  Legal location: (360.208,168.84)
  Displacement:   2.588 um ( 1.55 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U11682 (AO22X1_LVT)
  Input location: (352.304,265.816)
  Legal location: (354.28,264.144)
  Displacement:   2.588 um ( 1.55 row height)
Cell: I_CONTEXT_MEM/U259 (NBUFFX32_LVT)
  Input location: (304.272,387.872)
  Legal location: (306.248,386.2)
  Displacement:   2.588 um ( 1.55 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U4657 (AO22X1_HVT)
  Input location: (424.2,80.224)
  Legal location: (426.176,81.896)
  Displacement:   2.588 um ( 1.55 row height)
Cell: U307 (AOI22X2_HVT)
  Input location: (631.832,320.992)
  Legal location: (634.264,320.992)
  Displacement:   2.432 um ( 1.45 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/U12004 (AND2X1_HVT)
  Input location: (384.528,192.248)
  Legal location: (386.2,190.576)
  Displacement:   2.365 um ( 1.41 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 182112
NPLDRC Place Cache: hit rate  75.4%  (182112 / 741694)
NPLDRC Access Cache: unique cache elements 224335
NPLDRC Access Cache: hit rate  69.8%  (224335 / 742027)
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 10 min : 46.16 sec, cpu time is 0 hr : 10 min : 55.25 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 314 flat clock tree nets.
There are 381 non-sink instances (total area 1458.79) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 277 buffers and 0 inverters (total area 1078.84).
142 buffers/inverters were inserted below 17 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:15:56.86u 00:00:15.11s 00:15:58.56e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.3300 seconds to load 49011 cell instances into cellmap
Moveable cells: 45970; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
Average cell width 1.9620, cell height 1.6733, cell area 3.2839 for total 46283 placed and application fixed cells
Information: Current block utilization is '0.33420', effective utilization is '0.34374'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48912, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 48912, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)

    Scenario func_worst  WNS = 2.265121, TNS = 5.931908, NVP = 92
    Scenario test_worst  WNS = 0.400989, TNS = 0.678108, NVP = 8

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      1:51:19     2.265     6.524 3.872e+05    47.032  3776.713      2708      5049         0     0.000      2493 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2023-05-18 14:50:07 / Session: 1.86 hr / Command: 0.29 hr / Memory: 2493 MB (FLW-8100)


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2023-05-18 14:50:07 / Session: 1.86 hr / Command: 0.29 hr / Memory: 2493 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2023-05-18 14:50:07 / Session: 1.86 hr / Command: 0.29 hr / Memory: 2493 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2023-05-18 14:50:07 / Session: 1.86 hr / Command: 0.29 hr / Memory: 2493 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   77  Alloctr   78  Proc 4315 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,769.06)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    5  Proc    0 
[End of Build Tech Data] Total (MB): Used   86  Alloctr   87  Proc 4315 
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_54 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_52 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/ram_read_addr_0_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/ZBUF_39_50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/ZBUF_53_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/ZBUF_175_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf476 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets     = 48945
Number of nets to route  = 317
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 136
Number of nets with min-layer-mode soft-cost-medium = 136
Number of nets with max-layer-mode hard = 136
4 nets are partially connected,
 of which 0 are detail routed and 4 are global routed.
314 nets are fully connected,
 of which 1 are detail routed and 313 are global routed.
136 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  107  Alloctr  108  Proc 4315 
Average gCell capacity  4.74     on layer (1)    M1
Average gCell capacity  6.73     on layer (2)    M2
Average gCell capacity  3.97     on layer (3)    M3
Average gCell capacity  4.05     on layer (4)    M4
Average gCell capacity  2.01     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.95         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2268420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Build Congestion map] Total (MB): Used  130  Alloctr  131  Proc 4315 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   49  Alloctr   50  Proc    0 
[End of Build Data] Total (MB): Used  130  Alloctr  132  Proc 4315 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  306  Alloctr  308  Proc 4379 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  306  Alloctr  308  Proc 4379 
Initial. Routing result:
Initial. Both Dirs: Overflow =    30 Max = 2 GRCs =    64 (0.01%)
Initial. H routing: Overflow =    21 Max = 1 (GRCs = 54) GRCs =    54 (0.02%)
Initial. V routing: Overflow =     9 Max = 2 (GRCs =  4) GRCs =    10 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =     8 Max = 2 (GRCs =  4) GRCs =     9 (0.00%)
Initial. M3         Overflow =    17 Max = 1 (GRCs = 29) GRCs =    29 (0.01%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     2 Max = 1 (GRCs = 22) GRCs =    22 (0.01%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     3 Max =  1 GRCs =    26 (0.02%)
Initial. H routing: Overflow =     3 Max =  1 (GRCs = 25) GRCs =    25 (0.05%)
Initial. V routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     2 Max =  1 (GRCs = 22) GRCs =    22 (0.04%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 48331.01
Initial. Layer M1 wire length = 4.74
Initial. Layer M2 wire length = 20.24
Initial. Layer M3 wire length = 19944.66
Initial. Layer M4 wire length = 23830.36
Initial. Layer M5 wire length = 3336.82
Initial. Layer M6 wire length = 1158.42
Initial. Layer M7 wire length = 35.77
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 19103
Initial. Via VIA12SQ_C count = 5773
Initial. Via VIA23SQ_C count = 5772
Initial. Via VIA34SQ_C count = 7075
Initial. Via VIA45SQ_C count = 375
Initial. Via VIA56SQ_C count = 104
Initial. Via VIA67SQ_C count = 4
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  306  Alloctr  308  Proc 4379 
phase1. Routing result:
phase1. Both Dirs: Overflow =    16 Max = 2 GRCs =    41 (0.01%)
phase1. H routing: Overflow =     7 Max = 1 (GRCs = 32) GRCs =    32 (0.01%)
phase1. V routing: Overflow =     8 Max = 2 (GRCs =  4) GRCs =     9 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M2         Overflow =     8 Max = 2 (GRCs =  4) GRCs =     9 (0.00%)
phase1. M3         Overflow =     4 Max = 1 (GRCs = 12) GRCs =    12 (0.01%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max = 1 (GRCs = 19) GRCs =    19 (0.01%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     2 Max =  1 GRCs =    20 (0.02%)
phase1. H routing: Overflow =     2 Max =  1 (GRCs = 20) GRCs =    20 (0.04%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     2 Max =  1 (GRCs = 19) GRCs =    19 (0.04%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 48339.67
phase1. Layer M1 wire length = 4.74
phase1. Layer M2 wire length = 43.51
phase1. Layer M3 wire length = 19973.28
phase1. Layer M4 wire length = 23813.42
phase1. Layer M5 wire length = 3315.92
phase1. Layer M6 wire length = 1158.05
phase1. Layer M7 wire length = 30.75
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 19101
phase1. Via VIA12SQ_C count = 5774
phase1. Via VIA23SQ_C count = 5776
phase1. Via VIA34SQ_C count = 7075
phase1. Via VIA45SQ_C count = 369
phase1. Via VIA56SQ_C count = 103
phase1. Via VIA67SQ_C count = 4
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  305  Alloctr  307  Proc 4379 
phase2. Routing result:
phase2. Both Dirs: Overflow =     7 Max = 2 GRCs =    11 (0.00%)
phase2. H routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
phase2. V routing: Overflow =     2 Max = 2 (GRCs =  2) GRCs =     6 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M2         Overflow =     2 Max = 2 (GRCs =  2) GRCs =     6 (0.00%)
phase2. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 48330.76
phase2. Layer M1 wire length = 6.79
phase2. Layer M2 wire length = 58.96
phase2. Layer M3 wire length = 19981.96
phase2. Layer M4 wire length = 23800.52
phase2. Layer M5 wire length = 3336.35
phase2. Layer M6 wire length = 1146.18
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 19097
phase2. Via VIA12SQ_C count = 5774
phase2. Via VIA23SQ_C count = 5776
phase2. Via VIA34SQ_C count = 7080
phase2. Via VIA45SQ_C count = 367
phase2. Via VIA56SQ_C count = 100
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  305  Alloctr  307  Proc 4379 
phase3. Routing result:
phase3. Both Dirs: Overflow =     6 Max = 2 GRCs =    10 (0.00%)
phase3. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. V routing: Overflow =     2 Max = 2 (GRCs =  2) GRCs =     6 (0.00%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M2         Overflow =     2 Max = 2 (GRCs =  2) GRCs =     6 (0.00%)
phase3. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 48332.09
phase3. Layer M1 wire length = 6.79
phase3. Layer M2 wire length = 61.30
phase3. Layer M3 wire length = 19983.29
phase3. Layer M4 wire length = 23798.18
phase3. Layer M5 wire length = 3336.35
phase3. Layer M6 wire length = 1146.18
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 19096
phase3. Via VIA12SQ_C count = 5774
phase3. Via VIA23SQ_C count = 5776
phase3. Via VIA34SQ_C count = 7079
phase3. Via VIA45SQ_C count = 367
phase3. Via VIA56SQ_C count = 100
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
Warning: Net n1195 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf471 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf476 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/cts1 has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  225  Alloctr  225  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  305  Alloctr  307  Proc 4379 

Congestion utilization per direction:
Average vertical track utilization   =  0.76 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  0.78 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -20  Alloctr  -21  Proc    0 
[GR: Done] Total (MB): Used  288  Alloctr  290  Proc 4379 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  211  Alloctr  211  Proc   64 
[GR: Done] Total (MB): Used  288  Alloctr  290  Proc 4379 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc   64 
[End of Global Routing] Total (MB): Used  110  Alloctr  112  Proc 4379 

Start track assignment

Warning: Found 4 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   85  Alloctr   86  Proc 4379 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3315 of 21231


[Track Assign: Iteration 0] Elapsed real time: 0:00:02 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   88  Alloctr   90  Proc 4379 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:05 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   88  Alloctr   90  Proc 4379 

Number of wires with overlap after iteration 1 = 1668 of 18706


Wire length and via report:
---------------------------
Number of M1 wires: 265                   : 0
Number of M2 wires: 5564                 VIA12SQ_C: 5804
Number of M3 wires: 7505                 VIA23SQ_C: 5823
Number of M4 wires: 5042                 VIA34SQ_C: 7098
Number of M5 wires: 271                  VIA45SQ_C: 417
Number of M6 wires: 59           VIA56SQ_C: 78
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 18706             vias: 19220

Total M1 wire length: 67.0
Total M2 wire length: 1659.3
Total M3 wire length: 20773.1
Total M4 wire length: 22688.5
Total M5 wire length: 3320.2
Total M6 wire length: 1118.6
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 49626.8

Longest M1 wire length: 1.1
Longest M2 wire length: 18.4
Longest M3 wire length: 268.4
Longest M4 wire length: 364.5
Longest M5 wire length: 284.2
Longest M6 wire length: 119.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:05 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Done] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Done] Total (MB): Used   79  Alloctr   81  Proc 4379 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   91  Alloctr   92  Proc 4379 
Total number of nets = 48945, of which 0 are not extracted
Total number of open nets = 48601, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  18/2303 Partitions, Violations =        0
Routed  24/2303 Partitions, Violations =        0
Routed  25/2303 Partitions, Violations =        0
Routed  33/2303 Partitions, Violations =        0
Routed  46/2303 Partitions, Violations =        0
Routed  56/2303 Partitions, Violations =        0
Routed  66/2303 Partitions, Violations =        0
Routed  77/2303 Partitions, Violations =        0
Routed  90/2303 Partitions, Violations =        0
Routed  104/2303 Partitions, Violations =       0
Routed  110/2303 Partitions, Violations =       0
Routed  121/2303 Partitions, Violations =       0
Routed  132/2303 Partitions, Violations =       0
Routed  143/2303 Partitions, Violations =       1
Routed  154/2303 Partitions, Violations =       1
Routed  166/2303 Partitions, Violations =       0
Routed  176/2303 Partitions, Violations =       2
Routed  191/2303 Partitions, Violations =       2
Routed  198/2303 Partitions, Violations =       1
Routed  210/2303 Partitions, Violations =       1
Routed  220/2303 Partitions, Violations =       2
Routed  231/2303 Partitions, Violations =       2
Routed  242/2303 Partitions, Violations =       1
Routed  253/2303 Partitions, Violations =       1
Routed  264/2303 Partitions, Violations =       0
Routed  275/2303 Partitions, Violations =       0
Routed  287/2303 Partitions, Violations =       3
Routed  297/2303 Partitions, Violations =       3
Routed  308/2303 Partitions, Violations =       3
Routed  320/2303 Partitions, Violations =       3
Routed  330/2303 Partitions, Violations =       0
Routed  341/2303 Partitions, Violations =       0
Routed  352/2303 Partitions, Violations =       0
Routed  363/2303 Partitions, Violations =       0
Routed  374/2303 Partitions, Violations =       0
Routed  385/2303 Partitions, Violations =       1
Routed  396/2303 Partitions, Violations =       1
Routed  407/2303 Partitions, Violations =       0
Routed  418/2303 Partitions, Violations =       1
Routed  436/2303 Partitions, Violations =       3
Routed  440/2303 Partitions, Violations =       2
Routed  451/2303 Partitions, Violations =       2
Routed  466/2303 Partitions, Violations =       0
Routed  473/2303 Partitions, Violations =       5
Routed  484/2303 Partitions, Violations =       6
Routed  497/2303 Partitions, Violations =       6
Routed  506/2303 Partitions, Violations =       12
Routed  517/2303 Partitions, Violations =       12
Routed  529/2303 Partitions, Violations =       14
Routed  539/2303 Partitions, Violations =       5
Routed  550/2303 Partitions, Violations =       7
Routed  562/2303 Partitions, Violations =       5
Routed  572/2303 Partitions, Violations =       10
Routed  583/2303 Partitions, Violations =       8
Routed  596/2303 Partitions, Violations =       8
Routed  605/2303 Partitions, Violations =       5
Routed  616/2303 Partitions, Violations =       3
Routed  631/2303 Partitions, Violations =       3
Routed  638/2303 Partitions, Violations =       3
Routed  649/2303 Partitions, Violations =       4
Routed  667/2303 Partitions, Violations =       4
Routed  671/2303 Partitions, Violations =       4
Routed  682/2303 Partitions, Violations =       4
Routed  693/2303 Partitions, Violations =       3
Routed  704/2303 Partitions, Violations =       5
Routed  715/2303 Partitions, Violations =       9
Routed  726/2303 Partitions, Violations =       11
Routed  742/2303 Partitions, Violations =       9
Routed  748/2303 Partitions, Violations =       11
Routed  759/2303 Partitions, Violations =       9
Routed  770/2303 Partitions, Violations =       9
Routed  781/2303 Partitions, Violations =       9
Routed  792/2303 Partitions, Violations =       7
Routed  803/2303 Partitions, Violations =       4
Routed  821/2303 Partitions, Violations =       4
Routed  825/2303 Partitions, Violations =       4
Routed  836/2303 Partitions, Violations =       3
Routed  847/2303 Partitions, Violations =       4
Routed  862/2303 Partitions, Violations =       8
Routed  869/2303 Partitions, Violations =       8
Routed  880/2303 Partitions, Violations =       9
Routed  892/2303 Partitions, Violations =       14
Routed  904/2303 Partitions, Violations =       10
Routed  913/2303 Partitions, Violations =       10
Routed  924/2303 Partitions, Violations =       14
Routed  935/2303 Partitions, Violations =       12
Routed  947/2303 Partitions, Violations =       12
Routed  957/2303 Partitions, Violations =       14
Routed  968/2303 Partitions, Violations =       16
Routed  979/2303 Partitions, Violations =       16
Routed  991/2303 Partitions, Violations =       16
Routed  1001/2303 Partitions, Violations =      14
Routed  1012/2303 Partitions, Violations =      16
Routed  1024/2303 Partitions, Violations =      16
Routed  1036/2303 Partitions, Violations =      16
Routed  1045/2303 Partitions, Violations =      16
Routed  1056/2303 Partitions, Violations =      11
Routed  1070/2303 Partitions, Violations =      11
Routed  1082/2303 Partitions, Violations =      17
Routed  1089/2303 Partitions, Violations =      17
Routed  1100/2303 Partitions, Violations =      19
Routed  1117/2303 Partitions, Violations =      19
Routed  1129/2303 Partitions, Violations =      13
Routed  1133/2303 Partitions, Violations =      13
Routed  1144/2303 Partitions, Violations =      11
Routed  1165/2303 Partitions, Violations =      12
Routed  1166/2303 Partitions, Violations =      12
Routed  1180/2303 Partitions, Violations =      12
Routed  1188/2303 Partitions, Violations =      12
Routed  1199/2303 Partitions, Violations =      12
Routed  1213/2303 Partitions, Violations =      12
Routed  1227/2303 Partitions, Violations =      12
Routed  1232/2303 Partitions, Violations =      12
Routed  1243/2303 Partitions, Violations =      16
Routed  1260/2303 Partitions, Violations =      16
Routed  1273/2303 Partitions, Violations =      16
Routed  1276/2303 Partitions, Violations =      16
Routed  1287/2303 Partitions, Violations =      16
Routed  1306/2303 Partitions, Violations =      12
Routed  1317/2303 Partitions, Violations =      12
Routed  1320/2303 Partitions, Violations =      12
Routed  1331/2303 Partitions, Violations =      16
Routed  1360/2303 Partitions, Violations =      19
Routed  1361/2303 Partitions, Violations =      19
Routed  1364/2303 Partitions, Violations =      19
Routed  1375/2303 Partitions, Violations =      18
Routed  1402/2303 Partitions, Violations =      23
Routed  1403/2303 Partitions, Violations =      23
Routed  1408/2303 Partitions, Violations =      23
Routed  1419/2303 Partitions, Violations =      25
Routed  1443/2303 Partitions, Violations =      17
Routed  1444/2303 Partitions, Violations =      17
Routed  1452/2303 Partitions, Violations =      17
Routed  1463/2303 Partitions, Violations =      14
Routed  1484/2303 Partitions, Violations =      14
Routed  1486/2303 Partitions, Violations =      14
Routed  1496/2303 Partitions, Violations =      19
Routed  1524/2303 Partitions, Violations =      21
Routed  1526/2303 Partitions, Violations =      21
Routed  1529/2303 Partitions, Violations =      21
Routed  1540/2303 Partitions, Violations =      23
Routed  1563/2303 Partitions, Violations =      23
Routed  1565/2303 Partitions, Violations =      23
Routed  1573/2303 Partitions, Violations =      21
Routed  1601/2303 Partitions, Violations =      14
Routed  1603/2303 Partitions, Violations =      14
Routed  1606/2303 Partitions, Violations =      14
Routed  1617/2303 Partitions, Violations =      14
Routed  1638/2303 Partitions, Violations =      16
Routed  1639/2303 Partitions, Violations =      16
Routed  1650/2303 Partitions, Violations =      16
Routed  1674/2303 Partitions, Violations =      18
Routed  1675/2303 Partitions, Violations =      18
Routed  1683/2303 Partitions, Violations =      19
Routed  1709/2303 Partitions, Violations =      16
Routed  1710/2303 Partitions, Violations =      16
Routed  1716/2303 Partitions, Violations =      15
Routed  1727/2303 Partitions, Violations =      15
Routed  1743/2303 Partitions, Violations =      15
Routed  1749/2303 Partitions, Violations =      17
Routed  1760/2303 Partitions, Violations =      20
Routed  1776/2303 Partitions, Violations =      20
Routed  1782/2303 Partitions, Violations =      18
Routed  1810/2303 Partitions, Violations =      15
Routed  1811/2303 Partitions, Violations =      15
Routed  1815/2303 Partitions, Violations =      15
Routed  1841/2303 Partitions, Violations =      15
Routed  1842/2303 Partitions, Violations =      15
Routed  1848/2303 Partitions, Violations =      20
Routed  1871/2303 Partitions, Violations =      20
Routed  1872/2303 Partitions, Violations =      18
Routed  1881/2303 Partitions, Violations =      15
Routed  1899/2303 Partitions, Violations =      15
Routed  1903/2303 Partitions, Violations =      15
Routed  1927/2303 Partitions, Violations =      15
Routed  1928/2303 Partitions, Violations =      15
Routed  1936/2303 Partitions, Violations =      15
Routed  1954/2303 Partitions, Violations =      15
Routed  1961/2303 Partitions, Violations =      15
Routed  1980/2303 Partitions, Violations =      15
Routed  1981/2303 Partitions, Violations =      15
Routed  1991/2303 Partitions, Violations =      15
Routed  2005/2303 Partitions, Violations =      15
Routed  2014/2303 Partitions, Violations =      15
Routed  2029/2303 Partitions, Violations =      15
Routed  2037/2303 Partitions, Violations =      18
Routed  2051/2303 Partitions, Violations =      18
Routed  2059/2303 Partitions, Violations =      18
Routed  2073/2303 Partitions, Violations =      18
Routed  2080/2303 Partitions, Violations =      18
Routed  2094/2303 Partitions, Violations =      18
Routed  2101/2303 Partitions, Violations =      18
Routed  2114/2303 Partitions, Violations =      18
Routed  2124/2303 Partitions, Violations =      18
Routed  2134/2303 Partitions, Violations =      18
Routed  2151/2303 Partitions, Violations =      18
Routed  2159/2303 Partitions, Violations =      18
Routed  2168/2303 Partitions, Violations =      18
Routed  2184/2303 Partitions, Violations =      18
Routed  2190/2303 Partitions, Violations =      18
Routed  2200/2303 Partitions, Violations =      19
Routed  2213/2303 Partitions, Violations =      19
Routed  2226/2303 Partitions, Violations =      18
Routed  2238/2303 Partitions, Violations =      18
Routed  2249/2303 Partitions, Violations =      18
Routed  2259/2303 Partitions, Violations =      18
Routed  2268/2303 Partitions, Violations =      18

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      18
        Diff net spacing : 3
        Less than minimum area : 5
        Same net spacing : 6
        Short : 4

[Iter 0] Elapsed real time: 0:00:32 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[Iter 0] Stage (MB): Used   33  Alloctr   33  Proc    0 
[Iter 0] Total (MB): Used  113  Alloctr  114  Proc 4379 

End DR iteration 0 with 2303 parts

Start DR iteration 1: non-uniform partition
Routed  1/12 Partitions, Violations =   15
Routed  2/12 Partitions, Violations =   13
Routed  3/12 Partitions, Violations =   10
Routed  4/12 Partitions, Violations =   9
Routed  5/12 Partitions, Violations =   8
Routed  6/12 Partitions, Violations =   7
Routed  7/12 Partitions, Violations =   4
Routed  8/12 Partitions, Violations =   0
Routed  9/12 Partitions, Violations =   0
Routed  10/12 Partitions, Violations =  0
Routed  11/12 Partitions, Violations =  0
Routed  12/12 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:32 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:33
[Iter 1] Stage (MB): Used   33  Alloctr   33  Proc    0 
[Iter 1] Total (MB): Used  113  Alloctr  114  Proc 4379 

End DR iteration 1 with 12 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:32 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:33
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   82  Alloctr   83  Proc 4379 
[DR: Done] Elapsed real time: 0:00:32 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:33
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   83  Proc 4379 

DR finished with 4 open nets, of which 0 are frozen
Information: Merged away 18 aligned/redundant DRCs. (ZRT-305)

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    49827 micron
Total Number of Contacts =             18583
Total Number of Wires =                18298
Total Number of PtConns =              5007
Total Number of Routed Wires =       18298
Total Routed Wire Length =           49421 micron
Total Number of Routed Contacts =       18583
        Layer             M1 :         25 micron
        Layer             M2 :       2115 micron
        Layer             M3 :      20850 micron
        Layer             M4 :      22423 micron
        Layer             M5 :       3299 micron
        Layer             M6 :       1114 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         75
        Via        VIA45SQ_C :         79
        Via   VIA45SQ_C(rot) :        309
        Via        VIA34SQ_C :       6629
        Via        VIA23SQ_C :          8
        Via   VIA23SQ_C(rot) :       5717
        Via        VIA12SQ_C :       5525
        Via   VIA12SQ_C(rot) :        241

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18583 vias)
 
    Layer VIA1       =  0.00% (0      / 5766    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5766    vias)
    Layer VIA2       =  0.00% (0      / 5725    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5725    vias)
    Layer VIA3       =  0.00% (0      / 6629    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6629    vias)
    Layer VIA4       =  0.00% (0      / 388     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (388     vias)
    Layer VIA5       =  0.00% (0      / 75      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (75      vias)
 
  Total double via conversion rate    =  0.00% (0 / 18583 vias)
 
    Layer VIA1       =  0.00% (0      / 5766    vias)
    Layer VIA2       =  0.00% (0      / 5725    vias)
    Layer VIA3       =  0.00% (0      / 6629    vias)
    Layer VIA4       =  0.00% (0      / 388     vias)
    Layer VIA5       =  0.00% (0      / 75      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18583 vias)
 
    Layer VIA1       =  0.00% (0      / 5766    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5766    vias)
    Layer VIA2       =  0.00% (0      / 5725    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5725    vias)
    Layer VIA3       =  0.00% (0      / 6629    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6629    vias)
    Layer VIA4       =  0.00% (0      / 388     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (388     vias)
    Layer VIA5       =  0.00% (0      / 75      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (75      vias)
 

Total number of nets = 48945
4 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 12 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48915 nets, 0 global routed, 317 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48912, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 385, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 11. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.8907  0.8907  0.9811  0.9811   Cmax
PCI_CLK      Yes     0.2127  0.2127  0.2301  0.2301   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.4110  1.4110  1.5195  1.5195   Cmax
SYS_2x_CLK   Yes     0.3326  0.3326  0.3531  0.3531   Cmin
SYS_CLK      Yes     1.0512  1.0512  1.1565  1.1565   Cmax
SYS_CLK      Yes     0.2471  0.2471  0.2656  0.2656   Cmin
SDRAM_CLK    Yes     1.1049  1.2054  1.2053  1.2948   Cmax
SDRAM_CLK    Yes     0.2467  0.2422  0.2645  0.2633   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin

Mode:test             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
PCI_CLK      Yes     0.8907  0.8907  0.9811  0.9811   Cmax
PCI_CLK      Yes     0.2127  0.2127  0.2301  0.2301   Cmin
v_PCI_CLK    No          --      --      --      --   --
SYS_2x_CLK   Yes     1.4183  1.4183  1.5289  1.5289   Cmax
SYS_2x_CLK   Yes     0.3251  0.3251  0.3452  0.3452   Cmin
SYS_CLK      Yes     1.0709  1.0709  1.1655  1.1655   Cmax
SYS_CLK      Yes     0.2522  0.2522  0.2698  0.2698   Cmin
SDRAM_CLK    Yes     1.1145  1.2063  1.2178  1.2990   Cmax
SDRAM_CLK    Yes     0.2474  0.2415  0.2661  0.2631   Cmin
v_SDRAM_CLK  No          --      --      --      --   --
SD_DDR_CLK   Yes         --      --      --      --   Cmax
SD_DDR_CLK   Yes         --      --      --      --   Cmin
SD_DDR_CLKn  Yes         --      --      --      --   Cmax
SD_DDR_CLKn  Yes         --      --      --      --   Cmin
ate_clk      Yes     1.2275  1.2588  1.3342  1.3377   Cmax
ate_clk      Yes     0.2575  0.2386  0.2762  0.2534   Cmin

Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2023-05-18 14:51:04 / Session: 1.87 hr / Command: 0.30 hr / Memory: 2557 MB (FLW-8100)

Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2023-05-18 14:51:04 / Session: 1.87 hr / Command: 0.30 hr / Memory: 2557 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2023-05-18 14:51:05 / Session: 1.87 hr / Command: 0.30 hr / Memory: 2557 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:cts2.design'. (DES-028)
######## FINISHING CTS #################
######## STARTING POST-CTS OPT #################
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2023-05-18 14:51:52 / Session: 1.89 hr / Command: 0.00 hr / Memory: 2557 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48915 nets, 0 global routed, 317 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2023-05-18 14:51:55 / Session: 1.89 hr / Command: 0.00 hr / Memory: 2557 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48915 nets, 0 global routed, 317 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48912, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 48912, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)
Clock-opt command begin                   CPU:  6812 s (  1.89 hr )  ELAPSE:  6825 s (  1.90 hr )  MEM-PEAK:  2557 MB
INFO: Removed 0 routing shapes from 50355 signal nets.

Clock-opt timing update complete          CPU:  6813 s (  1.89 hr )  ELAPSE:  6825 s (  1.90 hr )  MEM-PEAK:  2557 MB

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0901     0.9828        -          -      -
    1  10   2.2703     4.8598        -          -      -
    1  11   0.0000     0.0000        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.1483     8.7888     64
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.4052     0.4052        -          -      -
    3  10   0.1388     0.3694        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   2.2703     5.8426   5.8426     95        -          -      -      145    47.1215      213  341900384
    2   *        -          -        -      -   0.1483     8.7888     64       65     5.0569      114 299583930368
    3   *   0.4052     0.7746   0.7746      8        -          -      -       92    33.3875      213  352803072
    4   *        -          -        -      -   0.0000     0.0000      0       65     5.0569      114 329727311872
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   2.2703     6.4986   6.4986    100   0.1483     8.7888     64      145    47.1215      218 329727311872    383218.41      45919
--------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    2.2703     6.4986   6.4986    100   0.1483     8.7888     64      145      218 329727311872    383218.41      45919
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Clock-opt initialization complete         CPU:  6886 s (  1.91 hr )  ELAPSE:  6899 s (  1.92 hr )  MEM-PEAK:  2557 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1400 seconds to build cellmap data
Total 1.3100 seconds to load 49011 cell instances into cellmap
Moveable cells: 45970; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
0 out of 48629 data nets is detail routed, 317 out of 317 clock nets are detail routed and total 48946 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9620, cell height 1.6733, cell area 3.2839 for total 46283 placed and application fixed cells

Running post-clock optimization step.
Turning on CRPR.

Information: Starting clock_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-05-18 14:53:51 / Session: 1.92 hr / Command: 0.03 hr / Memory: 2557 MB (FLW-8100)

Clock-opt optimization Phase 5 Iter  1          6.50        6.50      8.79       362       0.383  329727311872.00       45919            1.92      2557

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 69216, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 69216, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)
Running DFT optimization using 1 thread(s)
Information: Switching output filtering off (MSG-3401)
Information: Switching output filtering on (MSG-3401)
DFT: pre-opt  wirelength: 47756
DFT: post-opt wirelength: 41955
DFT: post-opt wirelength difference: -5800 (ratio: -12.146347 %)
DFT: Timing on scan path is likely to be met after proper buffering.

  Total PARTITION group count: 5
  Total SCANCHAINS checked: 5
  VALIDATED :  5
  FAILED    :  0

Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48796, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 48796, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.3500 seconds to load 48895 cell instances into cellmap
Moveable cells: 45854; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
0 out of 48516 data nets is detail routed, 317 out of 317 clock nets are detail routed and total 48833 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9629, cell height 1.6733, cell area 3.2853 for total 46167 placed and application fixed cells
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.2900 seconds to load 48895 cell instances into cellmap
Moveable cells: 45854; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
0 out of 48516 data nets is detail routed, 317 out of 317 clock nets are detail routed and total 48833 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9629, cell height 1.6733, cell area 3.2853 for total 46167 placed and application fixed cells
Clock-opt optimization Phase 6 Iter  1          6.50        6.50      8.79       362       0.383  329240838144.00       45803            1.95      2557
Clock-opt optimization Phase 6 Iter  2          6.50        6.50      8.79       362       0.383  329240838144.00       45803            1.95      2557
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Clock-opt optimization Phase 6 Iter  3          6.50        6.50      8.79       362       0.383  329240838144.00       45803            1.96      2557
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Clock-opt optimization Phase 6 Iter  4          6.50        6.50      8.79       362       0.383  329240838144.00       45803            1.96      2557
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped

Information: Ending clock_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-05-18 14:56:48 / Session: 1.97 hr / Command: 0.08 hr / Memory: 2557 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-05-18 14:56:51 / Session: 1.97 hr / Command: 0.08 hr / Memory: 2557 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          4.73        4.73      8.79       226       0.384  329763454976.00       46031            1.97      2557
Running post-clock timing-driven placement.
Information: Current block utilization is '0.33500', effective utilization is '0.34450'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.33500', effective utilization is '0.34450'. (OPT-055)
chip utilization before DTDP: 0.34

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Start transferring placement data.
****** Net weight report ******
Weights included: PreEffort  
Number of nets: 96
Weight range: (16, 16)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Snapped 46082 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4379 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:09 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Read DB] Stage (MB): Used   73  Alloctr   74  Proc    0 
[End of Read DB] Total (MB): Used   81  Alloctr   82  Proc 4379 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,769.06)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    6  Proc    0 
[End of Build Tech Data] Total (MB): Used   87  Alloctr   88  Proc 4379 
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_54 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_52 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/ram_read_addr_0_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/ZBUF_39_50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/ZBUF_53_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/ZBUF_175_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf476 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets     = 49057
Number of nets to route  = 48700
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 136
Number of nets with min-layer-mode soft-cost-medium = 136
Number of nets with max-layer-mode hard = 136
5 nets are partially connected,
 of which 5 are detail routed and 0 are global routed.
327 nets are fully connected,
 of which 327 are detail routed and 0 are global routed.
136 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  108  Alloctr  109  Proc 4379 
Average gCell capacity  4.75     on layer (1)    M1
Average gCell capacity  6.72     on layer (2)    M2
Average gCell capacity  3.96     on layer (3)    M3
Average gCell capacity  4.03     on layer (4)    M4
Average gCell capacity  2.01     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.95         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2268420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   23  Alloctr   24  Proc    0 
[End of Build Congestion map] Total (MB): Used  131  Alloctr  133  Proc 4379 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   50  Alloctr   51  Proc    0 
[End of Build Data] Total (MB): Used  131  Alloctr  133  Proc 4379 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   32 
[End of Blocked Pin Detection] Total (MB): Used  235  Alloctr  237  Proc 4411 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:12 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[End of Initial Routing] Stage (MB): Used   35  Alloctr   34  Proc    0 
[End of Initial Routing] Total (MB): Used  270  Alloctr  271  Proc 4411 
Initial. Routing result:
Initial. Both Dirs: Overflow =  8292 Max = 8 GRCs = 11432 (2.52%)
Initial. H routing: Overflow =  5435 Max = 5 (GRCs =  2) GRCs =  7795 (3.44%)
Initial. V routing: Overflow =  2857 Max = 8 (GRCs =  1) GRCs =  3637 (1.60%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =  2429 Max = 8 (GRCs =  1) GRCs =  2385 (1.05%)
Initial. M3         Overflow =  4380 Max = 5 (GRCs =  2) GRCs =  4025 (1.77%)
Initial. M4         Overflow =    24 Max = 2 (GRCs =  2) GRCs =    39 (0.02%)
Initial. M5         Overflow =   680 Max = 3 (GRCs =  1) GRCs =   757 (0.33%)
Initial. M6         Overflow =   403 Max = 3 (GRCs =  1) GRCs =  1213 (0.53%)
Initial. M7         Overflow =   374 Max = 2 (GRCs = 19) GRCs =  3012 (1.33%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   862 Max =  3 GRCs =  4415 (4.07%)
Initial. H routing: Overflow =   458 Max =  3 (GRCs =  6) GRCs =  3195 (5.89%)
Initial. V routing: Overflow =   403 Max =  3 (GRCs =  1) GRCs =  1220 (2.25%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =    47 Max =  3 (GRCs =  5) GRCs =    73 (0.13%)
Initial. M4         Overflow =     1 Max =  1 (GRCs =  8) GRCs =     8 (0.01%)
Initial. M5         Overflow =    36 Max =  3 (GRCs =  1) GRCs =   110 (0.20%)
Initial. M6         Overflow =   402 Max =  3 (GRCs =  1) GRCs =  1211 (2.23%)
Initial. M7         Overflow =   374 Max =  2 (GRCs = 19) GRCs =  3012 (5.55%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1068111.21
Initial. Layer M1 wire length = 21.75
Initial. Layer M2 wire length = 294814.73
Initial. Layer M3 wire length = 357395.02
Initial. Layer M4 wire length = 173002.70
Initial. Layer M5 wire length = 168445.90
Initial. Layer M6 wire length = 59816.57
Initial. Layer M7 wire length = 14614.54
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 390339
Initial. Via VIA12SQ_C count = 170706
Initial. Via VIA23SQ_C count = 163153
Initial. Via VIA34SQ_C count = 40173
Initial. Via VIA45SQ_C count = 12847
Initial. Via VIA56SQ_C count = 2645
Initial. Via VIA67SQ_C count = 815
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
20% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
70% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:07 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  271  Alloctr  272  Proc 4411 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3016 Max = 6 GRCs =  2634 (0.58%)
phase1. H routing: Overflow =  1664 Max = 6 (GRCs =  1) GRCs =  1384 (0.61%)
phase1. V routing: Overflow =  1351 Max = 4 (GRCs =  5) GRCs =  1250 (0.55%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M2         Overflow =  1346 Max = 4 (GRCs =  5) GRCs =  1241 (0.55%)
phase1. M3         Overflow =  1606 Max = 6 (GRCs =  1) GRCs =  1321 (0.58%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M5         Overflow =    54 Max = 2 (GRCs =  1) GRCs =    58 (0.03%)
phase1. M6         Overflow =     5 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. M7         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    17 Max =  2 GRCs =    16 (0.01%)
phase1. H routing: Overflow =    13 Max =  2 (GRCs =  1) GRCs =    12 (0.02%)
phase1. V routing: Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    11 Max =  2 (GRCs =  1) GRCs =    10 (0.02%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase1. M7         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1091067.06
phase1. Layer M1 wire length = 93.52
phase1. Layer M2 wire length = 292801.20
phase1. Layer M3 wire length = 353981.41
phase1. Layer M4 wire length = 192781.05
phase1. Layer M5 wire length = 175771.64
phase1. Layer M6 wire length = 64572.18
phase1. Layer M7 wire length = 11066.06
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 402741
phase1. Via VIA12SQ_C count = 170686
phase1. Via VIA23SQ_C count = 163537
phase1. Via VIA34SQ_C count = 45993
phase1. Via VIA45SQ_C count = 18011
phase1. Via VIA56SQ_C count = 3565
phase1. Via VIA67SQ_C count = 949
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Warning: Net I_SDRAM_TOP/HFSNET_44 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_49 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_54 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_38 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_43 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_52 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/test_so17_gOb45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_96 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_97 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_98 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_99 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_101 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_102 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_104 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_105 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_106 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_107 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_111 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_112 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_113 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_114 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_115 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_117 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_118 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_119 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_120 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_121 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_124 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_126 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_66 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_68 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_69 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_70 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_72 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_73 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_75 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_76 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_77 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_79 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_80 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_81 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_82 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_85 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_86 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_87 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_88 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_91 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_93 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_94 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_95 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n158 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_63 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n51 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n39 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n40 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n3 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n1 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n11 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n14 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n57 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n58 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n59 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[31] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[30] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[29] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[28] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[27] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[26] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[25] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[24] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[23] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[22] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[21] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[20] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[19] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[18] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[17] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[16] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[15] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[14] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[13] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[12] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[11] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[10] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[9] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[8] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[7] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[6] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[5] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[4] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[3] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[2] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[1] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[0] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n325 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n326 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n328 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n156 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n26 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n134 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n24 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n142 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_2_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_0_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n140 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n346 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n147 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n348 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n6 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n131 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_3_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n272 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n273 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n274 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n276 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n277 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n278 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n279 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n280 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n281 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n282 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n283 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n284 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n285 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n286 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n287 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n288 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n289 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n290 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n291 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n292 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n293 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n294 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n295 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n296 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n297 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n298 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n299 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n300 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n301 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n302 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n303 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n304 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n337 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n338 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n339 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n340 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n341 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n345 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n176 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n184 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n186 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n188 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n190 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n193 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[127] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[126] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[125] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[124] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[123] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[122] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[121] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[120] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[119] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[118] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[117] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[116] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[115] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[114] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[113] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[112] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[111] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[110] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[109] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[108] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[107] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[106] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[105] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[104] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[103] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[102] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[101] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[100] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[99] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[98] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[97] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[96] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[79] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[78] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[77] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[76] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[75] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[74] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[73] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[72] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[71] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[70] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[69] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[68] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[67] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[66] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[65] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[64] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[63] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[61] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[59] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[49] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/ZBUF_39_50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/ZBUF_53_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/ZBUF_175_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net n1195 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf471 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf476 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/cts1 has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:30 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[End of Whole Chip Routing] Stage (MB): Used  190  Alloctr  190  Proc   32 
[End of Whole Chip Routing] Total (MB): Used  271  Alloctr  272  Proc 4411 

Congestion utilization per direction:
Average vertical track utilization   = 16.53 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 17.67 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -24  Alloctr  -23  Proc    0 
[GR: Done] Total (MB): Used  249  Alloctr  252  Proc 4411 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:40 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[GR: Done] Stage (MB): Used  242  Alloctr  244  Proc   32 
[GR: Done] Total (MB): Used  249  Alloctr  252  Proc 4411 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:40 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:40 total=0:00:40
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   32 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 4411 
Using per-layer congestion maps for congestion reduction.
Information: 42.50% of design has horizontal routing density above target_routing_density of 0.80.
Information: 22.53% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 97.9% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.38 to 0.55. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 1.27483e+10
ORB: timingScenario func_worst timingCorner Cmax
INFO: Using corner Cmin for worst leakage corner
ORB: Nominal = 0.071162  Design MT = inf  Target = 0.321466 (4.517 nominal)  MaxRC = 0.200556
Information: Doing activity propagation for mode 'func' and corner 'Cmax' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_worst (POW-052)
Scenario func_worst, iteration 1: expecting at least 5
Scenario func_worst, iteration 2: expecting at least 6
Scenario func_worst, iteration 3: expecting at least 7
Scenario func_worst, iteration 4: expecting at least 7
Scenario func_worst, iteration 5: expecting at least 7
Scenario func_worst, iteration 6: expecting at least 7
Scenario func_worst, iteration 7: expecting at least 7
Information: Doing activity propagation for mode 'test' and corner 'Cmin' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario test_best (POW-052)
Scenario test_best, iteration 1: expecting at least 5
Scenario test_best, iteration 2: expecting at least 6
Scenario test_best, iteration 3: expecting at least 6
Scenario test_best, iteration 4: expecting at least 6
Scenario test_best, iteration 5: expecting at least 6
Scenario test_best, iteration 6: expecting at least 6
Scenario test_best, iteration 7: expecting at least 7
Scenario test_best, iteration 8: expecting at least 8
Scenario test_best, iteration 9: expecting at least 9
Scenario test_best, iteration 10: expecting at least 10
Scenario test_best, iteration 11: expecting at least 11
Scenario test_best, iteration 12: expecting at least 12
Scenario test_best, iteration 13: expecting at least 13
Scenario test_best, iteration 14: expecting at least 14
Information: Propagated activity on scenario func_best identical to that on func_worst (POW-006)
Information: Propagated activity on scenario test_worst identical to that on test_best (POW-006)
****** eLpp weights ******
Number of nets: 49024, of which 48576 non-clock nets
Number of nets with 0 toggle rate: 3418
Max toggle rate = 0.833333, average toggle rate = 0.00249163
Max non-clock toggle rate = 0.416667
Weight range = (0, 125.769)
*** 40 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  PreEffort  
Number of nets: 49024
Amt power = 0.1
Weight range: (0.9, 16)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_worst
Information: Adding extra scenario test_worst.
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 50% done.
coarse place 60% done.
coarse place 70% done.
coarse place 80% done.
coarse place 90% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.34843e+10
Completed Timing-driven placement, Elapsed time =   0: 2:55 
Moved 40561 out of 49141 cells, ratio = 0.825400
Total displacement = 93790.046875(um)
Max displacement = 440.899689(um), ZBUF_2_inst_23103 (478.312012, 11.672000, 0) => (425.935394, 397.915100, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.55(um)
  0 ~  20% cells displacement <=      0.83(um)
  0 ~  30% cells displacement <=      1.09(um)
  0 ~  40% cells displacement <=      1.35(um)
  0 ~  50% cells displacement <=      1.63(um)
  0 ~  60% cells displacement <=      1.97(um)
  0 ~  70% cells displacement <=      2.41(um)
  0 ~  80% cells displacement <=      3.09(um)
  0 ~  90% cells displacement <=      4.42(um)
  0 ~ 100% cells displacement <=    440.90(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.3400 seconds to load 49123 cell instances into cellmap, 40583 cells are off site row
Moveable cells: 46082; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
0 out of 48744 data nets is detail routed, 317 out of 317 clock nets are detail routed and total 49061 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9617, cell height 1.6733, cell area 3.2833 for total 46395 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 289 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      493867        47064        Yes DEFAULT_VA
      105360         2059        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (495 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (40 sec)
Legalization complete (1252 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49123
number of references:               289
number of site rows:                448
number of locations attempted:  1519256
number of locations failed:      455113  (30.0%)

Legality of references at locations:
241 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7182     147359     38992 ( 26.5%)     101167     36934 ( 36.5%)  AO22X1_HVT
  3620      77474     20647 ( 26.7%)      53197     19586 ( 36.8%)  AO22X1_LVT
  2366      38451     19431 ( 50.5%)      25006     13145 ( 52.6%)  SDFFARX1_LVT
  3457      70097     16265 ( 23.2%)      45797     15330 ( 33.5%)  OR2X1_HVT
  2176      43871     10267 ( 23.4%)      27754      9585 ( 34.5%)  AND2X1_HVT
  1744      37059      8475 ( 22.9%)      24106      7882 ( 32.7%)  AND2X1_LVT
  1321      25898      8239 ( 31.8%)      17460      7115 ( 40.8%)  FADDX1_LVT
   988      16180      8203 ( 50.7%)      10721      5659 ( 52.8%)  SDFFNARX1_HVT
  2095      41642      6471 ( 15.5%)      26251      5820 ( 22.2%)  NAND2X0_LVT
  2057      40205      5910 ( 14.7%)      23274      5087 ( 21.9%)  INVX1_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        14 ( 58.3%)         16        15 ( 93.8%)  NAND4X1_HVT
     3         80        47 ( 58.8%)         48        41 ( 85.4%)  SDFFNX2_LVT
     1         40        26 ( 65.0%)         40        27 ( 67.5%)  OA221X2_HVT
     1         16        13 ( 81.2%)         16         8 ( 50.0%)  SDFFARX2_RVT
     1         32        19 ( 59.4%)         16        12 ( 75.0%)  OR2X4_RVT
     1         64        36 ( 56.2%)         48        36 ( 75.0%)  AOI222X2_HVT
     1         32        21 ( 65.6%)         32        20 ( 62.5%)  NOR4X1_RVT
     3         88        51 ( 58.0%)         72        49 ( 68.1%)  OAI21X1_RVT
     2         56        34 ( 60.7%)         56        36 ( 64.3%)  OAI22X2_RVT
     1         32        17 ( 53.1%)         24        17 ( 70.8%)  MUX21X2_HVT

Legality of references in rows:
7 references had row failures.
Worst 7 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      448       224 ( 50.0%)  LSUPX1_HVT
      448       224 ( 50.0%)  LSUPX8_LVT
      448       224 ( 50.0%)  LSUPX4_LVT
      448       224 ( 50.0%)  LSUPX2_LVT
      448       224 ( 50.0%)  LSUPX4_RVT
      448       224 ( 50.0%)  LSUPX8_RVT
      448       224 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46082 (594334 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.439 um ( 0.26 row height)
rms weighted cell displacement:   0.439 um ( 0.26 row height)
max cell displacement:            3.020 um ( 1.81 row height)
avg cell displacement:            0.314 um ( 0.19 row height)
avg weighted cell displacement:   0.314 um ( 0.19 row height)
number of cells moved:            40638
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_RISC_CORE/U400 (NOR2X4_HVT)
  Input location: (277.822,424.138)
  Legal location: (278.888,421.312)
  Displacement:   3.020 um ( 1.81 row height)
Cell: I_RISC_CORE/U383 (AND2X1_LVT)
  Input location: (202.923,400)
  Legal location: (202.28,402.92)
  Displacement:   2.990 um ( 1.79 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/icc_clock2570 (TIEL_HVT)
  Input location: (359.99,241.572)
  Legal location: (359.752,244.08)
  Displacement:   2.519 um ( 1.51 row height)
Cell: I_RISC_CORE/U210 (AND3X1_HVT)
  Input location: (240.815,400)
  Legal location: (242.712,401.248)
  Displacement:   2.270 um ( 1.36 row height)
Cell: I_RISC_CORE/U386 (AND2X1_HVT)
  Input location: (176.44,400)
  Legal location: (178.264,401.248)
  Displacement:   2.210 um ( 1.32 row height)
Cell: I_BLENDER_1/U3627 (INVX1_HVT)
  Input location: (664.12,156.086)
  Legal location: (662.232,157.136)
  Displacement:   2.160 um ( 1.29 row height)
Cell: I_RISC_CORE/U1377 (NBUFFX2_HVT)
  Input location: (296.969,400.175)
  Legal location: (298.8,401.248)
  Displacement:   2.123 um ( 1.27 row height)
Cell: HFSINV_8931_1357 (INVX4_HVT)
  Input location: (293.433,258.381)
  Legal location: (291.656,259.128)
  Displacement:   1.928 um ( 1.15 row height)
Cell: I_BLENDER_1/U3355 (OA22X1_LVT)
  Input location: (722.166,172.61)
  Legal location: (720.296,172.184)
  Displacement:   1.918 um ( 1.15 row height)
Cell: I_PCI_TOP/U4033 (INVX1_LVT)
  Input location: (305.095,51.7671)
  Legal location: (307.008,51.8)
  Displacement:   1.913 um ( 1.14 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 282166
NPLDRC Place Cache: hit rate  77.2%  (282166 / 1239583)
NPLDRC Access Cache: unique cache elements 341898
NPLDRC Access Cache: hit rate  72.4%  (341898 / 1240158)
Completed Legalization, Elapsed time =   0:20:58 
Moved 40616 out of 49141 cells, ratio = 0.826520
Total displacement = 21869.072266(um)
Max displacement = 3.891900(um), I_RISC_CORE/U400 (279.797791, 424.137695, 6) => (280.864014, 422.984009, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.13(um)
  0 ~  20% cells displacement <=      0.22(um)
  0 ~  30% cells displacement <=      0.31(um)
  0 ~  40% cells displacement <=      0.41(um)
  0 ~  50% cells displacement <=      0.50(um)
  0 ~  60% cells displacement <=      0.60(um)
  0 ~  70% cells displacement <=      0.70(um)
  0 ~  80% cells displacement <=      0.80(um)
  0 ~  90% cells displacement <=      0.97(um)
  0 ~ 100% cells displacement <=      3.89(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49027 nets, 0 global routed, 317 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49024, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 49024, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)
Done with post-clock timing-driven placement.
Information: Ending clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-05-18 15:21:24 / Session: 2.38 hr / Command: 0.49 hr / Memory: 2589 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-05-18 15:21:31 / Session: 2.38 hr / Command: 0.49 hr / Memory: 2589 MB (FLW-8100)


START_FUNC : postDtdpRefresh CPU :   8558 s ( 2.38 hr) ELAPSE :   8568 s ( 2.38 hr) MEM-PEAK :  2589 Mb
Clock-opt optimization Phase 11 Iter  1         3.86        3.86      8.88       373       0.384  329342025728.00       46031            2.38      2589
Running final optimization step.
END_FUNC : postDtdpRefresh CPU :   8558 s ( 2.38 hr) ELAPSE :   8568 s ( 2.38 hr) MEM-PEAK :  2589 Mb
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Total 1.3800 seconds to load 49123 cell instances into cellmap
Moveable cells: 46082; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
0 out of 48744 data nets is detail routed, 317 out of 317 clock nets are detail routed and total 49061 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9617, cell height 1.6733, cell area 3.2833 for total 46395 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  1         3.86        3.86      8.88       373       0.384  329342025728.00       46031            2.38      2589
Warning: No tie cell is available for constant fixing. (OPT-200)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.

Clock-opt optimization Phase 13 Iter  1         3.86        3.86      8.88       373       0.384  329342025728.00       46031            2.38      2589
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (100000 100000) (8099760 7590560)
Number of VARs = 2
Number of unique PDs = 2
Number of Power Domains = 2
Number of Voltage Areas = 2
Number of supply Nets = 3
Number of used supplies = 0
Blocked VAs: 
INFO: auto-mv setup started.


Clock-opt optimization Phase 15 Iter  1         3.86        3.86      8.88       358       0.384  329342025728.00       46031            2.39      2589
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1500 seconds to build cellmap data
Total 1.3900 seconds to load 49123 cell instances into cellmap
Moveable cells: 46082; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
0 out of 48744 data nets is detail routed, 317 out of 317 clock nets are detail routed and total 49061 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9617, cell height 1.6733, cell area 3.2833 for total 46395 placed and application fixed cells
Clock-opt optimization Phase 15 Iter  2         3.86        3.86      8.88       358       0.384  329342025728.00       46031            2.39      2589
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Clock-opt optimization Phase 15 Iter  3         3.86        3.86      8.88       358       0.384  329342025728.00       46031            2.39      2589
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Clock-opt optimization Phase 15 Iter  4         3.86        3.86      8.88       358       0.384  329342025728.00       46031            2.39      2589
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Clock-opt optimization Phase 15 Iter  5         3.86        3.86      8.88       358       0.384  329342025728.00       46031            2.40      2589
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped

Clock-opt optimization Phase 16 Iter  1         3.42        3.42      8.88       221       0.384  329164029952.00       46111            2.40      2589

CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (462/4)
INFO: Derive col count 122 from GR congestion map (491/4)
Convert timing mode ...
Clock-opt optimization Phase 17 Iter  1         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.43      2589
Clock-opt optimization Phase 17 Iter  2         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.43      2589
Clock-opt optimization Phase 17 Iter  3         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.43      2589
Clock-opt optimization Phase 17 Iter  4         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.43      2589
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 17 Iter  5         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.43      2589
Clock-opt optimization Phase 17 Iter  6         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.43      2589
Clock-opt optimization Phase 17 Iter  7         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter  8         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter  9         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 10         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 11         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 12         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 13         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 14         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 15         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 16         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 17         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 18         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 19         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.44      2589
Clock-opt optimization Phase 17 Iter 20         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.45      2589
Clock-opt optimization Phase 17 Iter 21         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.46      2589
Clock-opt optimization Phase 17 Iter 22         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.46      2589
Clock-opt optimization Phase 17 Iter 23         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.46      2589
Clock-opt optimization Phase 17 Iter 24         3.42        3.42      8.88       221       0.384  224911769600.00       46111            2.46      2589

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 18 Iter  1         0.47        0.47      8.88       221       0.384  227079176192.00       46280            2.46      2589
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 19 Iter  1         0.45        0.45      8.88       221       0.384  227092955136.00       46280            2.46      2589

Clock-opt optimization Phase 20 Iter  1         0.45        0.45      8.88       221       0.383  225348272128.00       45910            2.47      2589

Clock-opt optimization Phase 21 Iter  1         0.45        0.45      8.88       221       0.383  225348272128.00       45910            2.48      2589
Clock-opt optimization Phase 21 Iter  2         0.45        0.45      8.88       221       0.383  225348272128.00       45910            2.48      2589

INFO: Enable clock_slack updates.
Clock-opt optimization Phase 22 Iter  1         0.45        0.45      8.88       221       0.383  221852499968.00       45910            2.49      2589
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 23 Iter  1         0.45        0.45      8.88       221       0.383  216833048576.00       45910            2.56      2589
Clock-opt optimization Phase 23 Iter  2         0.45        0.45      8.88       221       0.383  216833048576.00       45910            2.60      2589

Clock-opt optimization Phase 24 Iter  1         0.45        0.45      8.88       221       0.384  202041901056.00       45910            2.66      2589
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 24 Iter  2         0.45        0.45      8.88       221       0.384  202041901056.00       45910            2.66      2589
Clock-opt optimization Phase 24 Iter  3         0.45        0.45      8.88       221       0.384  202041901056.00       45910            2.66      2589
Clock-opt optimization Phase 24 Iter  4         0.45        0.45      8.88       221       0.384  202041901056.00       45910            2.66      2589

START_FUNC : legalize_placement_pre_run_core CPU :   9568 s ( 2.66 hr) ELAPSE :   9577 s ( 2.66 hr) MEM-PEAK :  2589 Mb
END_FUNC : legalize_placement_pre_run_core CPU :   9568 s ( 2.66 hr) ELAPSE :   9577 s ( 2.66 hr) MEM-PEAK :  2589 Mb
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 12
NPLDRC Place Cache: hit rate  42.9%  (12 / 21)
NPLDRC Access Cache: unique cache elements 12
NPLDRC Access Cache: hit rate  42.9%  (12 / 21)
Clock-opt optimization Phase 25 Iter  1         0.45        0.45      0.29       221       0.384  202459185152.00       46044            2.66      2589
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 303 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      493867        47113        Yes DEFAULT_VA
      105360         2023        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (788 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (13 sec)
Legalization complete (1467 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49136
number of references:               303
number of site rows:                448
number of locations attempted:  1277556
number of locations failed:      321388  (25.2%)

Legality of references at locations:
257 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7435     123536     24279 ( 19.7%)      76202     19678 ( 25.8%)  AO22X1_HVT
  1499      25825     12942 ( 50.1%)      16763      8827 ( 52.7%)  SDFFARX1_RVT
  3472      59101     10808 ( 18.3%)      34509      8282 ( 24.0%)  OR2X1_HVT
  2559      42785      8110 ( 19.0%)      25484      6450 ( 25.3%)  AO22X1_RVT
   994      16276      8388 ( 51.5%)      11096      5783 ( 52.1%)  SDFFNARX1_HVT
  2408      40347      7375 ( 18.3%)      23086      5606 ( 24.3%)  AND2X1_HVT
   702      12877      6672 ( 51.8%)       8646      4767 ( 55.1%)  SDFFARX1_HVT
   893      14944      4508 ( 30.2%)       9356      3255 ( 34.8%)  FADDX1_LVT
  1893      30064      3815 ( 12.7%)      16377      2591 ( 15.8%)  INVX0_HVT
  1534      25974      3424 ( 13.2%)      15822      2684 ( 17.0%)  NAND2X0_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         32        19 ( 59.4%)         24        17 ( 70.8%)  AOI222X2_HVT
     1         16         8 ( 50.0%)         16        12 ( 75.0%)  FADDX2_RVT
     2         32        17 ( 53.1%)         24        17 ( 70.8%)  OA221X2_HVT
     1         16        11 ( 68.8%)         16         8 ( 50.0%)  DFFARX2_HVT
     1         16         5 ( 31.2%)         16        14 ( 87.5%)  SDFFNARX2_RVT
     1         32        17 ( 53.1%)         32        20 ( 62.5%)  XNOR3X2_LVT
     5         80        41 ( 51.2%)         56        37 ( 66.1%)  SDFFASX1_HVT
     2         46        24 ( 52.2%)         38        24 ( 63.2%)  OAI222X1_RVT
     2         40        18 ( 45.0%)         24        18 ( 75.0%)  NAND4X1_RVT
     1         16         6 ( 37.5%)          8         7 ( 87.5%)  OA221X1_LVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      448       224 ( 50.0%)  LSUPX4_LVT
      448       224 ( 50.0%)  LSUPX8_LVT
      448       224 ( 50.0%)  LSUPX4_HVT
      448       224 ( 50.0%)  LSUPX2_LVT
      448       224 ( 50.0%)  LSUPX4_RVT
      448       224 ( 50.0%)  LSUPX1_HVT
      448       224 ( 50.0%)  LSUPX2_RVT
      448       224 ( 50.0%)  LSUPX8_RVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46095 (597925 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.279 um ( 0.17 row height)
rms weighted cell displacement:   0.279 um ( 0.17 row height)
max cell displacement:           10.640 um ( 6.36 row height)
avg cell displacement:            0.032 um ( 0.02 row height)
avg weighted cell displacement:   0.032 um ( 0.02 row height)
number of cells moved:             1766
number of large displacements:       22
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54629 (NBUFFX2_HVT)
  Input location: (525.432,11.672)
  Legal location: (514.792,11.672)
  Displacement:  10.640 um ( 6.36 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_ (SDFFNX2_HVT)
  Input location: (517.832,10)
  Legal location: (527.56,10)
  Displacement:   9.728 um ( 5.82 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54630 (NBUFFX2_HVT)
  Input location: (525.736,11.672)
  Legal location: (516.008,11.672)
  Displacement:   9.728 um ( 5.82 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54623 (DELLN1X2_LVT)
  Input location: (527.408,11.672)
  Legal location: (536.072,10)
  Displacement:   8.824 um ( 5.28 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54635 (DELLN1X2_LVT)
  Input location: (498.984,10)
  Legal location: (507.8,10)
  Displacement:   8.816 um ( 5.27 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54783 (DELLN2X2_RVT)
  Input location: (495.64,10)
  Legal location: (503.848,10)
  Displacement:   8.208 um ( 4.91 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54639 (NBUFFX2_HVT)
  Input location: (496.248,11.672)
  Legal location: (502.632,10)
  Displacement:   6.599 um ( 3.95 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_ (SDFFNX2_RVT)
  Input location: (515.704,10)
  Legal location: (522.088,10)
  Displacement:   6.384 um ( 3.82 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54636 (NBUFFX2_HVT)
  Input location: (495.032,10)
  Legal location: (501.416,10)
  Displacement:   6.384 um ( 3.82 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_ (SDFFNX2_RVT)
  Input location: (504.76,10)
  Legal location: (510.84,10)
  Displacement:   6.080 um ( 3.64 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 334277
NPLDRC Place Cache: hit rate  67.0%  (334277 / 1011763)
NPLDRC Access Cache: unique cache elements 371265
NPLDRC Access Cache: hit rate  63.2%  (371265 / 1009490)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49037 nets, 0 global routed, 317 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49034, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 49034, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)
INFO: Re-applying min timing blockers.
INFO: Re-applying reduced scenarios after LGL step.

CCL: Total Usage Adjustment : 1
INFO: Derive row count 115 from GR congestion map (462/4)
INFO: Derive col count 122 from GR congestion map (491/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Total 1.4600 seconds to load 49136 cell instances into cellmap
Moveable cells: 46095; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
0 out of 48799 data nets is detail routed, 317 out of 317 clock nets are detail routed and total 49116 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9730, cell height 1.6733, cell area 3.3020 for total 46408 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Total 1.4900 seconds to load 49136 cell instances into cellmap
Moveable cells: 46095; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
0 out of 48799 data nets is detail routed, 317 out of 317 clock nets are detail routed and total 49116 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.9730, cell height 1.6733, cell area 3.3020 for total 46408 placed and application fixed cells
Clock-opt optimization Phase 26 Iter  1         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.08      2757
Clock-opt optimization Phase 26 Iter  2         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.08      2757
Clock-opt optimization Phase 26 Iter  3         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.08      2757
Clock-opt optimization Phase 26 Iter  4         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.08      2757
Clock-opt optimization Phase 26 Iter  5         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter  6         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter  7         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter  8         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter  9         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter 10         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter 11         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter 12         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter 13         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter 14         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter 15         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter 16         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.09      2757
Clock-opt optimization Phase 26 Iter 17         1.85        1.63      0.29       319       0.384  202459185152.00       46044            3.10      2757

Clock-opt optimization Phase 27 Iter  1         0.58        0.57      0.29       318       0.385  204010602496.00       46107            3.10      2757

Clock-opt optimization Phase 28 Iter  1         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter  2         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter  3         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter  4         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter  5         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter  6         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter  7         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 28 Iter  8         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter  9         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter 10         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter 11         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter 12         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter 13         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757
Clock-opt optimization Phase 28 Iter 14         0.58        0.57      0.22       318       0.384  203542020096.00       46018            3.11      2757

Clock-opt optimization Phase 29 Iter  1         0.58        0.57      0.22       318       0.384  203573493760.00       46019            3.11      2757
Clock-opt optimization Phase 29 Iter  2         0.58        0.57      0.22       318       0.384  203573493760.00       46019            3.11      2757
Clock-opt optimization Phase 29 Iter  3         0.58        0.57      0.22       318       0.384  203573493760.00       46019            3.11      2757
Clock-opt optimization Phase 29 Iter  4         0.58        0.57      0.22       318       0.384  203573493760.00       46019            3.12      2757
Clock-opt optimization Phase 29 Iter  5         0.58        0.57      0.22       318       0.384  203573493760.00       46019            3.12      2757

Clock-opt optimization Phase 30 Iter  1         0.58        0.57      0.22       280       0.385  204538429440.00       46019            3.12      2757
Clock-opt optimization Phase 30 Iter  2         0.58        0.57      0.22       280       0.385  204538429440.00       46019            3.12      2757
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Clock-opt optimization Phase 30 Iter  3         0.58        0.57      0.22       280       0.385  204538429440.00       46019            3.12      2757
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Clock-opt optimization Phase 30 Iter  4         0.58        0.57      0.22       280       0.385  204538429440.00       46019            3.12      2757
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Clock-opt optimization Phase 30 Iter  5         0.58        0.57      0.22       280       0.385  204538429440.00       46019            3.13      2757
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 does not have valid location, buffer-tree root I_CONTEXT_MEM/U198/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U299/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U290/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U298/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U295/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] does not have valid location, buffer-tree root I_CONTEXT_MEM/U324/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] does not have valid location, buffer-tree root I_CONTEXT_MEM/U287/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U275/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U289/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 does not have valid location, buffer-tree root I_SDRAM_TOP/U2/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] does not have valid location, buffer-tree root I_CONTEXT_MEM/U312/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] does not have valid location, buffer-tree root I_CONTEXT_MEM/U310/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_CTL_U1_count_int_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] does not have valid location, buffer-tree root I_CONTEXT_MEM/U309/Y skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] does not have valid location, buffer-tree root I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q skipped


Information: Ending clock_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-05-18 16:06:43 / Session: 3.13 hr / Command: 1.25 hr / Memory: 2757 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :  11275 s ( 3.13 hr) ELAPSE :  11280 s ( 3.13 hr) MEM-PEAK :  2757 Mb
END_FUNC : legalize_placement_pre_run_core CPU :  11275 s ( 3.13 hr) ELAPSE :  11280 s ( 3.13 hr) MEM-PEAK :  2757 Mb
Clock-opt optimization Phase 33 Iter  1         0.57        0.57      0.22       231       0.385  205015121920.00       46069            3.13      2757
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 304 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      493867        47130        Yes DEFAULT_VA
      105360         2031        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (633 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (5 sec)
Legalization complete (1284 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  49161
number of references:               304
number of site rows:                448
number of locations attempted:  1212303
number of locations failed:      297200  (24.5%)

Legality of references at locations:
256 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7430     121863     24093 ( 19.8%)      75637     19472 ( 25.7%)  AO22X1_HVT
  1499      24738     12333 ( 49.9%)      15804      8210 ( 51.9%)  SDFFARX1_RVT
  3471      57485     10374 ( 18.0%)      33685      7875 ( 23.4%)  OR2X1_HVT
  2562      42905      8127 ( 18.9%)      25564      6444 ( 25.2%)  AO22X1_RVT
   994      16300      8426 ( 51.7%)      11049      5802 ( 52.5%)  SDFFNARX1_HVT
  2404      39065      7022 ( 18.0%)      22384      5261 ( 23.5%)  AND2X1_HVT
   702      12093      6210 ( 51.4%)       8075      4420 ( 54.7%)  SDFFARX1_HVT
   892      14800      4495 ( 30.4%)       9292      3250 ( 35.0%)  FADDX1_LVT
  1890      28936      3587 ( 12.4%)      15791      2392 ( 15.1%)  INVX0_HVT
   955      16322      3266 ( 20.0%)      10863      2665 ( 24.5%)  AO22X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          8         6 ( 75.0%)  OR3X2_HVT
     1         16         8 ( 50.0%)         16        12 ( 75.0%)  FADDX2_RVT
     2         32        17 ( 53.1%)         24        17 ( 70.8%)  OA221X2_HVT
     5        510       304 ( 59.6%)        392       238 ( 60.7%)  SDFFNX2_HVT
     1         16         5 ( 31.2%)         16        14 ( 87.5%)  SDFFNARX2_RVT
     1         16        11 ( 68.8%)         16         8 ( 50.0%)  DFFARX2_HVT
     5         80        41 ( 51.2%)         56        37 ( 66.1%)  SDFFASX1_HVT
     2         46        24 ( 52.2%)         38        24 ( 63.2%)  OAI222X1_RVT
     1         16         6 ( 37.5%)          8         7 ( 87.5%)  OA221X1_LVT
     6         96        38 ( 39.6%)         56        43 ( 76.8%)  SDFFNARX2_HVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      448       224 ( 50.0%)  LSUPX4_LVT
      448       224 ( 50.0%)  LSUPX8_LVT
      448       224 ( 50.0%)  LSUPX1_HVT
      448       224 ( 50.0%)  LSUPX2_LVT
      448       224 ( 50.0%)  LSUPX4_RVT
      448       224 ( 50.0%)  LSUPX4_HVT
      448       224 ( 50.0%)  LSUPX2_RVT
      448       224 ( 50.0%)  LSUPX8_RVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       46120 (598701 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.077 um ( 0.05 row height)
rms weighted cell displacement:   0.077 um ( 0.05 row height)
max cell displacement:            3.800 um ( 2.27 row height)
avg cell displacement:            0.005 um ( 0.00 row height)
avg weighted cell displacement:   0.005 um ( 0.00 row height)
number of cells moved:              365
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54655 (NBUFFX2_HVT)
  Input location: (462.352,10)
  Legal location: (466.152,10)
  Displacement:   3.800 um ( 2.27 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54857 (NBUFFX2_HVT)
  Input location: (439.704,10)
  Legal location: (439.4,13.344)
  Displacement:   3.358 um ( 2.01 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54649 (NBUFFX2_HVT)
  Input location: (464.632,11.672)
  Legal location: (467.368,10)
  Displacement:   3.206 um ( 1.92 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54792 (NBUFFX2_LVT)
  Input location: (455.512,10)
  Legal location: (458.248,11.672)
  Displacement:   3.206 um ( 1.92 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54722 (NBUFFX2_HVT)
  Input location: (442.136,13.344)
  Legal location: (440.616,15.016)
  Displacement:   2.260 um ( 1.35 row height)
Cell: I_BLENDER_0/U4350 (NAND2X1_LVT)
  Input location: (586.384,461.44)
  Legal location: (584.256,461.44)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_BLENDER_1/U313 (NAND3X0_LVT)
  Input location: (734.736,225.688)
  Legal location: (733.52,227.36)
  Displacement:   2.067 um ( 1.24 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54687 (NBUFFX2_HVT)
  Input location: (431.496,10)
  Legal location: (430.28,11.672)
  Displacement:   2.067 um ( 1.24 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54782 (NBUFFX2_HVT)
  Input location: (423.896,11.672)
  Legal location: (422.832,13.344)
  Displacement:   1.982 um ( 1.19 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_ (SDFFNX2_RVT)
  Input location: (451.408,10)
  Legal location: (453.384,10)
  Displacement:   1.976 um ( 1.18 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 306550
NPLDRC Place Cache: hit rate  67.9%  (306550 / 954772)
NPLDRC Access Cache: unique cache elements 342921
NPLDRC Access Cache: hit rate  64.0%  (342921 / 953540)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49062 nets, 0 global routed, 317 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49059, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 49059, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)
INFO: Re-applying min timing blockers.

Clock-opt optimization Phase 34 Iter  1         0.60        0.60      0.22       231       0.385  205015121920.00       46069            3.50      2757

Clock-opt optimization Phase 35 Iter  1         0.60        0.60      0.22       231       0.385  205015121920.00       46069            3.50      2757
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   78  Alloctr   79  Proc 4589 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,769.06)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    5  Proc    0 
[End of Build Tech Data] Total (MB): Used   87  Alloctr   89  Proc 4589 
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_54 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_52 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/ram_read_addr_0_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/ZBUF_39_50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/ZBUF_53_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/ZBUF_175_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf476 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets     = 49092
Number of nets to route  = 317
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 136
Number of nets with min-layer-mode soft-cost-medium = 136
Number of nets with max-layer-mode hard = 136
67 nets are partially connected,
 of which 67 are detail routed and 0 are global routed.
251 nets are fully connected,
 of which 251 are detail routed and 0 are global routed.
136 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  108  Alloctr  109  Proc 4589 
Average gCell capacity  4.65     on layer (1)    M1
Average gCell capacity  6.72     on layer (2)    M2
Average gCell capacity  3.96     on layer (3)    M3
Average gCell capacity  4.03     on layer (4)    M4
Average gCell capacity  2.01     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.95         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2268420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Build Congestion map] Total (MB): Used  131  Alloctr  133  Proc 4589 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   49  Alloctr   50  Proc    0 
[End of Build Data] Total (MB): Used  131  Alloctr  133  Proc 4589 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  128 
[End of Blocked Pin Detection] Total (MB): Used  307  Alloctr  309  Proc 4717 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  307  Alloctr  309  Proc 4717 
Initial. Routing result:
Initial. Both Dirs: Overflow =     5 Max = 1 GRCs =    50 (0.01%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs = 38) GRCs =    38 (0.02%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
Initial. M3         Overflow =     4 Max = 1 (GRCs = 34) GRCs =    34 (0.01%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. M6         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 121.43
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 50.52
Initial. Layer M3 wire length = 66.96
Initial. Layer M4 wire length = 3.95
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 193
Initial. Via VIA12SQ_C count = 106
Initial. Via VIA23SQ_C count = 82
Initial. Via VIA34SQ_C count = 5
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  307  Alloctr  309  Proc 4717 
phase1. Routing result:
phase1. Both Dirs: Overflow =     5 Max = 1 GRCs =    50 (0.01%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs = 38) GRCs =    38 (0.02%)
phase1. V routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
phase1. M3         Overflow =     4 Max = 1 (GRCs = 34) GRCs =    34 (0.01%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M6         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 121.43
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 50.52
phase1. Layer M3 wire length = 66.96
phase1. Layer M4 wire length = 3.95
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 193
phase1. Via VIA12SQ_C count = 106
phase1. Via VIA23SQ_C count = 82
phase1. Via VIA34SQ_C count = 5
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  307  Alloctr  309  Proc 4717 
phase2. Routing result:
phase2. Both Dirs: Overflow =     5 Max = 1 GRCs =    40 (0.01%)
phase2. H routing: Overflow =     4 Max = 1 (GRCs = 38) GRCs =    38 (0.02%)
phase2. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     4 Max = 1 (GRCs = 34) GRCs =    34 (0.01%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 121.43
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 50.52
phase2. Layer M3 wire length = 66.96
phase2. Layer M4 wire length = 3.95
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 193
phase2. Via VIA12SQ_C count = 106
phase2. Via VIA23SQ_C count = 82
phase2. Via VIA34SQ_C count = 5
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
Warning: Net n1195 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf471 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf476 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/cts1 has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  225  Alloctr  225  Proc  128 
[End of Whole Chip Routing] Total (MB): Used  307  Alloctr  309  Proc 4717 

Congestion utilization per direction:
Average vertical track utilization   =  0.63 %
Peak    vertical track utilization   = 66.67 %
Average horizontal track utilization =  0.65 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -20  Alloctr  -21  Proc    0 
[GR: Done] Total (MB): Used  290  Alloctr  291  Proc 4717 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  211  Alloctr  211  Proc  128 
[GR: Done] Total (MB): Used  290  Alloctr  291  Proc 4717 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   33  Alloctr   33  Proc  128 
[End of Global Routing] Total (MB): Used  111  Alloctr  113  Proc 4717 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   86  Alloctr   87  Proc 4717 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 115 of 593


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   90  Alloctr   91  Proc 4717 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   90  Alloctr   91  Proc 4717 

Number of wires with overlap after iteration 1 = 101 of 555


Wire length and via report:
---------------------------
Number of M1 wires: 28            : 0
Number of M2 wires: 334                  VIA12SQ_C: 296
Number of M3 wires: 190                  VIA23SQ_C: 276
Number of M4 wires: 3            VIA34SQ_C: 5
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 555               vias: 577

Total M1 wire length: 4.6
Total M2 wire length: 103.8
Total M3 wire length: 144.3
Total M4 wire length: 2.8
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 255.6

Longest M1 wire length: 0.5
Longest M2 wire length: 9.9
Longest M3 wire length: 5.0
Longest M4 wire length: 2.4
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Done] Total (MB): Used   80  Alloctr   82  Proc 4717 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   92  Alloctr   93  Proc 4717 
Total number of nets = 49092, of which 0 are not extracted
Total number of open nets = 48748, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  18/2303 Partitions, Violations =        0
Routed  24/2303 Partitions, Violations =        0
Routed  25/2303 Partitions, Violations =        0
Routed  33/2303 Partitions, Violations =        0
Routed  46/2303 Partitions, Violations =        0
Routed  56/2303 Partitions, Violations =        0
Routed  66/2303 Partitions, Violations =        0
Routed  77/2303 Partitions, Violations =        0
Routed  90/2303 Partitions, Violations =        0
Routed  104/2303 Partitions, Violations =       0
Routed  110/2303 Partitions, Violations =       0
Routed  121/2303 Partitions, Violations =       0
Routed  132/2303 Partitions, Violations =       0
Routed  143/2303 Partitions, Violations =       0
Routed  154/2303 Partitions, Violations =       0
Routed  166/2303 Partitions, Violations =       0
Routed  176/2303 Partitions, Violations =       0
Routed  191/2303 Partitions, Violations =       0
Routed  198/2303 Partitions, Violations =       0
Routed  210/2303 Partitions, Violations =       0
Routed  220/2303 Partitions, Violations =       0
Routed  231/2303 Partitions, Violations =       0
Routed  242/2303 Partitions, Violations =       0
Routed  253/2303 Partitions, Violations =       0
Routed  264/2303 Partitions, Violations =       0
Routed  275/2303 Partitions, Violations =       0
Routed  287/2303 Partitions, Violations =       0
Routed  297/2303 Partitions, Violations =       0
Routed  308/2303 Partitions, Violations =       0
Routed  320/2303 Partitions, Violations =       0
Routed  330/2303 Partitions, Violations =       0
Routed  341/2303 Partitions, Violations =       0
Routed  352/2303 Partitions, Violations =       0
Routed  363/2303 Partitions, Violations =       0
Routed  374/2303 Partitions, Violations =       0
Routed  385/2303 Partitions, Violations =       0
Routed  396/2303 Partitions, Violations =       0
Routed  407/2303 Partitions, Violations =       0
Routed  418/2303 Partitions, Violations =       0
Routed  436/2303 Partitions, Violations =       0
Routed  440/2303 Partitions, Violations =       0
Routed  451/2303 Partitions, Violations =       0
Routed  466/2303 Partitions, Violations =       0
Routed  473/2303 Partitions, Violations =       0
Routed  484/2303 Partitions, Violations =       0
Routed  497/2303 Partitions, Violations =       0
Routed  506/2303 Partitions, Violations =       0
Routed  517/2303 Partitions, Violations =       0
Routed  529/2303 Partitions, Violations =       0
Routed  539/2303 Partitions, Violations =       0
Routed  550/2303 Partitions, Violations =       0
Routed  562/2303 Partitions, Violations =       0
Routed  572/2303 Partitions, Violations =       0
Routed  583/2303 Partitions, Violations =       0
Routed  596/2303 Partitions, Violations =       0
Routed  605/2303 Partitions, Violations =       0
Routed  616/2303 Partitions, Violations =       0
Routed  631/2303 Partitions, Violations =       0
Routed  638/2303 Partitions, Violations =       0
Routed  649/2303 Partitions, Violations =       0
Routed  667/2303 Partitions, Violations =       0
Routed  671/2303 Partitions, Violations =       0
Routed  682/2303 Partitions, Violations =       0
Routed  693/2303 Partitions, Violations =       0
Routed  704/2303 Partitions, Violations =       0
Routed  715/2303 Partitions, Violations =       0
Routed  726/2303 Partitions, Violations =       0
Routed  742/2303 Partitions, Violations =       0
Routed  748/2303 Partitions, Violations =       0
Routed  759/2303 Partitions, Violations =       0
Routed  770/2303 Partitions, Violations =       0
Routed  781/2303 Partitions, Violations =       0
Routed  792/2303 Partitions, Violations =       0
Routed  803/2303 Partitions, Violations =       0
Routed  821/2303 Partitions, Violations =       0
Routed  825/2303 Partitions, Violations =       0
Routed  836/2303 Partitions, Violations =       0
Routed  847/2303 Partitions, Violations =       0
Routed  862/2303 Partitions, Violations =       0
Routed  869/2303 Partitions, Violations =       0
Routed  880/2303 Partitions, Violations =       0
Routed  892/2303 Partitions, Violations =       0
Routed  904/2303 Partitions, Violations =       0
Routed  913/2303 Partitions, Violations =       0
Routed  924/2303 Partitions, Violations =       0
Routed  935/2303 Partitions, Violations =       0
Routed  947/2303 Partitions, Violations =       0
Routed  957/2303 Partitions, Violations =       0
Routed  968/2303 Partitions, Violations =       0
Routed  979/2303 Partitions, Violations =       0
Routed  991/2303 Partitions, Violations =       0
Routed  1001/2303 Partitions, Violations =      0
Routed  1012/2303 Partitions, Violations =      0
Routed  1024/2303 Partitions, Violations =      0
Routed  1036/2303 Partitions, Violations =      0
Routed  1045/2303 Partitions, Violations =      0
Routed  1056/2303 Partitions, Violations =      0
Routed  1070/2303 Partitions, Violations =      0
Routed  1082/2303 Partitions, Violations =      0
Routed  1089/2303 Partitions, Violations =      0
Routed  1100/2303 Partitions, Violations =      0
Routed  1117/2303 Partitions, Violations =      0
Routed  1129/2303 Partitions, Violations =      0
Routed  1133/2303 Partitions, Violations =      0
Routed  1144/2303 Partitions, Violations =      0
Routed  1165/2303 Partitions, Violations =      0
Routed  1166/2303 Partitions, Violations =      0
Routed  1180/2303 Partitions, Violations =      0
Routed  1188/2303 Partitions, Violations =      0
Routed  1199/2303 Partitions, Violations =      0
Routed  1213/2303 Partitions, Violations =      0
Routed  1227/2303 Partitions, Violations =      0
Routed  1232/2303 Partitions, Violations =      0
Routed  1243/2303 Partitions, Violations =      0
Routed  1260/2303 Partitions, Violations =      0
Routed  1273/2303 Partitions, Violations =      0
Routed  1276/2303 Partitions, Violations =      0
Routed  1287/2303 Partitions, Violations =      0
Routed  1306/2303 Partitions, Violations =      0
Routed  1317/2303 Partitions, Violations =      0
Routed  1320/2303 Partitions, Violations =      0
Routed  1331/2303 Partitions, Violations =      0
Routed  1360/2303 Partitions, Violations =      0
Routed  1361/2303 Partitions, Violations =      0
Routed  1364/2303 Partitions, Violations =      0
Routed  1375/2303 Partitions, Violations =      3
Routed  1402/2303 Partitions, Violations =      3
Routed  1403/2303 Partitions, Violations =      3
Routed  1408/2303 Partitions, Violations =      0
Routed  1419/2303 Partitions, Violations =      0
Routed  1443/2303 Partitions, Violations =      0
Routed  1444/2303 Partitions, Violations =      0
Routed  1452/2303 Partitions, Violations =      0
Routed  1463/2303 Partitions, Violations =      0
Routed  1484/2303 Partitions, Violations =      0
Routed  1486/2303 Partitions, Violations =      0
Routed  1496/2303 Partitions, Violations =      0
Routed  1524/2303 Partitions, Violations =      0
Routed  1526/2303 Partitions, Violations =      0
Routed  1529/2303 Partitions, Violations =      0
Routed  1540/2303 Partitions, Violations =      0
Routed  1563/2303 Partitions, Violations =      0
Routed  1565/2303 Partitions, Violations =      0
Routed  1573/2303 Partitions, Violations =      0
Routed  1601/2303 Partitions, Violations =      0
Routed  1603/2303 Partitions, Violations =      0
Routed  1606/2303 Partitions, Violations =      0
Routed  1617/2303 Partitions, Violations =      0
Routed  1638/2303 Partitions, Violations =      0
Routed  1639/2303 Partitions, Violations =      0
Routed  1650/2303 Partitions, Violations =      0
Routed  1674/2303 Partitions, Violations =      0
Routed  1675/2303 Partitions, Violations =      0
Routed  1683/2303 Partitions, Violations =      0
Routed  1709/2303 Partitions, Violations =      3
Routed  1710/2303 Partitions, Violations =      3
Routed  1716/2303 Partitions, Violations =      3
Routed  1727/2303 Partitions, Violations =      0
Routed  1743/2303 Partitions, Violations =      0
Routed  1749/2303 Partitions, Violations =      0
Routed  1760/2303 Partitions, Violations =      2
Routed  1776/2303 Partitions, Violations =      2
Routed  1782/2303 Partitions, Violations =      2
Routed  1810/2303 Partitions, Violations =      0
Routed  1811/2303 Partitions, Violations =      0
Routed  1815/2303 Partitions, Violations =      0
Routed  1841/2303 Partitions, Violations =      0
Routed  1842/2303 Partitions, Violations =      0
Routed  1848/2303 Partitions, Violations =      0
Routed  1871/2303 Partitions, Violations =      0
Routed  1872/2303 Partitions, Violations =      0
Routed  1881/2303 Partitions, Violations =      0
Routed  1899/2303 Partitions, Violations =      0
Routed  1903/2303 Partitions, Violations =      0
Routed  1927/2303 Partitions, Violations =      0
Routed  1928/2303 Partitions, Violations =      0
Routed  1936/2303 Partitions, Violations =      0
Routed  1954/2303 Partitions, Violations =      0
Routed  1961/2303 Partitions, Violations =      0
Routed  1980/2303 Partitions, Violations =      0
Routed  1981/2303 Partitions, Violations =      0
Routed  1991/2303 Partitions, Violations =      0
Routed  2005/2303 Partitions, Violations =      0
Routed  2014/2303 Partitions, Violations =      0
Routed  2029/2303 Partitions, Violations =      0
Routed  2037/2303 Partitions, Violations =      0
Routed  2051/2303 Partitions, Violations =      0
Routed  2059/2303 Partitions, Violations =      0
Routed  2073/2303 Partitions, Violations =      0
Routed  2080/2303 Partitions, Violations =      0
Routed  2094/2303 Partitions, Violations =      0
Routed  2101/2303 Partitions, Violations =      0
Routed  2114/2303 Partitions, Violations =      0
Routed  2124/2303 Partitions, Violations =      0
Routed  2134/2303 Partitions, Violations =      0
Routed  2151/2303 Partitions, Violations =      0
Routed  2159/2303 Partitions, Violations =      0
Routed  2168/2303 Partitions, Violations =      0
Routed  2184/2303 Partitions, Violations =      0
Routed  2190/2303 Partitions, Violations =      0
Routed  2200/2303 Partitions, Violations =      0
Routed  2213/2303 Partitions, Violations =      0
Routed  2226/2303 Partitions, Violations =      0
Routed  2238/2303 Partitions, Violations =      0
Routed  2249/2303 Partitions, Violations =      0
Routed  2259/2303 Partitions, Violations =      0
Routed  2268/2303 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:23 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[Iter 0] Stage (MB): Used   33  Alloctr   33  Proc    0 
[Iter 0] Total (MB): Used  114  Alloctr  115  Proc 4717 

End DR iteration 0 with 2303 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:23 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   82  Alloctr   84  Proc 4717 
[DR: Done] Elapsed real time: 0:00:23 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   84  Proc 4717 

DR finished with 4 open nets, of which 0 are frozen
Information: Merged away 19 aligned/redundant DRCs. (ZRT-305)

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    49944 micron
Total Number of Contacts =             18631
Total Number of Wires =                18385
Total Number of PtConns =              4992
Total Number of Routed Wires =       18385
Total Routed Wire Length =           49539 micron
Total Number of Routed Contacts =       18631
        Layer             M1 :         25 micron
        Layer             M2 :       2181 micron
        Layer             M3 :      20933 micron
        Layer             M4 :      22394 micron
        Layer             M5 :       3297 micron
        Layer             M6 :       1114 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         75
        Via        VIA45SQ_C :         79
        Via   VIA45SQ_C(rot) :        309
        Via        VIA34SQ_C :       6605
        Via        VIA23SQ_C :          8
        Via   VIA23SQ_C(rot) :       5785
        Via        VIA12SQ_C :       5523
        Via   VIA12SQ_C(rot) :        247

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 18631 vias)
 
    Layer VIA1       =  0.00% (0      / 5770    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5770    vias)
    Layer VIA2       =  0.00% (0      / 5793    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5793    vias)
    Layer VIA3       =  0.00% (0      / 6605    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6605    vias)
    Layer VIA4       =  0.00% (0      / 388     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (388     vias)
    Layer VIA5       =  0.00% (0      / 75      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (75      vias)
 
  Total double via conversion rate    =  0.00% (0 / 18631 vias)
 
    Layer VIA1       =  0.00% (0      / 5770    vias)
    Layer VIA2       =  0.00% (0      / 5793    vias)
    Layer VIA3       =  0.00% (0      / 6605    vias)
    Layer VIA4       =  0.00% (0      / 388     vias)
    Layer VIA5       =  0.00% (0      / 75      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 18631 vias)
 
    Layer VIA1       =  0.00% (0      / 5770    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5770    vias)
    Layer VIA2       =  0.00% (0      / 5793    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5793    vias)
    Layer VIA3       =  0.00% (0      / 6605    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6605    vias)
    Layer VIA4       =  0.00% (0      / 388     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (388     vias)
    Layer VIA5       =  0.00% (0      / 75      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (75      vias)
 

Total number of nets = 49092
4 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 12 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49062 nets, 0 global routed, 317 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49059, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 49059, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)

Clock-opt optimization Phase 36 Iter  1         0.60        0.60      0.23       231       0.385  205015121920.00       46069            3.53      2885

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2023-05-18 16:30:28 / Session: 3.53 hr / Command: 1.64 hr / Memory: 2885 MB (FLW-8100)
Enable dominated scenarios

Clock-opt optimization complete                 0.60        0.60      0.23       231       0.385  205015121920.00       46069            3.53      2885
Co-efficient Ratio Summary:
4.193421706717  6.578038311443  2.479639425980  7.744181940401  0.485050000353  3.179565833784  5.567214754587  2.894451387461  6.565923057430  9.017944505874  62765.670018428752  4.323204659728  1.233104052744  2.083644738318  1.156543979699
2.250260059494  6.239500280146  3.702212808141  1.840206193142  4.294066604787  7.527899414480  1.807238344146  5.787946747876  3.589185834243  1.351057760963  05386.830504190373  4.316459244125  6.448528402060
5.316976851518  4.229962761875  6.795077135548  7.396788622430  5.671704023879  7.715000328450  9.589705961115  1.237151512873  9.689276763407  1.216903583513  20130.849459608988  7.361764480449  4.580251873162
2.717389655566  4.966981538730  1.759148373562  7.763220639326  6.767907806332  6.983131428863  0.187880581792  8.323011734353  9.122621715884  6.705066849478  34375.659250720502  9.880865894035  0.214557010127
4.718589872487  0.746654163172  4.878809920392  6.857265678475  9.133418263540  9.027926377260  9.823652834062  6.142559274638  1.676657733342  7.474052995051  68481.949029427571  6.113816715063  4.465516481472
3.121071521198  3.657767858751  8.221079956272  4.697572641727  3.871193921160  8.673380650488  6.823459472458  9.024099168484  3.949946669176  5.490211760149  56311.565498539405  9.128208220841  8.925573517095
1.209159040197  4.354660395794  2.681426372268  8.346081532652  2.482444637945  6.735048707054  5.116827160128  8.871730137185  1.099397499048  7.336183427726  15760.912650254100  6.924208041510  2.998268726230
9.097940919739  8.072613974856  3.139776636542  2.170961325475  1.594741773985  4.932220715266  1.703100751358  1.151976926958  2.673081377444  4.938346343502  48140.110889761215  2.450872502980  6.786707182351
9.141628075890  1.286693187746  9.569284545858  2.585843302480  2.551363149814  9.521353328802  3.451207680412  3.477528426530  0.052203084977  0.313550283387  56584.018910357738  1.812193144987  5.486539901055
0.338671434308  2.254212680851  6.109007902715  1.123307907178  4.525607471109  9.858514743640  4.232764676979  4.349334516938  7.701554132180  9.972327608202  94431.748322101792  9.642569987737  7.817636514183
3.553751596783  4.379098211564  1.367026700994  0.202091884649  9.784714951177  4.674577340473  1.712747214219  8.159217700444  3.314149314581  4.135266943613  62825.211333774528  9.858965180893  2.796055056234
0.725954712877  6.300869918119  0.310378755471  4.151579074113  3.615647669442  4.697665052395  6.592108748021  8.964748538944  0.146386288517  1.041951316051  87581.005389173025  7.991273598542  4.412357140104
8.505000075515  7.956583653990  6.721475733263  9.445437546165  6.592121786390  1.793750587431  0.467080093398  6.343960285160  7.812399441728  4.420859712383  40049.806479769923  5.054338017237  3.954667238237
0.221226949540  4.029619656300  9.406669338933  2.789963261318  0.723294414657  8.793224787635  8.918112219113  5.103692896373  4.141096043036  8.443896784045  32550.805645395941  1.625944432117  2.990823301167
9.507759648153  9.677863604280  7.170403748101  1.500049745095  8.970596111512  3.714701287396  8.927205135512  1.698289451398  2.681186209868  9.973340036408  46849.742957316228  1.766211937914  6.692700097617
5.914873410051  6.321063978482  6.790780679084  8.313142586301  8.788058179283  2.300723435391  2.262700373267  0.504515147802  4.039284211420  1.398531340544  32728.913220212748  1.886383976957  4.669924356248
7.880882018442  5.725367882536  3.341826399035  2.792637326098  2.365283406261  4.253867463816  7.665291991874  7.402250705136  5.679665635389  7.061862161198  35145.398121636129  2.135576598786  5.770366604182
2.107958496420  9.756204117776  7.119392151024  7.338065848868  2.345947245890  2.409336848439  4.994489711154  9.020697514924  4.452203594184  1.691916234590  98326.914253498401  0.943239282443  5.460583308426
8.142690095067  4.607193200262  8.244463739505  3.504870505451  1.682716012888  7.173433718510  9.939562708373  3.617863272683  8.946775111331  1.169976232707  67723.283774312989  9.722326170580  7.265850931131
3.977635140905  7.096252586782  9.474176949816  3.222095811017  0.310435135811  5.196662695826  7.308833424349  3.832935750216  2.169186653495  1.424232077311  37753.459394035192  4.190093195987  8.663871220195
6.928426071509  8.584450286694  5.136313531164  2.135356075634  5.120128041234  7.751812653000  5.220004177603  1.353329738724  6.508166238607  3.718855183731  33121.597437705503  3.895453833297  5.425721531661
0.900762767295  2.330810769505  2.560747162658  5.851476164042  3.276467697943  4.932421693877  0.155119998999  7.230062520262  5.075460374998  9.196151141169  82985.493446907224  5.303566512443  7.903384602913
6.702642585186  0.209208417965  8.471495169406  7.457737047317  1.274721423801  5.920740063572  1.414638738041  3.524996061330  9.910190480626  2.798215103190  48414.153700712396  2.523814393638  0.080567767403
1.037847033826  5.157027596689  1.564766006943  9.766517339565  9.210874802189  6.473823894401  4.638324531610  4.193433405155  6.578030954390  2.479648487277  97686.783919109374  0.538440667444  5.652931245567
2.147545812079  4.543874663348  9.212178686380  9.375050943104  6.708009339863  4.395098516078  1.239640852744  2.083423938318  1.156041850229  2.250279032464  82796.066652312691  2.150050439590  2.965541124294
0.666909627702  8.996466188073  2.329441412953  9.322470963589  1.811221913050  0.369609658180  4.109428501484  4.388140104500  6.444039383690  5.316985434588  62543.823229716796  0.703304202911  7.780825105671
7.040238737990  0.003284556755  7.059611108403  1.470120939689  2.720513551216  9.827835139826  8.118372519099  7.333455340824  4.586762754792  2.717398138536  69916.158264650647  1.415785864263  2.100994166767
9.078063328572  1.314288646079  8.805817934215  0.072345639122  6.270037326705  0.450494780240  3.928173631613  9.852542454410  0.210068826078  4.718598355457  27819.372579624878  8.016650466472  2.530385659133
4.182635401616  9.263772615509  6.528340632828  5.386748481676  6.529199187474  0.224950513656  7.966215027570  6.185622919813  4.461038777371  3.121087981675  56078.186951307119  0.723201470847  5.624013173871
1.939211648858  3.806504833894  4.594724536095  0.933686943949  9.448971115490  2.068601492444  5.220001040516  9.190959259076  8.921972003994  1.209165400674  63047.111321731579  4.297461334596  0.713922422482
4.446379496910  0.487070592187  8.271601235842  7.343373951099  3.956270837336  1.785277268389  4.677263765211  6.996959070745  2.994667212139  9.097956379555  00227.648084002027  7.791976828320  9.629850651594
7.417690004119  2.209371150265  1.043513530613  9.666261282673  0.883342434938  3.292435021621  6.918317961214  2.422523631115  6.782106670578  9.141634335616  32367.440113908457  2.870069988735  8.449620702551
3.631359399708  3.535407512913  2.012804172939  5.181267000052  2.000417760313  5.331833872465  0.816448557737  1.884844273112  5.482938499272  0.338687794124  42043.635144055097  0.004638557373  3.085677684525
6.074711039035  5.147436464294  7.646769754301  3.242162387701  5.511999891660  3.005082049479  7.546851101791  9.614210016962  7.813035002373  3.553767856509  63291.491451180255  0.292610346452  0.924442399784
7.149511714851  5.773404791774  7.472142158111  2.074007443314  1.463713806823  2.498436156218  1.019862774527  9.820616219028  2.792454544424  0.725960072693  83509.108427639208  3.712165110301  5.706347033615
6.476694464874  6.650523916554  1.087480278926  7.382382440146  3.832453163739  9.342160538784  7.803818173024  7.963924627777  4.418756638394  8.505016335331  99066.345875445619  4.782943035695  4.381067556592

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0000     0.0000        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0041     0.0057        -          -      -
    1  10   0.0271     0.1920        -          -      -
    1  11   0.0000     0.0000        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0280     0.2323     18
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.4029     0.4029        -          -      -
    3  10   0.0000     0.0000        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0271     0.1977   0.1977     29        -          -      -       69    26.9829      160  372025504
    2   *        -          -        -      -   0.0280     0.2323     18       64     3.6944       86 194450096128
    3   *   0.4029     0.4029   0.4029      1        -          -      -       68    26.9824      160  338864768
    4   *        -          -        -      -   0.0000     0.0000      0       64     3.6944       86 205015121920
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.4029     0.6006   0.6006     30   0.0280     0.2323     18       69    26.9829      163 205015121920    384668.56      46069
--------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.4029     0.6006   0.6006     30   0.0280     0.2323     18       69      163 205015121920    384668.56      46069

Clock-opt command complete                CPU: 12708 s (  3.53 hr )  ELAPSE: 12709 s (  3.53 hr )  MEM-PEAK:  2885 MB
Clock-opt command statistics  CPU=5895 sec (1.64 hr) ELAPSED=5884 sec (1.63 hr) MEM-PEAK=2.817 GB
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49062 nets, 0 global routed, 317 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ORCA_TOP'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49059, routed nets = 317, across physical hierarchy nets = 0, parasitics cached nets = 49059, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2023-05-18 16:31:06 / Session: 3.54 hr / Command: 1.65 hr / Memory: 2885 MB (FLW-8100)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:postcts2.design'. (DES-028)
######## FINISHING POST-CTS OPT #################
######## ROUTE_OPT #################
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Thu May 18 16:31:17 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  47201/47201
Power net VDDH                 2035/2035
Ground net VSS                 49201/49201
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2023-05-18 16:31:17 / Session: 3.54 hr / Command: 0.00 hr / Memory: 2885 MB (FLW-8100)
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   78  Alloctr   79  Proc 4716 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,769.06)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    5  Proc    0 
[End of Build Tech Data] Total (MB): Used   87  Alloctr   89  Proc 4716 
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_54 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_52 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n11 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n14 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/n58 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/n62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/ram_read_addr_0_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net I_CONTEXT_MEM/n276 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net I_CONTEXT_MEM/n289 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net I_CONTEXT_MEM/n291 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net I_CONTEXT_MEM/n292 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net I_CONTEXT_MEM/n296 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n176 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n188 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/ZBUF_39_50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/ZBUF_53_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/ZBUF_175_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf476 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets     = 49092
Number of nets to route  = 48748
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 136
Number of nets with min-layer-mode soft-cost-medium = 136
Number of nets with max-layer-mode hard = 136
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
314 nets are fully connected,
 of which 314 are detail routed and 0 are global routed.
136 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build All Nets] Total (MB): Used  108  Alloctr  109  Proc 4716 
Average gCell capacity  4.65     on layer (1)    M1
Average gCell capacity  6.72     on layer (2)    M2
Average gCell capacity  3.96     on layer (3)    M3
Average gCell capacity  4.03     on layer (4)    M4
Average gCell capacity  2.01     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.95         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2268420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Build Congestion map] Total (MB): Used  131  Alloctr  133  Proc 4716 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   49  Alloctr   50  Proc    0 
[End of Build Data] Total (MB): Used  131  Alloctr  133  Proc 4716 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:04 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  307  Alloctr  309  Proc 4716 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:13 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[End of Initial Routing] Stage (MB): Used   35  Alloctr   34  Proc    0 
[End of Initial Routing] Total (MB): Used  343  Alloctr  344  Proc 4716 
Initial. Routing result:
Initial. Both Dirs: Overflow = 10755 Max = 7 GRCs = 13444 (2.96%)
Initial. H routing: Overflow =  7607 Max = 5 (GRCs =  3) GRCs =  9308 (4.10%)
Initial. V routing: Overflow =  3147 Max = 7 (GRCs =  2) GRCs =  4136 (1.82%)
Initial. M1         Overflow =    34 Max = 1 (GRCs = 69) GRCs =    69 (0.03%)
Initial. M2         Overflow =  2578 Max = 7 (GRCs =  2) GRCs =  2678 (1.18%)
Initial. M3         Overflow =  6069 Max = 5 (GRCs =  3) GRCs =  5254 (2.32%)
Initial. M4         Overflow =    61 Max = 3 (GRCs =  1) GRCs =    84 (0.04%)
Initial. M5         Overflow =  1102 Max = 4 (GRCs =  2) GRCs =  1103 (0.49%)
Initial. M6         Overflow =   506 Max = 3 (GRCs =  4) GRCs =  1374 (0.61%)
Initial. M7         Overflow =   401 Max = 2 (GRCs = 52) GRCs =  2882 (1.27%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   998 Max =  4 GRCs =  4445 (4.10%)
Initial. H routing: Overflow =   490 Max =  4 (GRCs =  3) GRCs =  3051 (5.63%)
Initial. V routing: Overflow =   508 Max =  3 (GRCs =  4) GRCs =  1394 (2.57%)
Initial. M1         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  7) GRCs =     7 (0.01%)
Initial. M3         Overflow =    50 Max =  4 (GRCs =  1) GRCs =    87 (0.16%)
Initial. M4         Overflow =     3 Max =  2 (GRCs =  1) GRCs =    17 (0.03%)
Initial. M5         Overflow =    43 Max =  4 (GRCs =  2) GRCs =    85 (0.16%)
Initial. M6         Overflow =   503 Max =  3 (GRCs =  4) GRCs =  1370 (2.53%)
Initial. M7         Overflow =   396 Max =  2 (GRCs = 52) GRCs =  2877 (5.31%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1077230.86
Initial. Layer M1 wire length = 305.86
Initial. Layer M2 wire length = 287938.13
Initial. Layer M3 wire length = 360685.88
Initial. Layer M4 wire length = 176016.16
Initial. Layer M5 wire length = 171921.94
Initial. Layer M6 wire length = 66090.87
Initial. Layer M7 wire length = 14272.02
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 391034
Initial. Via VIA12SQ_C count = 173004
Initial. Via VIA23SQ_C count = 164464
Initial. Via VIA34SQ_C count = 39640
Initial. Via VIA45SQ_C count = 10853
Initial. Via VIA56SQ_C count = 2372
Initial. Via VIA67SQ_C count = 701
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:08 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  344  Alloctr  345  Proc 4716 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3615 Max = 7 GRCs =  5344 (1.18%)
phase1. H routing: Overflow =  1322 Max = 5 (GRCs =  1) GRCs =  2900 (1.28%)
phase1. V routing: Overflow =  2293 Max = 7 (GRCs =  3) GRCs =  2444 (1.08%)
phase1. M1         Overflow =    43 Max = 1 (GRCs = 84) GRCs =    84 (0.04%)
phase1. M2         Overflow =  2081 Max = 7 (GRCs =  3) GRCs =  1803 (0.79%)
phase1. M3         Overflow =  1024 Max = 5 (GRCs =  1) GRCs =   898 (0.40%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. M5         Overflow =    32 Max = 1 (GRCs = 77) GRCs =    77 (0.03%)
phase1. M6         Overflow =   211 Max = 2 (GRCs =  1) GRCs =   635 (0.28%)
phase1. M7         Overflow =   221 Max = 2 (GRCs =  1) GRCs =  1841 (0.81%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   455 Max =  2 GRCs =  2556 (2.36%)
phase1. H routing: Overflow =   244 Max =  2 (GRCs =  1) GRCs =  1921 (3.54%)
phase1. V routing: Overflow =   211 Max =  2 (GRCs =  1) GRCs =   635 (1.17%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    12 Max =  1 (GRCs = 30) GRCs =    30 (0.06%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =    10 Max =  1 (GRCs = 50) GRCs =    50 (0.09%)
phase1. M6         Overflow =   211 Max =  2 (GRCs =  1) GRCs =   634 (1.17%)
phase1. M7         Overflow =   221 Max =  2 (GRCs =  1) GRCs =  1841 (3.39%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1102790.74
phase1. Layer M1 wire length = 385.07
phase1. Layer M2 wire length = 289774.08
phase1. Layer M3 wire length = 356847.58
phase1. Layer M4 wire length = 197286.65
phase1. Layer M5 wire length = 179331.61
phase1. Layer M6 wire length = 68367.18
phase1. Layer M7 wire length = 10798.57
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 404007
phase1. Via VIA12SQ_C count = 172991
phase1. Via VIA23SQ_C count = 165052
phase1. Via VIA34SQ_C count = 45785
phase1. Via VIA45SQ_C count = 16132
phase1. Via VIA56SQ_C count = 3238
phase1. Via VIA67SQ_C count = 809
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
40% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
60% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
70% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:08 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  344  Alloctr  345  Proc 4716 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2620 Max = 5 GRCs =  2384 (0.53%)
phase2. H routing: Overflow =  1312 Max = 5 (GRCs =  1) GRCs =  1126 (0.50%)
phase2. V routing: Overflow =  1307 Max = 4 (GRCs =  4) GRCs =  1258 (0.55%)
phase2. M1         Overflow =    38 Max = 1 (GRCs = 76) GRCs =    76 (0.03%)
phase2. M2         Overflow =  1307 Max = 4 (GRCs =  4) GRCs =  1256 (0.55%)
phase2. M3         Overflow =  1272 Max = 5 (GRCs =  1) GRCs =  1044 (0.46%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     2 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1108775.80
phase2. Layer M1 wire length = 496.11
phase2. Layer M2 wire length = 290939.70
phase2. Layer M3 wire length = 357193.71
phase2. Layer M4 wire length = 199770.79
phase2. Layer M5 wire length = 179789.93
phase2. Layer M6 wire length = 70389.70
phase2. Layer M7 wire length = 10195.85
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 405165
phase2. Via VIA12SQ_C count = 173022
phase2. Via VIA23SQ_C count = 165168
phase2. Via VIA34SQ_C count = 46311
phase2. Via VIA45SQ_C count = 16537
phase2. Via VIA56SQ_C count = 3334
phase2. Via VIA67SQ_C count = 793
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:27 Elapsed real time: 0:00:27
20% of nets complete Elapsed cpu time: 0:00:27 Elapsed real time: 0:00:27
30% of nets complete Elapsed cpu time: 0:00:27 Elapsed real time: 0:00:27
40% of nets complete Elapsed cpu time: 0:00:28 Elapsed real time: 0:00:27
50% of nets complete Elapsed cpu time: 0:00:28 Elapsed real time: 0:00:27
60% of nets complete Elapsed cpu time: 0:00:28 Elapsed real time: 0:00:27
70% of nets complete Elapsed cpu time: 0:00:28 Elapsed real time: 0:00:27
80% of nets complete Elapsed cpu time: 0:00:28 Elapsed real time: 0:00:27
90% of nets complete Elapsed cpu time: 0:00:28 Elapsed real time: 0:00:27
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:28 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:29
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  344  Alloctr  345  Proc 4716 
phase3. Routing result:
phase3. Both Dirs: Overflow =  2114 Max = 5 GRCs =  1994 (0.44%)
phase3. H routing: Overflow =   822 Max = 5 (GRCs =  1) GRCs =   747 (0.33%)
phase3. V routing: Overflow =  1292 Max = 4 (GRCs =  3) GRCs =  1247 (0.55%)
phase3. M1         Overflow =    49 Max = 1 (GRCs = 98) GRCs =    98 (0.04%)
phase3. M2         Overflow =  1291 Max = 4 (GRCs =  3) GRCs =  1245 (0.55%)
phase3. M3         Overflow =   772 Max = 5 (GRCs =  1) GRCs =   645 (0.28%)
phase3. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M5         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 1109849.31
phase3. Layer M1 wire length = 798.00
phase3. Layer M2 wire length = 292406.12
phase3. Layer M3 wire length = 356527.76
phase3. Layer M4 wire length = 199468.19
phase3. Layer M5 wire length = 180344.49
phase3. Layer M6 wire length = 70269.23
phase3. Layer M7 wire length = 10035.52
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 404995
phase3. Via VIA12SQ_C count = 173053
phase3. Via VIA23SQ_C count = 164847
phase3. Via VIA34SQ_C count = 46280
phase3. Via VIA45SQ_C count = 16681
phase3. Via VIA56SQ_C count = 3357
phase3. Via VIA67SQ_C count = 777
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
Warning: Net I_SDRAM_TOP/HFSNET_44 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_49 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_54 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_38 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_43 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_52 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/test_so17_gOb45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_96 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_97 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_98 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_99 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_101 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_102 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_104 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_105 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_106 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_107 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_111 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_112 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_113 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_114 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_115 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_117 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_118 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_119 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_120 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_121 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_124 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_126 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_66 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_68 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_69 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_70 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_72 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_73 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_75 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_76 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_77 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_79 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_80 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_81 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_82 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_85 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_86 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_87 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_88 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_91 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_93 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_94 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_95 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n158 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_63 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n51 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n39 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n40 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n3 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n1 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n11 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n14 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n57 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n58 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n59 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[31] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[30] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[29] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[28] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[27] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[26] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[25] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[24] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[23] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[22] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[21] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[20] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[19] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[18] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[17] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[16] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[15] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[14] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[13] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[12] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[11] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[10] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[9] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[8] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[7] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[6] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[5] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[4] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[3] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[2] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[1] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[0] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n325 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n326 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n328 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n156 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n26 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n134 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n24 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n142 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_2_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_0_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n140 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n346 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n147 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n348 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n6 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n131 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_3_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n272 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n273 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n274 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n276 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n277 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n278 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n279 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n280 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n281 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n282 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n283 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n284 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n285 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n286 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n287 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n288 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n289 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n290 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n291 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n292 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n293 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n294 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n295 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n296 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n297 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n298 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n299 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n300 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n301 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n302 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n303 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n304 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n337 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n338 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n339 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n340 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n341 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n345 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n176 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n184 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n186 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n188 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n190 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n193 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[127] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[126] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[125] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[124] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[123] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[122] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[121] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[120] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[119] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[118] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[117] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[116] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[115] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[114] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[113] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[112] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[111] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[110] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[109] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[108] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[107] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[106] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[105] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[104] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[103] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[102] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[101] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[100] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[99] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[98] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[97] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[96] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[79] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[78] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[77] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[76] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[75] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[74] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[73] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[72] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[71] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[70] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[69] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[68] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[67] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[66] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[65] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[64] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[63] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[61] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[59] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[49] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/ZBUF_39_50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/ZBUF_53_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/ZBUF_175_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net n1195 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf471 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf476 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/cts1 has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:01:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:07 total=0:01:08
[End of Whole Chip Routing] Stage (MB): Used  262  Alloctr  262  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  344  Alloctr  345  Proc 4716 

Congestion utilization per direction:
Average vertical track utilization   = 16.80 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization = 17.95 %
Peak    horizontal track utilization = 225.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -24  Alloctr  -22  Proc    0 
[GR: Done] Total (MB): Used  322  Alloctr  326  Proc 4716 
GR Total stats:
[GR: Done] Elapsed real time: 0:01:08 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:08 total=0:01:09
[GR: Done] Stage (MB): Used  244  Alloctr  246  Proc    0 
[GR: Done] Total (MB): Used  322  Alloctr  326  Proc 4716 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:01:10 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:10 total=0:01:11
[End of Global Routing] Stage (MB): Used   66  Alloctr   66  Proc    0 
[End of Global Routing] Total (MB): Used  144  Alloctr  145  Proc 4716 

Start track assignment

Warning: Found 1 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:01 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Read routes] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Track Assign: Read routes] Total (MB): Used  126  Alloctr  128  Proc 4716 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 170029 of 503444


[Track Assign: Iteration 0] Elapsed real time: 0:00:15 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Track Assign: Iteration 0] Stage (MB): Used   20  Alloctr   26  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  129  Alloctr  136  Proc 4716 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:31 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:32 total=0:00:32
[Track Assign: Iteration 1] Stage (MB): Used   21  Alloctr   26  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  129  Alloctr  136  Proc 4716 

Number of wires with overlap after iteration 1 = 89989 of 423958


Wire length and via report:
---------------------------
Number of M1 wires: 24720                 : 0
Number of M2 wires: 200049               VIA12SQ_C: 177785
Number of M3 wires: 147032               VIA23SQ_C: 211391
Number of M4 wires: 37553                VIA34SQ_C: 55558
Number of M5 wires: 11807                VIA45SQ_C: 17623
Number of M6 wires: 2410                 VIA56SQ_C: 3614
Number of M7 wires: 387                  VIA67SQ_C: 773
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 423958            vias: 466744

Total M1 wire length: 9341.7
Total M2 wire length: 303424.4
Total M3 wire length: 372939.2
Total M4 wire length: 204434.9
Total M5 wire length: 180162.1
Total M6 wire length: 72051.9
Total M7 wire length: 9966.7
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1152321.0

Longest M1 wire length: 5.5
Longest M2 wire length: 345.3
Longest M3 wire length: 318.1
Longest M4 wire length: 357.2
Longest M5 wire length: 405.2
Longest M6 wire length: 346.0
Longest M7 wire length: 199.4
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:38 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:38 total=0:00:39
[Track Assign: Done] Stage (MB): Used    7  Alloctr    8  Proc    0 
[Track Assign: Done] Total (MB): Used  116  Alloctr  118  Proc 4716 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used  129  Alloctr  130  Proc 4716 
Total number of nets = 49092, of which 0 are not extracted
Total number of open nets = 362, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/2303 Partitions, Violations = 0
Routed  11/2303 Partitions, Violations =        2
Routed  22/2303 Partitions, Violations =        7
Routed  33/2303 Partitions, Violations =        6
Routed  44/2303 Partitions, Violations =        4
Routed  55/2303 Partitions, Violations =        9
Routed  66/2303 Partitions, Violations =        6
Routed  77/2303 Partitions, Violations =        4
Routed  88/2303 Partitions, Violations =        6
Routed  99/2303 Partitions, Violations =        11
Routed  110/2303 Partitions, Violations =       29
Routed  121/2303 Partitions, Violations =       27
Routed  132/2303 Partitions, Violations =       22
Routed  143/2303 Partitions, Violations =       21
Routed  154/2303 Partitions, Violations =       28
Routed  165/2303 Partitions, Violations =       47
Routed  176/2303 Partitions, Violations =       52
Routed  187/2303 Partitions, Violations =       54
Routed  198/2303 Partitions, Violations =       85
Routed  209/2303 Partitions, Violations =       130
Routed  220/2303 Partitions, Violations =       121
Routed  231/2303 Partitions, Violations =       113
Routed  242/2303 Partitions, Violations =       168
Routed  253/2303 Partitions, Violations =       174
Routed  264/2303 Partitions, Violations =       166
Routed  275/2303 Partitions, Violations =       188
Routed  286/2303 Partitions, Violations =       221
Routed  297/2303 Partitions, Violations =       241
Routed  308/2303 Partitions, Violations =       307
Routed  319/2303 Partitions, Violations =       305
Routed  330/2303 Partitions, Violations =       236
Routed  341/2303 Partitions, Violations =       247
Routed  352/2303 Partitions, Violations =       260
Routed  363/2303 Partitions, Violations =       300
Routed  374/2303 Partitions, Violations =       333
Routed  385/2303 Partitions, Violations =       343
Routed  396/2303 Partitions, Violations =       303
Routed  407/2303 Partitions, Violations =       308
Routed  418/2303 Partitions, Violations =       331
Routed  429/2303 Partitions, Violations =       372
Routed  440/2303 Partitions, Violations =       430
Routed  451/2303 Partitions, Violations =       474
Routed  462/2303 Partitions, Violations =       488
Routed  473/2303 Partitions, Violations =       457
Routed  484/2303 Partitions, Violations =       470
Routed  495/2303 Partitions, Violations =       476
Routed  506/2303 Partitions, Violations =       536
Routed  517/2303 Partitions, Violations =       517
Routed  528/2303 Partitions, Violations =       516
Routed  539/2303 Partitions, Violations =       520
Routed  550/2303 Partitions, Violations =       535
Routed  561/2303 Partitions, Violations =       567
Routed  572/2303 Partitions, Violations =       608
Routed  583/2303 Partitions, Violations =       665
Routed  594/2303 Partitions, Violations =       651
Routed  605/2303 Partitions, Violations =       681
Routed  616/2303 Partitions, Violations =       648
Routed  627/2303 Partitions, Violations =       664
Routed  638/2303 Partitions, Violations =       663
Routed  649/2303 Partitions, Violations =       643
Routed  660/2303 Partitions, Violations =       657
Routed  671/2303 Partitions, Violations =       647
Routed  682/2303 Partitions, Violations =       657
Routed  693/2303 Partitions, Violations =       637
Routed  704/2303 Partitions, Violations =       637
Routed  715/2303 Partitions, Violations =       725
Routed  726/2303 Partitions, Violations =       713
Routed  737/2303 Partitions, Violations =       743
Routed  748/2303 Partitions, Violations =       736
Routed  759/2303 Partitions, Violations =       653
Routed  770/2303 Partitions, Violations =       645
Routed  781/2303 Partitions, Violations =       665
Routed  792/2303 Partitions, Violations =       731
Routed  803/2303 Partitions, Violations =       759
Routed  814/2303 Partitions, Violations =       755
Routed  825/2303 Partitions, Violations =       756
Routed  836/2303 Partitions, Violations =       812
Routed  847/2303 Partitions, Violations =       776
Routed  859/2303 Partitions, Violations =       784
Routed  869/2303 Partitions, Violations =       772
Routed  880/2303 Partitions, Violations =       708
Routed  891/2303 Partitions, Violations =       694
Routed  904/2303 Partitions, Violations =       688
Routed  913/2303 Partitions, Violations =       680
Routed  924/2303 Partitions, Violations =       720
Routed  935/2303 Partitions, Violations =       725
Routed  947/2303 Partitions, Violations =       725
Routed  957/2303 Partitions, Violations =       751
Routed  968/2303 Partitions, Violations =       753
Routed  979/2303 Partitions, Violations =       827
Routed  991/2303 Partitions, Violations =       827
Routed  1001/2303 Partitions, Violations =      831
Routed  1012/2303 Partitions, Violations =      839
Routed  1023/2303 Partitions, Violations =      774
Routed  1036/2303 Partitions, Violations =      788
Routed  1045/2303 Partitions, Violations =      809
Routed  1056/2303 Partitions, Violations =      809
Routed  1068/2303 Partitions, Violations =      828
Routed  1082/2303 Partitions, Violations =      816
Routed  1089/2303 Partitions, Violations =      808
Routed  1100/2303 Partitions, Violations =      801
Routed  1111/2303 Partitions, Violations =      813
Routed  1129/2303 Partitions, Violations =      814
Routed  1133/2303 Partitions, Violations =      811
Routed  1144/2303 Partitions, Violations =      847
Routed  1155/2303 Partitions, Violations =      832
Routed  1166/2303 Partitions, Violations =      832
Routed  1177/2303 Partitions, Violations =      832
Routed  1188/2303 Partitions, Violations =      869
Routed  1199/2303 Partitions, Violations =      895
Routed  1212/2303 Partitions, Violations =      903
Routed  1223/2303 Partitions, Violations =      903
Routed  1232/2303 Partitions, Violations =      889
Routed  1243/2303 Partitions, Violations =      905
Routed  1254/2303 Partitions, Violations =      943
Routed  1269/2303 Partitions, Violations =      943
Routed  1276/2303 Partitions, Violations =      993
Routed  1287/2303 Partitions, Violations =      1026
Routed  1299/2303 Partitions, Violations =      1039
Routed  1314/2303 Partitions, Violations =      1037
Routed  1320/2303 Partitions, Violations =      1016
Routed  1331/2303 Partitions, Violations =      927
Routed  1344/2303 Partitions, Violations =      1021
Routed  1358/2303 Partitions, Violations =      1020
Routed  1364/2303 Partitions, Violations =      994
Routed  1375/2303 Partitions, Violations =      1014
Routed  1388/2303 Partitions, Violations =      992
Routed  1401/2303 Partitions, Violations =      992
Routed  1408/2303 Partitions, Violations =      1021
Routed  1419/2303 Partitions, Violations =      1058
Routed  1431/2303 Partitions, Violations =      1090
Routed  1443/2303 Partitions, Violations =      1085
Routed  1452/2303 Partitions, Violations =      1075
Routed  1463/2303 Partitions, Violations =      1023
Routed  1474/2303 Partitions, Violations =      1031
Routed  1485/2303 Partitions, Violations =      1022
Routed  1496/2303 Partitions, Violations =      1045
Routed  1514/2303 Partitions, Violations =      1077
Routed  1524/2303 Partitions, Violations =      1079
Routed  1529/2303 Partitions, Violations =      1052
Routed  1540/2303 Partitions, Violations =      1021
Routed  1554/2303 Partitions, Violations =      1033
Routed  1563/2303 Partitions, Violations =      1029
Routed  1573/2303 Partitions, Violations =      1044
Routed  1584/2303 Partitions, Violations =      1070
Routed  1601/2303 Partitions, Violations =      1069
Routed  1606/2303 Partitions, Violations =      1116
Routed  1617/2303 Partitions, Violations =      1127
Routed  1638/2303 Partitions, Violations =      1111
Routed  1639/2303 Partitions, Violations =      1122
Routed  1650/2303 Partitions, Violations =      1136
Routed  1674/2303 Partitions, Violations =      1139
Routed  1675/2303 Partitions, Violations =      1136
Routed  1683/2303 Partitions, Violations =      1106
Routed  1694/2303 Partitions, Violations =      1143
Routed  1709/2303 Partitions, Violations =      1138
Routed  1716/2303 Partitions, Violations =      1159
Routed  1727/2303 Partitions, Violations =      1144
Routed  1743/2303 Partitions, Violations =      1143
Routed  1749/2303 Partitions, Violations =      1116
Routed  1760/2303 Partitions, Violations =      1101
Routed  1776/2303 Partitions, Violations =      1100
Routed  1782/2303 Partitions, Violations =      1081
Routed  1793/2303 Partitions, Violations =      1080
Routed  1808/2303 Partitions, Violations =      1080
Routed  1815/2303 Partitions, Violations =      1100
Routed  1828/2303 Partitions, Violations =      1125
Routed  1839/2303 Partitions, Violations =      1130
Routed  1848/2303 Partitions, Violations =      1139
Routed  1859/2303 Partitions, Violations =      1143
Routed  1870/2303 Partitions, Violations =      1131
Routed  1881/2303 Partitions, Violations =      1167
Routed  1898/2303 Partitions, Violations =      1167
Routed  1903/2303 Partitions, Violations =      1140
Routed  1914/2303 Partitions, Violations =      1139
Routed  1926/2303 Partitions, Violations =      1139
Routed  1936/2303 Partitions, Violations =      1195
Routed  1953/2303 Partitions, Violations =      1194
Routed  1958/2303 Partitions, Violations =      1158
Routed  1969/2303 Partitions, Violations =      1151
Routed  1980/2303 Partitions, Violations =      1153
Routed  1991/2303 Partitions, Violations =      1140
Routed  2004/2303 Partitions, Violations =      1139
Routed  2013/2303 Partitions, Violations =      1133
Routed  2028/2303 Partitions, Violations =      1132
Routed  2035/2303 Partitions, Violations =      1120
Routed  2051/2303 Partitions, Violations =      1153
Routed  2057/2303 Partitions, Violations =      1132
Routed  2073/2303 Partitions, Violations =      1106
Routed  2079/2303 Partitions, Violations =      1104
Routed  2094/2303 Partitions, Violations =      1095
Routed  2101/2303 Partitions, Violations =      1098
Routed  2114/2303 Partitions, Violations =      1092
Routed  2123/2303 Partitions, Violations =      1096
Routed  2134/2303 Partitions, Violations =      1092
Routed  2151/2303 Partitions, Violations =      1092
Routed  2156/2303 Partitions, Violations =      1109
Routed  2168/2303 Partitions, Violations =      1114
Routed  2184/2303 Partitions, Violations =      1123
Routed  2189/2303 Partitions, Violations =      1105
Routed  2200/2303 Partitions, Violations =      1094
Routed  2213/2303 Partitions, Violations =      1098
Routed  2226/2303 Partitions, Violations =      1095
Routed  2238/2303 Partitions, Violations =      1096
Routed  2249/2303 Partitions, Violations =      1095
Routed  2259/2303 Partitions, Violations =      1096
Routed  2268/2303 Partitions, Violations =      1095

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1095
        Diff net spacing : 548
        Diff net via-cut spacing : 5
        Less than minimum area : 84
        Same net spacing : 205
        Short : 253

[Iter 0] Elapsed real time: 0:05:21 
[Iter 0] Elapsed cpu  time: sys=0:00:03 usr=0:05:22 total=0:05:25
[Iter 0] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 0] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 0 with 2303 parts

Start DR iteration 1: non-uniform partition
Routed  1/492 Partitions, Violations =  1043
Routed  2/492 Partitions, Violations =  1008
Routed  4/492 Partitions, Violations =  996
Routed  6/492 Partitions, Violations =  981
Routed  8/492 Partitions, Violations =  965
Routed  10/492 Partitions, Violations = 945
Routed  12/492 Partitions, Violations = 924
Routed  14/492 Partitions, Violations = 916
Routed  16/492 Partitions, Violations = 906
Routed  18/492 Partitions, Violations = 885
Routed  20/492 Partitions, Violations = 865
Routed  22/492 Partitions, Violations = 850
Routed  24/492 Partitions, Violations = 841
Routed  26/492 Partitions, Violations = 835
Routed  28/492 Partitions, Violations = 816
Routed  30/492 Partitions, Violations = 778
Routed  32/492 Partitions, Violations = 768
Routed  34/492 Partitions, Violations = 752
Routed  36/492 Partitions, Violations = 749
Routed  38/492 Partitions, Violations = 743
Routed  40/492 Partitions, Violations = 737
Routed  42/492 Partitions, Violations = 730
Routed  44/492 Partitions, Violations = 723
Routed  46/492 Partitions, Violations = 714
Routed  48/492 Partitions, Violations = 714
Routed  50/492 Partitions, Violations = 706
Routed  52/492 Partitions, Violations = 702
Routed  54/492 Partitions, Violations = 700
Routed  56/492 Partitions, Violations = 695
Routed  58/492 Partitions, Violations = 690
Routed  60/492 Partitions, Violations = 683
Routed  62/492 Partitions, Violations = 676
Routed  64/492 Partitions, Violations = 669
Routed  66/492 Partitions, Violations = 664
Routed  68/492 Partitions, Violations = 660
Routed  70/492 Partitions, Violations = 654
Routed  72/492 Partitions, Violations = 648
Routed  74/492 Partitions, Violations = 644
Routed  76/492 Partitions, Violations = 640
Routed  78/492 Partitions, Violations = 635
Routed  80/492 Partitions, Violations = 631
Routed  82/492 Partitions, Violations = 626
Routed  84/492 Partitions, Violations = 620
Routed  86/492 Partitions, Violations = 615
Routed  88/492 Partitions, Violations = 611
Routed  90/492 Partitions, Violations = 605
Routed  92/492 Partitions, Violations = 601
Routed  94/492 Partitions, Violations = 595
Routed  96/492 Partitions, Violations = 591
Routed  98/492 Partitions, Violations = 587
Routed  100/492 Partitions, Violations =        583
Routed  102/492 Partitions, Violations =        578
Routed  104/492 Partitions, Violations =        567
Routed  106/492 Partitions, Violations =        544
Routed  108/492 Partitions, Violations =        536
Routed  110/492 Partitions, Violations =        534
Routed  112/492 Partitions, Violations =        532
Routed  114/492 Partitions, Violations =        530
Routed  116/492 Partitions, Violations =        528
Routed  118/492 Partitions, Violations =        526
Routed  120/492 Partitions, Violations =        524
Routed  122/492 Partitions, Violations =        522
Routed  124/492 Partitions, Violations =        520
Routed  126/492 Partitions, Violations =        518
Routed  128/492 Partitions, Violations =        514
Routed  130/492 Partitions, Violations =        511
Routed  132/492 Partitions, Violations =        507
Routed  134/492 Partitions, Violations =        505
Routed  136/492 Partitions, Violations =        501
Routed  138/492 Partitions, Violations =        499
Routed  140/492 Partitions, Violations =        497
Routed  142/492 Partitions, Violations =        495
Routed  144/492 Partitions, Violations =        491
Routed  146/492 Partitions, Violations =        489
Routed  148/492 Partitions, Violations =        486
Routed  150/492 Partitions, Violations =        484
Routed  152/492 Partitions, Violations =        482
Routed  154/492 Partitions, Violations =        480
Routed  156/492 Partitions, Violations =        478
Routed  158/492 Partitions, Violations =        476
Routed  160/492 Partitions, Violations =        473
Routed  162/492 Partitions, Violations =        471
Routed  164/492 Partitions, Violations =        469
Routed  166/492 Partitions, Violations =        467
Routed  168/492 Partitions, Violations =        465
Routed  170/492 Partitions, Violations =        463
Routed  172/492 Partitions, Violations =        461
Routed  174/492 Partitions, Violations =        458
Routed  176/492 Partitions, Violations =        455
Routed  178/492 Partitions, Violations =        453
Routed  180/492 Partitions, Violations =        451
Routed  182/492 Partitions, Violations =        449
Routed  184/492 Partitions, Violations =        447
Routed  186/492 Partitions, Violations =        444
Routed  188/492 Partitions, Violations =        442
Routed  190/492 Partitions, Violations =        440
Routed  192/492 Partitions, Violations =        438
Routed  194/492 Partitions, Violations =        436
Routed  196/492 Partitions, Violations =        434
Routed  198/492 Partitions, Violations =        431
Routed  200/492 Partitions, Violations =        427
Routed  202/492 Partitions, Violations =        425
Routed  204/492 Partitions, Violations =        423
Routed  206/492 Partitions, Violations =        421
Routed  208/492 Partitions, Violations =        416
Routed  210/492 Partitions, Violations =        414
Routed  212/492 Partitions, Violations =        410
Routed  214/492 Partitions, Violations =        407
Routed  216/492 Partitions, Violations =        405
Routed  218/492 Partitions, Violations =        403
Routed  220/492 Partitions, Violations =        401
Routed  222/492 Partitions, Violations =        399
Routed  224/492 Partitions, Violations =        397
Routed  226/492 Partitions, Violations =        395
Routed  228/492 Partitions, Violations =        393
Routed  230/492 Partitions, Violations =        391
Routed  232/492 Partitions, Violations =        389
Routed  234/492 Partitions, Violations =        387
Routed  236/492 Partitions, Violations =        385
Routed  238/492 Partitions, Violations =        383
Routed  240/492 Partitions, Violations =        381
Routed  242/492 Partitions, Violations =        379
Routed  244/492 Partitions, Violations =        377
Routed  246/492 Partitions, Violations =        375
Routed  248/492 Partitions, Violations =        373
Routed  250/492 Partitions, Violations =        371
Routed  252/492 Partitions, Violations =        369
Routed  254/492 Partitions, Violations =        367
Routed  256/492 Partitions, Violations =        365
Routed  258/492 Partitions, Violations =        361
Routed  260/492 Partitions, Violations =        359
Routed  262/492 Partitions, Violations =        356
Routed  264/492 Partitions, Violations =        354
Routed  266/492 Partitions, Violations =        352
Routed  268/492 Partitions, Violations =        350
Routed  270/492 Partitions, Violations =        348
Routed  272/492 Partitions, Violations =        346
Routed  274/492 Partitions, Violations =        343
Routed  276/492 Partitions, Violations =        339
Routed  278/492 Partitions, Violations =        336
Routed  280/492 Partitions, Violations =        332
Routed  282/492 Partitions, Violations =        330
Routed  284/492 Partitions, Violations =        328
Routed  286/492 Partitions, Violations =        326
Routed  288/492 Partitions, Violations =        323
Routed  290/492 Partitions, Violations =        321
Routed  292/492 Partitions, Violations =        319
Routed  294/492 Partitions, Violations =        317
Routed  296/492 Partitions, Violations =        312
Routed  298/492 Partitions, Violations =        310
Routed  300/492 Partitions, Violations =        308
Routed  302/492 Partitions, Violations =        305
Routed  304/492 Partitions, Violations =        302
Routed  306/492 Partitions, Violations =        296
Routed  308/492 Partitions, Violations =        294
Routed  310/492 Partitions, Violations =        292
Routed  312/492 Partitions, Violations =        289
Routed  314/492 Partitions, Violations =        286
Routed  316/492 Partitions, Violations =        282
Routed  318/492 Partitions, Violations =        277
Routed  320/492 Partitions, Violations =        275
Routed  322/492 Partitions, Violations =        268
Routed  324/492 Partitions, Violations =        265
Routed  326/492 Partitions, Violations =        263
Routed  328/492 Partitions, Violations =        261
Routed  330/492 Partitions, Violations =        259
Routed  332/492 Partitions, Violations =        252
Routed  334/492 Partitions, Violations =        250
Routed  336/492 Partitions, Violations =        247
Routed  338/492 Partitions, Violations =        245
Routed  340/492 Partitions, Violations =        240
Routed  342/492 Partitions, Violations =        237
Routed  344/492 Partitions, Violations =        233
Routed  346/492 Partitions, Violations =        231
Routed  348/492 Partitions, Violations =        227
Routed  350/492 Partitions, Violations =        225
Routed  352/492 Partitions, Violations =        222
Routed  354/492 Partitions, Violations =        220
Routed  356/492 Partitions, Violations =        218
Routed  358/492 Partitions, Violations =        216
Routed  360/492 Partitions, Violations =        214
Routed  362/492 Partitions, Violations =        212
Routed  364/492 Partitions, Violations =        210
Routed  366/492 Partitions, Violations =        207
Routed  368/492 Partitions, Violations =        205
Routed  370/492 Partitions, Violations =        203
Routed  372/492 Partitions, Violations =        201
Routed  374/492 Partitions, Violations =        198
Routed  376/492 Partitions, Violations =        194
Routed  378/492 Partitions, Violations =        191
Routed  380/492 Partitions, Violations =        189
Routed  382/492 Partitions, Violations =        187
Routed  384/492 Partitions, Violations =        185
Routed  386/492 Partitions, Violations =        183
Routed  388/492 Partitions, Violations =        181
Routed  390/492 Partitions, Violations =        179
Routed  392/492 Partitions, Violations =        177
Routed  394/492 Partitions, Violations =        175
Routed  396/492 Partitions, Violations =        162
Routed  398/492 Partitions, Violations =        153
Routed  400/492 Partitions, Violations =        146
Routed  402/492 Partitions, Violations =        140
Routed  404/492 Partitions, Violations =        136
Routed  406/492 Partitions, Violations =        130
Routed  408/492 Partitions, Violations =        130
Routed  410/492 Partitions, Violations =        126
Routed  412/492 Partitions, Violations =        123
Routed  414/492 Partitions, Violations =        119
Routed  416/492 Partitions, Violations =        115
Routed  418/492 Partitions, Violations =        111
Routed  420/492 Partitions, Violations =        107
Routed  422/492 Partitions, Violations =        103
Routed  424/492 Partitions, Violations =        99
Routed  426/492 Partitions, Violations =        95
Routed  428/492 Partitions, Violations =        91
Routed  430/492 Partitions, Violations =        87
Routed  432/492 Partitions, Violations =        83
Routed  434/492 Partitions, Violations =        81
Routed  436/492 Partitions, Violations =        79
Routed  438/492 Partitions, Violations =        77
Routed  440/492 Partitions, Violations =        75
Routed  442/492 Partitions, Violations =        74
Routed  444/492 Partitions, Violations =        72
Routed  446/492 Partitions, Violations =        70
Routed  448/492 Partitions, Violations =        69
Routed  450/492 Partitions, Violations =        67
Routed  452/492 Partitions, Violations =        66
Routed  454/492 Partitions, Violations =        64
Routed  456/492 Partitions, Violations =        63
Routed  458/492 Partitions, Violations =        61
Routed  460/492 Partitions, Violations =        59
Routed  462/492 Partitions, Violations =        57
Routed  464/492 Partitions, Violations =        54
Routed  466/492 Partitions, Violations =        52
Routed  468/492 Partitions, Violations =        50
Routed  470/492 Partitions, Violations =        49
Routed  472/492 Partitions, Violations =        47
Routed  474/492 Partitions, Violations =        45
Routed  476/492 Partitions, Violations =        43
Routed  478/492 Partitions, Violations =        41
Routed  480/492 Partitions, Violations =        39
Routed  482/492 Partitions, Violations =        37
Routed  484/492 Partitions, Violations =        35
Routed  486/492 Partitions, Violations =        34
Routed  488/492 Partitions, Violations =        32
Routed  490/492 Partitions, Violations =        31
Routed  492/492 Partitions, Violations =        29

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        Diff net spacing : 9
        Diff net via-cut spacing : 1
        Short : 19

[Iter 1] Elapsed real time: 0:05:38 
[Iter 1] Elapsed cpu  time: sys=0:00:03 usr=0:05:39 total=0:05:43
[Iter 1] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 1] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 1 with 492 parts

Start DR iteration 2: non-uniform partition
Routed  1/10 Partitions, Violations =   18
Routed  2/10 Partitions, Violations =   18
Routed  3/10 Partitions, Violations =   15
Routed  4/10 Partitions, Violations =   15
Routed  5/10 Partitions, Violations =   15
Routed  6/10 Partitions, Violations =   15
Routed  7/10 Partitions, Violations =   13
Routed  8/10 Partitions, Violations =   13
Routed  9/10 Partitions, Violations =   11
Routed  10/10 Partitions, Violations =  11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 5
        Short : 6

[Iter 2] Elapsed real time: 0:05:39 
[Iter 2] Elapsed cpu  time: sys=0:00:03 usr=0:05:39 total=0:05:43
[Iter 2] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 2] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 2 with 10 parts

Start DR iteration 3: non-uniform partition
Routed  1/6 Partitions, Violations =    11
Routed  2/6 Partitions, Violations =    11
Routed  3/6 Partitions, Violations =    11
Routed  4/6 Partitions, Violations =    11
Routed  5/6 Partitions, Violations =    11
Routed  6/6 Partitions, Violations =    11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 5
        Short : 6

[Iter 3] Elapsed real time: 0:05:40 
[Iter 3] Elapsed cpu  time: sys=0:00:03 usr=0:05:40 total=0:05:44
[Iter 3] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 3] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 3 with 6 parts

Start DR iteration 4: non-uniform partition
Routed  1/6 Partitions, Violations =    12
Routed  2/6 Partitions, Violations =    12
Routed  3/6 Partitions, Violations =    12
Routed  4/6 Partitions, Violations =    12
Routed  5/6 Partitions, Violations =    12
Routed  6/6 Partitions, Violations =    12

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      12
        Diff net spacing : 5
        Same net spacing : 1
        Short : 6

[Iter 4] Elapsed real time: 0:05:40 
[Iter 4] Elapsed cpu  time: sys=0:00:03 usr=0:05:41 total=0:05:45
[Iter 4] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 4] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 4 with 6 parts

Start DR iteration 5: non-uniform partition
Routed  1/6 Partitions, Violations =    11
Routed  2/6 Partitions, Violations =    11
Routed  3/6 Partitions, Violations =    11
Routed  4/6 Partitions, Violations =    11
Routed  5/6 Partitions, Violations =    11
Routed  6/6 Partitions, Violations =    11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 5
        Short : 6

[Iter 5] Elapsed real time: 0:05:41 
[Iter 5] Elapsed cpu  time: sys=0:00:03 usr=0:05:42 total=0:05:46
[Iter 5] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 5] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 5 with 6 parts

Start DR iteration 6: non-uniform partition
Routed  1/6 Partitions, Violations =    11
Routed  2/6 Partitions, Violations =    11
Routed  3/6 Partitions, Violations =    11
Routed  4/6 Partitions, Violations =    11
Routed  5/6 Partitions, Violations =    11
Routed  6/6 Partitions, Violations =    11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 5
        Short : 6

[Iter 6] Elapsed real time: 0:05:42 
[Iter 6] Elapsed cpu  time: sys=0:00:03 usr=0:05:42 total=0:05:46
[Iter 6] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 6] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 6 with 6 parts

Start DR iteration 7: non-uniform partition
Routed  1/6 Partitions, Violations =    11
Routed  2/6 Partitions, Violations =    11
Routed  3/6 Partitions, Violations =    11
Routed  4/6 Partitions, Violations =    11
Routed  5/6 Partitions, Violations =    11
Routed  6/6 Partitions, Violations =    11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 5
        Short : 6

[Iter 7] Elapsed real time: 0:05:43 
[Iter 7] Elapsed cpu  time: sys=0:00:03 usr=0:05:43 total=0:05:47
[Iter 7] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 7] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 7 with 6 parts

Start DR iteration 8: non-uniform partition
Routed  1/6 Partitions, Violations =    11
Routed  2/6 Partitions, Violations =    11
Routed  3/6 Partitions, Violations =    11
Routed  4/6 Partitions, Violations =    11
Routed  5/6 Partitions, Violations =    11
Routed  6/6 Partitions, Violations =    11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 5
        Short : 6

[Iter 8] Elapsed real time: 0:05:44 
[Iter 8] Elapsed cpu  time: sys=0:00:03 usr=0:05:44 total=0:05:48
[Iter 8] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 8] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 8 with 6 parts

Start DR iteration 9: non-uniform partition
Routed  1/6 Partitions, Violations =    8
Routed  2/6 Partitions, Violations =    8
Routed  3/6 Partitions, Violations =    8
Routed  4/6 Partitions, Violations =    8
Routed  5/6 Partitions, Violations =    8
Routed  6/6 Partitions, Violations =    8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Diff net spacing : 2
        Short : 6

[Iter 9] Elapsed real time: 0:05:45 
[Iter 9] Elapsed cpu  time: sys=0:00:03 usr=0:05:45 total=0:05:49
[Iter 9] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 9] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 9 with 6 parts

Start DR iteration 10: non-uniform partition
Routed  1/4 Partitions, Violations =    8
Routed  2/4 Partitions, Violations =    8
Routed  3/4 Partitions, Violations =    8
Routed  4/4 Partitions, Violations =    8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Diff net spacing : 2
        Short : 6

[Iter 10] Elapsed real time: 0:05:46 
[Iter 10] Elapsed cpu  time: sys=0:00:03 usr=0:05:46 total=0:05:50
[Iter 10] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 10] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 10 with 4 parts

Start DR iteration 11: non-uniform partition
Routed  1/5 Partitions, Violations =    8
Routed  2/5 Partitions, Violations =    8
Routed  3/5 Partitions, Violations =    8
Routed  4/5 Partitions, Violations =    9
Routed  5/5 Partitions, Violations =    9

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Diff net spacing : 3
        Short : 6

[Iter 11] Elapsed real time: 0:05:47 
[Iter 11] Elapsed cpu  time: sys=0:00:03 usr=0:05:47 total=0:05:51
[Iter 11] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 11] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 11 with 5 parts

Start DR iteration 12: non-uniform partition
Routed  1/4 Partitions, Violations =    9
Routed  2/4 Partitions, Violations =    9
Routed  3/4 Partitions, Violations =    8
Routed  4/4 Partitions, Violations =    8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Diff net spacing : 2
        Short : 6

[Iter 12] Elapsed real time: 0:05:48 
[Iter 12] Elapsed cpu  time: sys=0:00:03 usr=0:05:48 total=0:05:52
[Iter 12] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 12] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 12 with 4 parts

Start DR iteration 13: non-uniform partition
Routed  1/5 Partitions, Violations =    8
Routed  2/5 Partitions, Violations =    8
Routed  3/5 Partitions, Violations =    8
Routed  4/5 Partitions, Violations =    19
Routed  5/5 Partitions, Violations =    19

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      19
        Diff net spacing : 3
        Diff net via-cut spacing : 1
        Short : 15

[Iter 13] Elapsed real time: 0:05:49 
[Iter 13] Elapsed cpu  time: sys=0:00:03 usr=0:05:49 total=0:05:53
[Iter 13] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 13] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 13 with 5 parts

Start DR iteration 14: non-uniform partition
Routed  1/5 Partitions, Violations =    8
Routed  2/5 Partitions, Violations =    11
Routed  3/5 Partitions, Violations =    11
Routed  4/5 Partitions, Violations =    11
Routed  5/5 Partitions, Violations =    11

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      11
        Diff net spacing : 5
        Short : 6

[Iter 14] Elapsed real time: 0:05:50 
[Iter 14] Elapsed cpu  time: sys=0:00:03 usr=0:05:51 total=0:05:55
[Iter 14] Stage (MB): Used   39  Alloctr   39  Proc    0 
[Iter 14] Total (MB): Used  155  Alloctr  157  Proc 4716 

End DR iteration 14 with 5 parts

Stop DR since not converging

[DR] Elapsed real time: 0:05:50 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:05:51 total=0:05:55
[DR] Stage (MB): Used    8  Alloctr    8  Proc    0 
[DR] Total (MB): Used  124  Alloctr  126  Proc 4716 
[DR: Done] Elapsed real time: 0:05:50 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:05:51 total=0:05:55
[DR: Done] Stage (MB): Used    8  Alloctr    8  Proc    0 
[DR: Done] Total (MB): Used  124  Alloctr  126  Proc 4716 

DR finished with 362 open nets, of which 0 are frozen
Information: Merged away 84 aligned/redundant DRCs. (ZRT-305)

DR finished with 6 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Diff net spacing : 3
        Short : 3



Total Wire Length =                    1207602 micron
Total Number of Contacts =             459306
Total Number of Wires =                441459
Total Number of PtConns =              65362
Total Number of Routed Wires =       441459
Total Routed Wire Length =           1199561 micron
Total Number of Routed Contacts =       459306
        Layer                 M1 :       7357 micron
        Layer                 M2 :     319235 micron
        Layer                 M3 :     393535 micron
        Layer                 M4 :     224451 micron
        Layer                 M5 :     180201 micron
        Layer                 M6 :      72733 micron
        Layer                 M7 :      10090 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :        792
        Via   VIA67SQ_C(rot)_1x2 :         11
        Via            VIA56SQ_C :       3662
        Via            VIA45SQ_C :         80
        Via       VIA45SQ_C(rot) :      16719
        Via            VIA34SQ_C :      59528
        Via       VIA34SQ_C(rot) :        208
        Via            VIA23SQ_C :       1854
        Via       VIA23SQ_C(rot) :     197847
        Via            VIA12SQ_C :     158833
        Via       VIA12SQ_C(rot) :      12991
        Via           VIA12BAR_C :       5066
        Via      VIA12BAR_C(rot) :         21
        Via             VIA12BAR :          8
        Via        VIA12BAR(rot) :         59
        Via        VIA12SQ_C_2x1 :       1623
        Via          VIA12SQ_2x1 :          1
        Via     VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.36% (1638 / 459306 vias)
 
    Layer VIA1       =  0.91% (1627   / 178605  vias)
        Weight 1     =  0.91% (1627    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.09% (176978  vias)
    Layer VIA2       =  0.00% (0      / 199701  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (199701  vias)
    Layer VIA3       =  0.00% (0      / 59736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (59736   vias)
    Layer VIA4       =  0.00% (0      / 16799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16799   vias)
    Layer VIA5       =  0.00% (0      / 3662    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3662    vias)
    Layer VIA6       =  1.37% (11     / 803     vias)
        Weight 1     =  1.37% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.63% (792     vias)
 
  Total double via conversion rate    =  0.36% (1638 / 459306 vias)
 
    Layer VIA1       =  0.91% (1627   / 178605  vias)
    Layer VIA2       =  0.00% (0      / 199701  vias)
    Layer VIA3       =  0.00% (0      / 59736   vias)
    Layer VIA4       =  0.00% (0      / 16799   vias)
    Layer VIA5       =  0.00% (0      / 3662    vias)
    Layer VIA6       =  1.37% (11     / 803     vias)
 
  The optimized via conversion rate based on total routed via count =  0.36% (1638 / 459306 vias)
 
    Layer VIA1       =  0.91% (1627   / 178605  vias)
        Weight 1     =  0.91% (1627    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.09% (176978  vias)
    Layer VIA2       =  0.00% (0      / 199701  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (199701  vias)
    Layer VIA3       =  0.00% (0      / 59736   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (59736   vias)
    Layer VIA4       =  0.00% (0      / 16799   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16799   vias)
    Layer VIA5       =  0.00% (0      / 3662    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3662    vias)
    Layer VIA6       =  1.37% (11     / 803     vias)
        Weight 1     =  1.37% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.63% (792     vias)
 

Total number of nets = 49092
362 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 6
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 121 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2023-05-18 16:39:13 / Session: 3.67 hr / Command: 0.13 hr / Memory: 2885 MB (FLW-8100)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-05-18 16:39:13 / Session: 3.67 hr / Command: 0.00 hr / Memory: 2885 MB (FLW-8100)
Route-opt command begin                   CPU: 13228 s (  3.67 hr )  ELAPSE: 13229 s (  3.67 hr )  MEM-PEAK:  2885 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 49062 nets, 0 global routed, 48855 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Corner: Cmin
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 48855 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49059, routed nets = 48855, across physical hierarchy nets = 0, parasitics cached nets = 49059, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 692. (TIM-112)

Route-opt timing update complete          CPU: 13356 s (  3.71 hr )  ELAPSE: 13358 s (  3.71 hr )  MEM-PEAK:  2885 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.1675     1.5525        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0800     1.0042        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.1195     0.6251        -          -      -
    1  10   0.4449     7.3442        -          -      -
    1  11   0.1659     5.1005        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0184     0.1529     17
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.3227     0.3227        -          -      -
    3  10   0.3258     0.4441        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.4449    15.6266  14.0741    391        -          -      -       30     1.4263      112  372025504
    2   *        -          -        -      -   0.0184     0.1529     17        3     0.0242       30 194450096128
    3   *   0.3258     0.7669   0.7669      3        -          -      -       30     1.4263      112  338864768
    4   *        -          -        -      -   0.0000     0.0000      0        3     0.0242       30 205015121920
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.4449    16.0697  14.5172    392   0.0184     0.1529     17       30     1.4263      112 205015121920    384668.56      46069
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.4449    16.0697  14.5172    392   0.0184     0.1529     17       30      112 205015121920    384668.56      46069
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Design is MV READY with 2 voltage domains.
Route-opt initialization complete         CPU: 13414 s (  3.73 hr )  ELAPSE: 13415 s (  3.73 hr )  MEM-PEAK:  2885 MB
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 4.0400 seconds to build cellmap data
Total 1.6200 seconds to load 49161 cell instances into cellmap
Moveable cells: 46120; Application fixed cells: 313; Macro cells: 0; User fixed cells: 2728
48538 out of 48775 data nets are detail routed, 317 out of 317 clock nets are detail routed and total 49092 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.9744, cell height 1.6733, cell area 3.3045 for total 46433 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Warning: Some nets are not fully connected before route_opt. Some examples of open nets are listed below. (ROPT-004)
  I_SDRAM_TOP/HFSNET_44
  I_SDRAM_TOP/HFSNET_2
  I_SDRAM_TOP/HFSNET_49
  I_SDRAM_TOP/HFSNET_54
  I_SDRAM_TOP/HFSNET_53
  I_SDRAM_TOP/HFSNET_38
  I_SDRAM_TOP/HFSNET_56
  I_SDRAM_TOP/HFSNET_62
  I_SDRAM_TOP/HFSNET_55
  I_SDRAM_TOP/HFSNET_5


Route-opt optimization Phase 2 Iter  1         22.84       20.63      0.17       987       0.385  205015121920.00       46069            3.73      2885

Route-opt optimization Phase 3 Iter  1         22.84       20.63      0.17       987       0.385  204750929920.00       46044            3.73      2885
Route-opt optimization Phase 3 Iter  2         22.84       20.63      0.17       987       0.385  204750929920.00       46044            3.73      2885

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Route-opt optimization Phase 4 Iter  1         22.84       20.63      0.17       763       0.385  204787400704.00       46045            3.73      2885
Route-opt optimization Phase 4 Iter  2         22.84       20.63      0.17       763       0.385  204787400704.00       46045            3.74      2885
Route-opt optimization Phase 4 Iter  3         22.84       20.63      0.17       763       0.385  204787400704.00       46045            3.74      2885
Route-opt optimization Phase 4 Iter  4         22.84       20.63      0.17       763       0.385  204787400704.00       46045            3.74      2885
Route-opt optimization Phase 4 Iter  5         22.84       20.63      0.17       763       0.385  204787400704.00       46045            3.74      2885
Route-opt optimization Phase 4 Iter  6         22.84       20.63      0.17       763       0.385  204787400704.00       46045            3.76      2885
Route-opt optimization Phase 4 Iter  7         22.84       20.63      0.17       763       0.385  204787400704.00       46045            3.76      2885
Route-opt optimization Phase 4 Iter  8         22.84       20.63      0.17       763       0.385  204787400704.00       46045            3.76      2885
Route-opt optimization Phase 4 Iter  9         22.84       20.63      0.17       763       0.385  204787400704.00       46045            3.76      2885

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 5 Iter  1          2.15        0.50      0.17       763       0.385  208122396672.00       46045            3.76      2885
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 6 Iter  1          1.71        0.50      0.17       763       0.385  208157769728.00       46045            3.77      2885
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 7 Iter  1          1.71        0.50      0.17       763       0.385  207971500032.00       46045            3.79      2885

Route-opt optimization Phase 8 Iter  1          1.71        0.50      0.17       735       0.383  204135661568.00       46045            3.81      2885


Route-opt optimization Phase 10 Iter  1         1.71        0.50      0.17       735       0.383  203332173824.00       45808            3.84      2885
Route-opt optimization Phase 10 Iter  2         1.71        0.50      0.17       735       0.383  203332173824.00       45808            3.84      2885

Route-opt optimization Phase 11 Iter  1         1.70        0.49      0.17       735       0.383  203339923456.00       45809            3.84      2885
Route-opt optimization Phase 11 Iter  2         1.70        0.49      0.17       735       0.383  203339923456.00       45809            3.84      2885


Route-opt optimization complete                 1.70        0.49      0.16       735       0.383  203438342144.00       45809            3.84      2885
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 5768
NPLDRC Place Cache: hit rate  65.5%  (5768 / 16743)
NPLDRC Access Cache: unique cache elements 7441
NPLDRC Access Cache: hit rate  55.6%  (7441 / 16748)

Route-opt route preserve complete         CPU: 13847 s (  3.85 hr )  ELAPSE: 13847 s (  3.85 hr )  MEM-PEAK:  2885 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/ORCA_TOP_14102_447166040.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design ORCA_TOP ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 304 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      493867        46887        Yes DEFAULT_VA
      105360         2014        Yes PD_RISC_CORE

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/3)
    Done Exclusive Bound 'DEFAULT_VA' (2/3) (594 sec)
Optimizing Exclusive Bound 'PD_RISC_CORE' (3/3)
Optimizing 2-row cells
    Done 2-row cells (0 sec)
    Done Exclusive Bound 'PD_RISC_CORE' (3/3) (1 sec)
Legalization complete (1255 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  48901
number of references:               304
number of site rows:                448
number of locations attempted:  1189156
number of locations failed:      288946  (24.3%)

Legality of references at locations:
259 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
  7348     119482     23429 ( 19.6%)      73917     18809 ( 25.4%)  AO22X1_HVT
  1499      24638     12379 ( 50.2%)      15992      8328 ( 52.1%)  SDFFARX1_RVT
  3347      55109      9901 ( 18.0%)      32397      7504 ( 23.2%)  OR2X1_HVT
  2566      43082      8314 ( 19.3%)      25740      6635 ( 25.8%)  AO22X1_RVT
   994      16308      8393 ( 51.5%)      10902      5740 ( 52.7%)  SDFFNARX1_HVT
  2355      38162      6851 ( 18.0%)      21848      5121 ( 23.4%)  AND2X1_HVT
   702      11413      5812 ( 50.9%)       7347      3832 ( 52.2%)  SDFFARX1_HVT
   898      14888      4389 ( 29.5%)       9196      3086 ( 33.6%)  FADDX1_LVT
  1047      17822      3513 ( 19.7%)      11591      2824 ( 24.4%)  AO22X1_LVT
  1635      26157      3319 ( 12.7%)      16019      2492 ( 15.6%)  NAND2X0_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          8         6 ( 75.0%)  OR3X2_HVT
     6        166        98 ( 59.0%)        158       116 ( 73.4%)  SDFFNX1_RVT
     1         16        13 ( 81.2%)         16         8 ( 50.0%)  SDFFNX2_LVT
     1         24        13 ( 54.2%)         16        13 ( 81.2%)  OR3X2_RVT
     2         40        23 ( 57.5%)         32        22 ( 68.8%)  OA221X2_HVT
     1         16        11 ( 68.8%)         16         8 ( 50.0%)  DFFARX2_HVT
     1         16         5 ( 31.2%)         16        14 ( 87.5%)  SDFFNARX2_RVT
     1         24        12 ( 50.0%)         24        16 ( 66.7%)  FADDX2_RVT
     6         96        44 ( 45.8%)         64        49 ( 76.6%)  SDFFNARX2_HVT
     2         46        24 ( 52.2%)         38        24 ( 63.2%)  OAI222X1_RVT

Legality of references in rows:
8 references had row failures.
Worst 8 references by row failure rate:
     ROWS  FAILURES           REFERENCE NAME
      448       224 ( 50.0%)  LSUPX1_HVT
      448       224 ( 50.0%)  LSUPX8_LVT
      448       224 ( 50.0%)  LSUPX4_LVT
      448       224 ( 50.0%)  LSUPX2_LVT
      448       224 ( 50.0%)  LSUPX2_RVT
      448       224 ( 50.0%)  LSUPX8_RVT
      448       224 ( 50.0%)  LSUPX4_RVT
      448       224 ( 50.0%)  LSUPX4_HVT


****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       45860 (591539 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.067 um ( 0.04 row height)
rms weighted cell displacement:   0.067 um ( 0.04 row height)
max cell displacement:            3.800 um ( 2.27 row height)
avg cell displacement:            0.003 um ( 0.00 row height)
avg weighted cell displacement:   0.003 um ( 0.00 row height)
number of cells moved:              117
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54689 (NBUFFX2_HVT)
  Input location: (420.4,13.344)
  Legal location: (416.6,13.344)
  Displacement:   3.800 um ( 2.27 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54782 (NBUFFX2_HVT)
  Input location: (422.832,13.344)
  Legal location: (419.336,13.344)
  Displacement:   3.496 um ( 2.09 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54678 (NBUFFX2_HVT)
  Input location: (451.408,10)
  Legal location: (448.52,10)
  Displacement:   2.888 um ( 1.73 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_ (SDFFNX2_RVT)
  Input location: (469.344,10)
  Legal location: (466.608,10)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54655 (NBUFFX2_LVT)
  Input location: (466.152,10)
  Legal location: (463.416,10)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54730 (NBUFFX2_HVT)
  Input location: (543.52,13.344)
  Legal location: (546.256,13.344)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54649 (NBUFFX2_HVT)
  Input location: (467.368,10)
  Legal location: (464.632,10)
  Displacement:   2.736 um ( 1.64 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_ (SDFFNX2_RVT)
  Input location: (453.384,10)
  Legal location: (451.256,10)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54677 (NBUFFX2_HVT)
  Input location: (464.328,10)
  Legal location: (462.2,10)
  Displacement:   2.128 um ( 1.27 row height)
Cell: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_ (SDFFNX2_RVT)
  Input location: (458.856,10)
  Legal location: (456.728,10)
  Displacement:   2.128 um ( 1.27 row height)

Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 292413
NPLDRC Place Cache: hit rate  68.7%  (292413 / 933529)
NPLDRC Access Cache: unique cache elements 329708
NPLDRC Access Cache: hit rate  64.7%  (329708 / 933438)
Legalization succeeded.
Total Legalizer CPU: 1277.412
Total Legalizer Wall Time: 1260.345
----------------------------------------------------------------

Route-opt legalization complete           CPU: 15111 s (  4.20 hr )  ELAPSE: 15108 s (  4.20 hr )  MEM-PEAK:  2885 MB
****************************************
Report : Power/Ground Connection Summary
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Thu May 18 17:10:35 2023
****************************************
P/G net name                   P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                  46958/46958
Power net VDDH                 2016/2018
Ground net VSS                 48939/48941
--------------------------------------------------------------------------------
Information: connections of 4 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 3 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Found 1 voltage-areas.
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
[ECO: DbIn With Extraction] Elapsed real time: 0:00:15 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[ECO: DbIn With Extraction] Stage (MB): Used  110  Alloctr  111  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used  114  Alloctr  115  Proc 4720 
Warning: Power net VDDH has no power preroutes, skip tie-off. (ZRT-101)
[ECO: Analysis] Elapsed real time: 0:00:15 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[ECO: Analysis] Stage (MB): Used  110  Alloctr  111  Proc    0 
[ECO: Analysis] Total (MB): Used  114  Alloctr  115  Proc 4720 
Num of eco nets = 48831
Num of open eco nets = 1977
[ECO: Init] Elapsed real time: 0:00:15 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[ECO: Init] Stage (MB): Used  117  Alloctr  117  Proc    0 
[ECO: Init] Total (MB): Used  120  Alloctr  121  Proc 4720 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  124  Alloctr  125  Proc 4720 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,819.98,769.06)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    6  Alloctr    5  Proc    0 
[End of Build Tech Data] Total (MB): Used  133  Alloctr  134  Proc 4720 
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/HFSNET_44 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/HFSNET_2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/HFSNET_49 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/HFSNET_54 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/HFSNET_53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/HFSNET_38 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/HFSNET_56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/HFSNET_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/HFSNET_55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/HFSNET_5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/HFSNET_7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/HFSNET_43 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/HFSNET_52 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/HFSNET_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/HFSNET_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[4] of net net_pci_sys_read_data[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[4] of net net_pci_sys_read_data[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[7] of net net_pci_sys_read_data[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[7] of net net_pci_sys_read_data[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[7] of net net_pci_sys_read_data[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[5] of net net_pci_sys_read_data[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[5] of net net_pci_sys_read_data[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[5] of net net_pci_sys_read_data[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[4] of net net_pci_sys_read_data[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[4] of net net_pci_sys_read_data[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[4] of net net_pci_sys_read_data[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[0] of net net_pci_sys_read_data[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[0] of net net_pci_sys_read_data[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[0] of net net_pci_sys_read_data[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[17] of net I_SDRAM_TOP/test_so17_gOb45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[31] of net I_SDRAM_TOP/sram_fixnet_96 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/sram_fixnet_97 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[29] of net I_SDRAM_TOP/sram_fixnet_98 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/sram_fixnet_99 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[27] of net I_SDRAM_TOP/sram_fixnet_100 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[26] of net I_SDRAM_TOP/sram_fixnet_101 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/sram_fixnet_102 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[24] of net I_SDRAM_TOP/sram_fixnet_103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/sram_fixnet_104 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[22] of net I_SDRAM_TOP/sram_fixnet_105 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[21] of net I_SDRAM_TOP/sram_fixnet_106 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[20] of net I_SDRAM_TOP/sram_fixnet_107 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/sram_fixnet_108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[18] of net I_SDRAM_TOP/sram_fixnet_109 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[17] of net I_SDRAM_TOP/sram_fixnet_110 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[16] of net I_SDRAM_TOP/sram_fixnet_111 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[15] of net I_SDRAM_TOP/sram_fixnet_112 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/sram_fixnet_113 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/sram_fixnet_114 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[12] of net I_SDRAM_TOP/sram_fixnet_115 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/sram_fixnet_116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[10] of net I_SDRAM_TOP/sram_fixnet_117 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[9] of net I_SDRAM_TOP/sram_fixnet_118 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[8] of net I_SDRAM_TOP/sram_fixnet_119 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[7] of net I_SDRAM_TOP/sram_fixnet_120 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/sram_fixnet_121 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/sram_fixnet_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/sram_fixnet_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[3] of net I_SDRAM_TOP/sram_fixnet_124 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[2] of net I_SDRAM_TOP/sram_fixnet_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/sram_fixnet_126 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/O2[0] of net I_SDRAM_TOP/sram_fixnet_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[31] of net I_SDRAM_TOP/sram_fixnet_64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[30] of net I_SDRAM_TOP/sram_fixnet_65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[29] of net I_SDRAM_TOP/sram_fixnet_66 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[28] of net I_SDRAM_TOP/sram_fixnet_67 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[27] of net I_SDRAM_TOP/sram_fixnet_68 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[26] of net I_SDRAM_TOP/sram_fixnet_69 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[25] of net I_SDRAM_TOP/sram_fixnet_70 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[24] of net I_SDRAM_TOP/sram_fixnet_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[23] of net I_SDRAM_TOP/sram_fixnet_72 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[22] of net I_SDRAM_TOP/sram_fixnet_73 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[21] of net I_SDRAM_TOP/sram_fixnet_74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[20] of net I_SDRAM_TOP/sram_fixnet_75 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[19] of net I_SDRAM_TOP/sram_fixnet_76 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[18] of net I_SDRAM_TOP/sram_fixnet_77 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[17] of net I_SDRAM_TOP/sram_fixnet_78 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[16] of net I_SDRAM_TOP/sram_fixnet_79 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[15] of net I_SDRAM_TOP/sram_fixnet_80 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[14] of net I_SDRAM_TOP/sram_fixnet_81 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[13] of net I_SDRAM_TOP/sram_fixnet_82 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[12] of net I_SDRAM_TOP/sram_fixnet_83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[11] of net I_SDRAM_TOP/sram_fixnet_84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[10] of net I_SDRAM_TOP/sram_fixnet_85 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[9] of net I_SDRAM_TOP/sram_fixnet_86 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[8] of net I_SDRAM_TOP/sram_fixnet_87 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[7] of net I_SDRAM_TOP/sram_fixnet_88 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[6] of net I_SDRAM_TOP/sram_fixnet_89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[5] of net I_SDRAM_TOP/sram_fixnet_90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[4] of net I_SDRAM_TOP/sram_fixnet_91 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[3] of net I_SDRAM_TOP/sram_fixnet_92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[2] of net I_SDRAM_TOP/sram_fixnet_93 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[1] of net I_SDRAM_TOP/sram_fixnet_94 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/O2[0] of net I_SDRAM_TOP/sram_fixnet_95 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[27] of net I_SDRAM_TOP/n158 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[4] of net I_SDRAM_TOP/n206 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n206 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ_63 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ_62 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ_61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ_60 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_wr_addr_1_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[1] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_wr_addr_1_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_wr_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[2] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_wr_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/n181 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[5] of net I_SDRAM_TOP/n181 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[5] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_5_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_5_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB1 of net I_SDRAM_TOP/n51 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n45 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CSB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB2 of net I_SDRAM_TOP/n53 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CSB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB2 of net I_SDRAM_TOP/n50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n39 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n40 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[27] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[20] of net I_SDRAM_TOP/n18 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB1 of net I_SDRAM_TOP/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/OEB1 of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[31] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[29] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[27] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[26] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[22] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[21] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[20] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[15] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[0] of net I_SDRAM_TOP/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/WEB2 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[14] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[6] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[2] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/OEB1 of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[29] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[26] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[22] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[21] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[15] of net I_SDRAM_TOP/n3 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[3] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[2] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[1] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_1_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_1_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[30] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[28] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[25] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[23] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[19] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[13] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[11] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[5] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[4] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[1] of net I_SDRAM_TOP/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[24] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[18] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[17] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[16] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[12] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[10] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[9] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[8] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[7] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I2[3] of net I_SDRAM_TOP/n16 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/WEB2 of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[31] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[25] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[23] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[4] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[0] of net I_SDRAM_TOP/n1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[30] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[28] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[19] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[14] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[13] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[11] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[6] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[5] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[2] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[1] of net I_SDRAM_TOP/n2 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[24] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[18] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[17] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[16] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[12] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[10] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[9] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[8] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[7] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I2[3] of net I_SDRAM_TOP/n19 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A2[0] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_0_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_0_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/n387 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[3] of net I_SDRAM_TOP/n387 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[3] of net I_SDRAM_TOP/HFSNET_123 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[2] of net I_SDRAM_TOP/HFSNET_122 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[1] of net I_SDRAM_TOP/HFSNET_127 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/HFSNET_125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[5] of net I_SDRAM_TOP/n55 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[3] of net I_SDRAM_TOP/n56 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[4] of net I_SDRAM_TOP/n57 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[0] of net I_SDRAM_TOP/n59 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[1] of net I_SDRAM_TOP/n61 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/A2[2] of net I_SDRAM_TOP/n64 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[0] of net I_SDRAM_TOP/n65 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/A1[4] of net I_SDRAM_TOP/n108 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/n116 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[30] of net I_SDRAM_TOP/net_sdram_if_wDQ[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[28] of net I_SDRAM_TOP/net_sdram_if_wDQ[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[25] of net I_SDRAM_TOP/net_sdram_if_wDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[23] of net I_SDRAM_TOP/net_sdram_if_wDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[19] of net I_SDRAM_TOP/net_sdram_if_wDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[14] of net I_SDRAM_TOP/net_sdram_if_wDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[13] of net I_SDRAM_TOP/net_sdram_if_wDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[11] of net I_SDRAM_TOP/net_sdram_if_wDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[6] of net I_SDRAM_TOP/net_sdram_if_wDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[5] of net I_SDRAM_TOP/net_sdram_if_wDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[4] of net I_SDRAM_TOP/net_sdram_if_wDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/O2[1] of net I_SDRAM_TOP/net_sdram_if_wDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[31] of net I_SDRAM_TOP/net_sdram_if_rDQ[31] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[30] of net I_SDRAM_TOP/net_sdram_if_rDQ[30] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[29] of net I_SDRAM_TOP/net_sdram_if_rDQ[29] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[28] of net I_SDRAM_TOP/net_sdram_if_rDQ[28] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[27] of net I_SDRAM_TOP/net_sdram_if_rDQ[27] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[26] of net I_SDRAM_TOP/net_sdram_if_rDQ[26] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[25] of net I_SDRAM_TOP/net_sdram_if_rDQ[25] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[24] of net I_SDRAM_TOP/net_sdram_if_rDQ[24] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[23] of net I_SDRAM_TOP/net_sdram_if_rDQ[23] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[22] of net I_SDRAM_TOP/net_sdram_if_rDQ[22] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[21] of net I_SDRAM_TOP/net_sdram_if_rDQ[21] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[20] of net I_SDRAM_TOP/net_sdram_if_rDQ[20] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[19] of net I_SDRAM_TOP/net_sdram_if_rDQ[19] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[18] of net I_SDRAM_TOP/net_sdram_if_rDQ[18] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] of net I_SDRAM_TOP/net_sdram_if_rDQ[17] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[16] of net I_SDRAM_TOP/net_sdram_if_rDQ[16] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[15] of net I_SDRAM_TOP/net_sdram_if_rDQ[15] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[14] of net I_SDRAM_TOP/net_sdram_if_rDQ[14] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[13] of net I_SDRAM_TOP/net_sdram_if_rDQ[13] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[12] of net I_SDRAM_TOP/net_sdram_if_rDQ[12] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[11] of net I_SDRAM_TOP/net_sdram_if_rDQ[11] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[10] of net I_SDRAM_TOP/net_sdram_if_rDQ[10] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[9] of net I_SDRAM_TOP/net_sdram_if_rDQ[9] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[8] of net I_SDRAM_TOP/net_sdram_if_rDQ[8] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[7] of net I_SDRAM_TOP/net_sdram_if_rDQ[7] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[6] of net I_SDRAM_TOP/net_sdram_if_rDQ[6] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[5] of net I_SDRAM_TOP/net_sdram_if_rDQ[5] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[4] of net I_SDRAM_TOP/net_sdram_if_rDQ[4] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[3] of net I_SDRAM_TOP/net_sdram_if_rDQ[3] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[2] of net I_SDRAM_TOP/net_sdram_if_rDQ[2] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[1] of net I_SDRAM_TOP/net_sdram_if_rDQ[1] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[0] of net I_SDRAM_TOP/net_sdram_if_rDQ[0] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/WEB1 of net I_SDRAM_TOP/ZBUF_67_152 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[5] of net I_CONTEXT_MEM/n325 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[1] of net I_CONTEXT_MEM/n326 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[4] of net I_CONTEXT_MEM/n328 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB2 of net I_CONTEXT_MEM/n156 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB1 of net I_CONTEXT_MEM/n74 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB1 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB2 of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[7] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[6] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[5] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[4] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[3] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[2] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[1] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I2[0] of net I_CONTEXT_MEM/n26 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB2 of net I_CONTEXT_MEM/n143 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB2 of net I_CONTEXT_MEM/n134 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/OEB1 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB2 of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[7] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[6] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[5] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[4] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[3] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[2] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[1] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I2[0] of net I_CONTEXT_MEM/n24 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB2 of net I_CONTEXT_MEM/n142 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[2] of net I_CONTEXT_MEM/ram_read_addr_2_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[0] of net I_CONTEXT_MEM/ram_read_addr_0_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB1 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB2 of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[7] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[6] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[5] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[4] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[3] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[2] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[1] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I2[0] of net I_CONTEXT_MEM/n15 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CSB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB2 of net I_CONTEXT_MEM/n140 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/OEB1 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB2 of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[7] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[6] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[5] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[4] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[3] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[2] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[1] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I2[0] of net I_CONTEXT_MEM/n12 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CSB1 of net I_CONTEXT_MEM/n346 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/OEB1 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB2 of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[7] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[6] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[5] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[4] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[3] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[2] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[1] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I2[0] of net I_CONTEXT_MEM/n9 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CSB2 of net I_CONTEXT_MEM/n147 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/OEB1 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB2 of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[7] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[6] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[5] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[4] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[3] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[2] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[1] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I2[0] of net I_CONTEXT_MEM/n8 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB1 of net I_CONTEXT_MEM/n348 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/OEB1 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB2 of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[7] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[6] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[5] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[4] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[3] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[2] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[1] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I2[0] of net I_CONTEXT_MEM/n7 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/OEB1 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB2 of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[7] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[6] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[5] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[4] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[3] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[2] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[1] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I2[0] of net I_CONTEXT_MEM/n6 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB1 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB2 of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[7] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[6] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[5] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[4] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[3] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[2] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[1] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I2[0] of net I_CONTEXT_MEM/n5 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CSB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/OEB2 of net I_CONTEXT_MEM/n131 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/OEB1 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB2 of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[7] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[6] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[5] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[4] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[3] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[2] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[1] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I2[0] of net I_CONTEXT_MEM/n4 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CSB2 of net I_CONTEXT_MEM/n125 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[3] of net I_CONTEXT_MEM/ram_read_addr_3_ has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[7] of net I_CONTEXT_MEM/n272 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[6] of net I_CONTEXT_MEM/n273 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[5] of net I_CONTEXT_MEM/n274 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[3] of net I_CONTEXT_MEM/n277 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[2] of net I_CONTEXT_MEM/n278 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[1] of net I_CONTEXT_MEM/n279 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/I1[0] of net I_CONTEXT_MEM/n280 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[7] of net I_CONTEXT_MEM/n281 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[6] of net I_CONTEXT_MEM/n282 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[5] of net I_CONTEXT_MEM/n283 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[4] of net I_CONTEXT_MEM/n284 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[3] of net I_CONTEXT_MEM/n285 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[2] of net I_CONTEXT_MEM/n286 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[1] of net I_CONTEXT_MEM/n287 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/I1[0] of net I_CONTEXT_MEM/n288 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[6] of net I_CONTEXT_MEM/n290 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[3] of net I_CONTEXT_MEM/n293 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[2] of net I_CONTEXT_MEM/n294 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/I1[1] of net I_CONTEXT_MEM/n295 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[7] of net I_CONTEXT_MEM/n297 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[6] of net I_CONTEXT_MEM/n298 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[5] of net I_CONTEXT_MEM/n299 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[4] of net I_CONTEXT_MEM/n300 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[3] of net I_CONTEXT_MEM/n301 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[2] of net I_CONTEXT_MEM/n302 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[1] of net I_CONTEXT_MEM/n303 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/I1[0] of net I_CONTEXT_MEM/n304 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/WEB1 of net I_CONTEXT_MEM/n337 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[3] of net I_CONTEXT_MEM/n338 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[4] of net I_CONTEXT_MEM/n339 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[0] of net I_CONTEXT_MEM/n340 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[2] of net I_CONTEXT_MEM/n341 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[5] of net I_CONTEXT_MEM/n345 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[1] of net I_CONTEXT_MEM/n83 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[1] of net I_CONTEXT_MEM/n84 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A1[0] of net I_CONTEXT_MEM/n89 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[0] of net I_CONTEXT_MEM/n90 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A1[4] of net I_CONTEXT_MEM/n92 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/A2[1] of net I_CONTEXT_MEM/n103 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[2] of net I_CONTEXT_MEM/n184 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/A2[4] of net I_CONTEXT_MEM/n186 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[3] of net I_CONTEXT_MEM/n190 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/A2[0] of net I_CONTEXT_MEM/n193 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[7] of net I_CONTEXT_MEM/context_data[127] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[6] of net I_CONTEXT_MEM/context_data[126] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[5] of net I_CONTEXT_MEM/context_data[125] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[4] of net I_CONTEXT_MEM/context_data[124] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[3] of net I_CONTEXT_MEM/context_data[123] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[2] of net I_CONTEXT_MEM/context_data[122] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[1] of net I_CONTEXT_MEM/context_data[121] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/O2[0] of net I_CONTEXT_MEM/context_data[120] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[7] of net I_CONTEXT_MEM/context_data[119] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[6] of net I_CONTEXT_MEM/context_data[118] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[5] of net I_CONTEXT_MEM/context_data[117] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[4] of net I_CONTEXT_MEM/context_data[116] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[3] of net I_CONTEXT_MEM/context_data[115] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[2] of net I_CONTEXT_MEM/context_data[114] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[1] of net I_CONTEXT_MEM/context_data[113] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/O2[0] of net I_CONTEXT_MEM/context_data[112] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[7] of net I_CONTEXT_MEM/context_data[111] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[6] of net I_CONTEXT_MEM/context_data[110] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[5] of net I_CONTEXT_MEM/context_data[109] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[4] of net I_CONTEXT_MEM/context_data[108] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[3] of net I_CONTEXT_MEM/context_data[107] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[2] of net I_CONTEXT_MEM/context_data[106] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[1] of net I_CONTEXT_MEM/context_data[105] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/O2[0] of net I_CONTEXT_MEM/context_data[104] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[7] of net I_CONTEXT_MEM/context_data[103] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[6] of net I_CONTEXT_MEM/context_data[102] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[5] of net I_CONTEXT_MEM/context_data[101] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[4] of net I_CONTEXT_MEM/context_data[100] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[3] of net I_CONTEXT_MEM/context_data[99] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[2] of net I_CONTEXT_MEM/context_data[98] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[1] of net I_CONTEXT_MEM/context_data[97] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/O2[0] of net I_CONTEXT_MEM/context_data[96] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[7] of net I_CONTEXT_MEM/context_data[79] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[6] of net I_CONTEXT_MEM/context_data[78] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[5] of net I_CONTEXT_MEM/context_data[77] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[4] of net I_CONTEXT_MEM/context_data[76] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[3] of net I_CONTEXT_MEM/context_data[75] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[2] of net I_CONTEXT_MEM/context_data[74] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[1] of net I_CONTEXT_MEM/context_data[73] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/O2[0] of net I_CONTEXT_MEM/context_data[72] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[7] of net I_CONTEXT_MEM/context_data[71] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[6] of net I_CONTEXT_MEM/context_data[70] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[5] of net I_CONTEXT_MEM/context_data[69] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[4] of net I_CONTEXT_MEM/context_data[68] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[3] of net I_CONTEXT_MEM/context_data[67] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[2] of net I_CONTEXT_MEM/context_data[66] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[1] of net I_CONTEXT_MEM/context_data[65] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/O2[0] of net I_CONTEXT_MEM/context_data[64] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[7] of net I_CONTEXT_MEM/context_data[63] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[6] of net I_CONTEXT_MEM/context_data[62] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[5] of net I_CONTEXT_MEM/context_data[61] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[4] of net I_CONTEXT_MEM/context_data[60] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[3] of net I_CONTEXT_MEM/context_data[59] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[2] of net I_CONTEXT_MEM/context_data[58] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[1] of net I_CONTEXT_MEM/context_data[57] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/O2[0] of net I_CONTEXT_MEM/context_data[56] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[7] of net I_CONTEXT_MEM/context_data[55] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[6] of net I_CONTEXT_MEM/context_data[54] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[5] of net I_CONTEXT_MEM/context_data[53] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[4] of net I_CONTEXT_MEM/context_data[52] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[3] of net I_CONTEXT_MEM/context_data[51] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[2] of net I_CONTEXT_MEM/context_data[50] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[1] of net I_CONTEXT_MEM/context_data[49] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/O2[0] of net I_CONTEXT_MEM/context_data[48] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[7] of net I_CONTEXT_MEM/context_data[47] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[6] of net I_CONTEXT_MEM/context_data[46] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[5] of net I_CONTEXT_MEM/context_data[45] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[4] of net I_CONTEXT_MEM/context_data[44] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[3] of net I_CONTEXT_MEM/context_data[43] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[2] of net I_CONTEXT_MEM/context_data[42] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[1] of net I_CONTEXT_MEM/context_data[41] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/O2[0] of net I_CONTEXT_MEM/context_data[40] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[7] of net I_CONTEXT_MEM/context_data[39] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[6] of net I_CONTEXT_MEM/context_data[38] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[5] of net I_CONTEXT_MEM/context_data[37] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[4] of net I_CONTEXT_MEM/context_data[36] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[3] of net I_CONTEXT_MEM/context_data[35] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[2] of net I_CONTEXT_MEM/context_data[34] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[1] of net I_CONTEXT_MEM/context_data[33] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/O2[0] of net I_CONTEXT_MEM/context_data[32] has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[4] of net I_SDRAM_TOP/ZBUF_39_50 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/A1[5] of net I_SDRAM_TOP/ZBUF_175_71 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_4/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_3/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_2_1/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_2/CE2 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_1_1/CE1 of net n1195 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_0/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_4/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_3/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_2/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE1 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_CONTEXT_MEM/I_CONTEXT_RAM_0_1/CE2 of net p_abuf471 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE2 of net p_abuf476 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE2 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Warning: Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_1/CE1 of net I_SDRAM_TOP/cts1 has no valid shapes to connect. (ZRT-100)
Net statistics:
Total number of nets     = 48832
Number of nets to route  = 1977
Number of single or zero port nets = 30
Number of nets with min-layer-mode soft = 136
Number of nets with min-layer-mode soft-cost-medium = 136
Number of nets with max-layer-mode hard = 136
1751 nets are partially connected,
 of which 1751 are detail routed and 57 are global routed.
46825 nets are fully connected,
 of which 46676 are detail routed and 0 are global routed.
136 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used  152  Alloctr  153  Proc 4720 
Average gCell capacity  4.67     on layer (1)    M1
Average gCell capacity  6.72     on layer (2)    M2
Average gCell capacity  3.96     on layer (3)    M3
Average gCell capacity  4.03     on layer (4)    M4
Average gCell capacity  2.01     on layer (5)    M5
Average gCell capacity  2.67     on layer (6)    M6
Average gCell capacity  0.31     on layer (7)    M7
Average gCell capacity  0.49     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.95         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.48  on layer (3)    M3
Average number of tracks per gCell 5.49  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.37  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 2268420
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   22  Alloctr   23  Proc    0 
[End of Build Congestion map] Total (MB): Used  175  Alloctr  177  Proc 4720 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   48  Alloctr   49  Proc    0 
[End of Build Data] Total (MB): Used  176  Alloctr  178  Proc 4720 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  352  Alloctr  354  Proc 4736 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  354  Alloctr  356  Proc 4736 
Initial. Routing result:
Initial. Both Dirs: Overflow =  9549 Max = 15 GRCs = 13168 (2.90%)
Initial. H routing: Overflow =  4056 Max =  4 (GRCs =    3) GRCs =  8591 (3.79%)
Initial. V routing: Overflow =  5493 Max = 15 (GRCs =    1) GRCs =  4577 (2.02%)
Initial. M1         Overflow =    58 Max =  2 (GRCs =    3) GRCs =    55 (0.02%)
Initial. M2         Overflow =  5192 Max = 15 (GRCs =    1) GRCs =  3647 (1.61%)
Initial. M3         Overflow =  3671 Max =  4 (GRCs =    3) GRCs =  6467 (2.85%)
Initial. M4         Overflow =   137 Max =  2 (GRCs =    8) GRCs =   407 (0.18%)
Initial. M5         Overflow =   130 Max =  2 (GRCs =    3) GRCs =   421 (0.19%)
Initial. M6         Overflow =   163 Max =  2 (GRCs =    1) GRCs =   523 (0.23%)
Initial. M7         Overflow =   197 Max =  1 (GRCs = 1648) GRCs =  1648 (0.73%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   430 Max =  4 GRCs =  2353 (2.17%)
Initial. H routing: Overflow =   245 Max =  3 (GRCs =    1) GRCs =  1761 (3.25%)
Initial. V routing: Overflow =   184 Max =  4 (GRCs =    2) GRCs =   592 (1.09%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    14 Max =  4 (GRCs =    2) GRCs =    23 (0.04%)
Initial. M3         Overflow =    37 Max =  3 (GRCs =    1) GRCs =    65 (0.12%)
Initial. M4         Overflow =     9 Max =  1 (GRCs =   51) GRCs =    51 (0.09%)
Initial. M5         Overflow =    10 Max =  1 (GRCs =   49) GRCs =    49 (0.09%)
Initial. M6         Overflow =   161 Max =  2 (GRCs =    1) GRCs =   518 (0.96%)
Initial. M7         Overflow =   196 Max =  1 (GRCs = 1647) GRCs =  1647 (3.04%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 9310.94
Initial. Layer M1 wire length = 181.24
Initial. Layer M2 wire length = 653.99
Initial. Layer M3 wire length = 2057.76
Initial. Layer M4 wire length = 846.17
Initial. Layer M5 wire length = 2270.50
Initial. Layer M6 wire length = 2604.07
Initial. Layer M7 wire length = 697.22
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2245
Initial. Via VIA12SQ_C count = 1267
Initial. Via VIA23SQ_C count = 684
Initial. Via VIA34SQ_C count = 102
Initial. Via VIA45SQ_C count = 80
Initial. Via VIA56SQ_C count = 84
Initial. Via VIA67SQ_C count = 28
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  354  Alloctr  356  Proc 4736 
phase1. Routing result:
phase1. Both Dirs: Overflow =  9477 Max = 15 GRCs = 13035 (2.87%)
phase1. H routing: Overflow =  3995 Max =  4 (GRCs =    3) GRCs =  8479 (3.74%)
phase1. V routing: Overflow =  5482 Max = 15 (GRCs =    1) GRCs =  4556 (2.01%)
phase1. M1         Overflow =    53 Max =  2 (GRCs =    3) GRCs =    50 (0.02%)
phase1. M2         Overflow =  5190 Max = 15 (GRCs =    1) GRCs =  3647 (1.61%)
phase1. M3         Overflow =  3641 Max =  4 (GRCs =    3) GRCs =  6431 (2.84%)
phase1. M4         Overflow =   137 Max =  2 (GRCs =    8) GRCs =   407 (0.18%)
phase1. M5         Overflow =   109 Max =  2 (GRCs =    3) GRCs =   396 (0.17%)
phase1. M6         Overflow =   154 Max =  1 (GRCs =  502) GRCs =   502 (0.22%)
phase1. M7         Overflow =   191 Max =  1 (GRCs = 1602) GRCs =  1602 (0.71%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   413 Max =  4 GRCs =  2284 (2.11%)
phase1. H routing: Overflow =   237 Max =  3 (GRCs =    1) GRCs =  1713 (3.16%)
phase1. V routing: Overflow =   175 Max =  4 (GRCs =    2) GRCs =   571 (1.05%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    14 Max =  4 (GRCs =    2) GRCs =    23 (0.04%)
phase1. M3         Overflow =    35 Max =  3 (GRCs =    1) GRCs =    64 (0.12%)
phase1. M4         Overflow =     9 Max =  1 (GRCs =   51) GRCs =    51 (0.09%)
phase1. M5         Overflow =    10 Max =  1 (GRCs =   48) GRCs =    48 (0.09%)
phase1. M6         Overflow =   152 Max =  1 (GRCs =  497) GRCs =   497 (0.92%)
phase1. M7         Overflow =   191 Max =  1 (GRCs = 1601) GRCs =  1601 (2.95%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 9507.67
phase1. Layer M1 wire length = 171.62
phase1. Layer M2 wire length = 885.70
phase1. Layer M3 wire length = 2411.25
phase1. Layer M4 wire length = 1224.85
phase1. Layer M5 wire length = 2166.44
phase1. Layer M6 wire length = 2173.94
phase1. Layer M7 wire length = 473.87
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2328
phase1. Via VIA12SQ_C count = 1261
phase1. Via VIA23SQ_C count = 694
phase1. Via VIA34SQ_C count = 163
phase1. Via VIA45SQ_C count = 112
phase1. Via VIA56SQ_C count = 78
phase1. Via VIA67SQ_C count = 20
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  354  Alloctr  356  Proc 4736 
phase2. Routing result:
phase2. Both Dirs: Overflow =  9444 Max = 15 GRCs = 12902 (2.84%)
phase2. H routing: Overflow =  3963 Max =  4 (GRCs =    3) GRCs =  8352 (3.68%)
phase2. V routing: Overflow =  5481 Max = 15 (GRCs =    1) GRCs =  4550 (2.01%)
phase2. M1         Overflow =    53 Max =  2 (GRCs =    3) GRCs =    50 (0.02%)
phase2. M2         Overflow =  5190 Max = 15 (GRCs =    1) GRCs =  3646 (1.61%)
phase2. M3         Overflow =  3622 Max =  4 (GRCs =    3) GRCs =  6409 (2.83%)
phase2. M4         Overflow =   137 Max =  2 (GRCs =    8) GRCs =   407 (0.18%)
phase2. M5         Overflow =   107 Max =  2 (GRCs =    3) GRCs =   394 (0.17%)
phase2. M6         Overflow =   153 Max =  1 (GRCs =  497) GRCs =   497 (0.22%)
phase2. M7         Overflow =   179 Max =  1 (GRCs = 1499) GRCs =  1499 (0.66%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =   400 Max =  4 GRCs =  2176 (2.01%)
phase2. H routing: Overflow =   226 Max =  3 (GRCs =    1) GRCs =  1610 (2.97%)
phase2. V routing: Overflow =   174 Max =  4 (GRCs =    2) GRCs =   566 (1.04%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    14 Max =  4 (GRCs =    2) GRCs =    23 (0.04%)
phase2. M3         Overflow =    35 Max =  3 (GRCs =    1) GRCs =    64 (0.12%)
phase2. M4         Overflow =     9 Max =  1 (GRCs =   51) GRCs =    51 (0.09%)
phase2. M5         Overflow =    10 Max =  1 (GRCs =   48) GRCs =    48 (0.09%)
phase2. M6         Overflow =   151 Max =  1 (GRCs =  492) GRCs =   492 (0.91%)
phase2. M7         Overflow =   179 Max =  1 (GRCs = 1498) GRCs =  1498 (2.76%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 9680.67
phase2. Layer M1 wire length = 175.52
phase2. Layer M2 wire length = 1287.36
phase2. Layer M3 wire length = 2383.50
phase2. Layer M4 wire length = 1069.75
phase2. Layer M5 wire length = 2555.86
phase2. Layer M6 wire length = 2091.28
phase2. Layer M7 wire length = 117.40
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2391
phase2. Via VIA12SQ_C count = 1264
phase2. Via VIA23SQ_C count = 699
phase2. Via VIA34SQ_C count = 182
phase2. Via VIA45SQ_C count = 146
phase2. Via VIA56SQ_C count = 86
phase2. Via VIA67SQ_C count = 14
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
Warning: Net I_SDRAM_TOP/HFSNET_44 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_49 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_54 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_38 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_43 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_52 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net net_pci_sys_read_data[28] has unused floating user-enter shapes. (ZRT-113)
Warning: Net net_pci_sys_read_data[15] has unused floating user-enter shapes. (ZRT-113)
Warning: Net net_pci_sys_read_data[13] has unused floating user-enter shapes. (ZRT-113)
Warning: Net net_pci_sys_read_data[12] has unused floating user-enter shapes. (ZRT-113)
Warning: Net net_pci_sys_read_data[8] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/test_so17_gOb45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_96 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_97 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_98 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_99 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_100 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_101 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_102 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_104 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_105 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_106 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_107 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_109 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_110 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_111 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_112 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_113 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_114 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_115 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_117 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_118 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_119 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_120 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_121 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_124 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_126 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_66 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_67 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_68 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_69 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_70 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_72 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_73 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_75 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_76 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_77 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_78 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_79 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_80 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_81 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_82 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_85 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_86 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_87 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_88 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_91 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_93 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_94 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/sram_fixnet_95 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n158 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n206 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_63 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_62 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ_60 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_READ_FIFO_wr_addr_1_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_READ_FIFO_wr_addr_2_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n181 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_5_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n51 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n45 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n53 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n39 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n40 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n18 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n3 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_3_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_2_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_1_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n16 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n1 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n2 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n19 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/I_SDRAM_READ_FIFO_rd_addr_0_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n387 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_123 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_122 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_127 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/HFSNET_125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n55 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n56 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n57 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n59 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n61 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n64 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n65 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n108 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/n116 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_wDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[31] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[30] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[29] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[28] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[27] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[26] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[25] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[24] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[23] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[22] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[21] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[20] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[19] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[18] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[17] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[16] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[15] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[14] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[13] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[12] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[11] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[10] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[9] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[8] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[7] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[6] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[5] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[4] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[3] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[2] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[1] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/net_sdram_if_rDQ[0] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/ZBUF_67_152 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n325 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n326 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n328 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n156 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n74 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n26 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n143 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n134 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n24 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n142 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_2_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_0_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n15 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n140 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n12 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n346 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n9 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n147 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n8 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n348 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n7 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n6 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n5 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n131 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n4 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n125 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/ram_read_addr_3_ has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n272 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n273 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n274 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n277 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n278 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n279 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n280 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n281 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n282 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n283 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n284 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n285 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n286 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n287 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n288 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n290 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n293 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n294 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n295 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n297 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n298 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n299 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n300 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n301 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n302 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n303 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n304 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n337 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n338 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n339 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n340 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n341 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n345 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n83 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n84 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n89 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n90 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n92 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n103 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n184 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n186 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n190 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/n193 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[127] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[126] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[125] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[124] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[123] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[122] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[121] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[120] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[119] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[118] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[117] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[116] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[115] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[114] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[113] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[112] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[111] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[110] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[109] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[108] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[107] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[106] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[105] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[104] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[103] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[102] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[101] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[100] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[99] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[98] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[97] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[96] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[79] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[78] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[77] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[76] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[75] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[74] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[73] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[72] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[71] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[70] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[69] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[68] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[67] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[66] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[65] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[64] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[63] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[62] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[61] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[60] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[59] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[58] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[57] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[56] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[55] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[54] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[53] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[52] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[51] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[50] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[49] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[48] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[47] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[46] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[45] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[44] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[43] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[42] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[41] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[40] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[39] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[38] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[37] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[36] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[35] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[34] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[33] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_CONTEXT_MEM/context_data[32] has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/ZBUF_39_50 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/ZBUF_175_71 has unused floating user-enter shapes. (ZRT-113)
Warning: Net n1195 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf471 has unused floating user-enter shapes. (ZRT-113)
Warning: Net p_abuf476 has unused floating user-enter shapes. (ZRT-113)
Warning: Net I_SDRAM_TOP/cts1 has unused floating user-enter shapes. (ZRT-113)
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  226  Alloctr  227  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  354  Alloctr  356  Proc 4736 

Congestion utilization per direction:
Average vertical track utilization   = 19.65 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 19.54 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -23  Alloctr  -24  Proc    0 
[GR: Done] Total (MB): Used  334  Alloctr  335  Proc 4736 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:08 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[GR: Done] Stage (MB): Used  209  Alloctr  209  Proc   16 
[GR: Done] Total (MB): Used  334  Alloctr  335  Proc 4736 
Warning: Shape {4839825 2463560 4841170 2464150} on layer M1 is not on min manufacturing grid. Snap it to {4839820 2463560 4841170 2464150}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/HFSNET_475. (ZRT-543)
Warning: Shape {4839825 2563880 4841170 2564470} on layer M1 is not on min manufacturing grid. Snap it to {4839820 2563880 4841170 2564470}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/HFSNET_891. (ZRT-543)
Warning: Shape {3953665 1159400 3955010 1159990} on layer M1 is not on min manufacturing grid. Snap it to {3953660 1159400 3955010 1159990}. The shape belongs to Net: I_SDRAM_TOP/I_SDRAM_IF/ZBUF_671_131. (ZRT-543)
Warning: Shape {2599345 2228810 2600690 2229400} on layer M1 is not on min manufacturing grid. Snap it to {2599340 2228810 2600690 2229400}. The shape belongs to Net: I_PCI_TOP/HFSNET_187. (ZRT-543)
Warning: Shape {2599345 1860970 2600690 1861560} on layer M1 is not on min manufacturing grid. Snap it to {2599340 1860970 2600690 1861560}. The shape belongs to Net: I_PCI_TOP/HFSNET_85. (ZRT-543)
Warning: Shape {6795310 2797290 6796655 2797880} on layer M1 is not on min manufacturing grid. Snap it to {6795310 2797290 6796660 2797880}. The shape belongs to Net: I_BLENDER_1/n9909. (ZRT-543)
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Global Routing] Total (MB): Used  156  Alloctr  158  Proc 4736 
[ECO: GR] Elapsed real time: 0:00:24 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[ECO: GR] Stage (MB): Used  153  Alloctr  154  Proc   16 
[ECO: GR] Total (MB): Used  156  Alloctr  158  Proc 4736 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used  125  Alloctr  127  Proc 4736 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 3419 of 7046


[Track Assign: Iteration 0] Elapsed real time: 0:00:05 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  130  Alloctr  131  Proc 4736 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:09 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  130  Alloctr  131  Proc 4736 

Number of wires with overlap after iteration 1 = 2616 of 5831


Wire length and via report:
---------------------------
Number of M1 wires: 2037                  : 0
Number of M2 wires: 2073                 VIA12SQ_C: 1647
Number of M3 wires: 1215                 VIA23SQ_C: 1532
Number of M4 wires: 230                  VIA34SQ_C: 316
Number of M5 wires: 174                  VIA45SQ_C: 214
Number of M6 wires: 95           VIA56SQ_C: 106
Number of M7 wires: 7            VIA67SQ_C: 14
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 5831              vias: 3829

Total M1 wire length: 649.0
Total M2 wire length: 1292.4
Total M3 wire length: 2421.8
Total M4 wire length: 1268.2
Total M5 wire length: 2808.2
Total M6 wire length: 2413.2
Total M7 wire length: 118.8
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 10971.5

Longest M1 wire length: 3.7
Longest M2 wire length: 49.9
Longest M3 wire length: 189.7
Longest M4 wire length: 87.2
Longest M5 wire length: 208.8
Longest M6 wire length: 158.4
Longest M7 wire length: 68.7
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:10 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used  120  Alloctr  122  Proc 4736 
[ECO: CDR] Elapsed real time: 0:00:34 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[ECO: CDR] Stage (MB): Used  117  Alloctr  118  Proc   16 
[ECO: CDR] Total (MB): Used  120  Alloctr  122  Proc 4736 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 48832, of which 0 are not extracted
Total number of open nets = 355, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/2303 Partitions, Violations = 0
Routed  11/2303 Partitions, Violations =        0
Routed  22/2303 Partitions, Violations =        0
Routed  33/2303 Partitions, Violations =        0
Routed  44/2303 Partitions, Violations =        0
Routed  55/2303 Partitions, Violations =        0
Routed  66/2303 Partitions, Violations =        0
Routed  77/2303 Partitions, Violations =        0
Routed  88/2303 Partitions, Violations =        0
Routed  99/2303 Partitions, Violations =        0
Routed  110/2303 Partitions, Violations =       1
Routed  121/2303 Partitions, Violations =       1
Routed  132/2303 Partitions, Violations =       1
Routed  143/2303 Partitions, Violations =       1
Routed  154/2303 Partitions, Violations =       1
Routed  165/2303 Partitions, Violations =       1
Routed  176/2303 Partitions, Violations =       1
Routed  187/2303 Partitions, Violations =       1
Routed  198/2303 Partitions, Violations =       4
Routed  209/2303 Partitions, Violations =       4
Routed  220/2303 Partitions, Violations =       1
Routed  231/2303 Partitions, Violations =       1
Routed  242/2303 Partitions, Violations =       15
Routed  253/2303 Partitions, Violations =       15
Routed  264/2303 Partitions, Violations =       3
Routed  275/2303 Partitions, Violations =       3
Routed  286/2303 Partitions, Violations =       3
Routed  297/2303 Partitions, Violations =       3
Routed  308/2303 Partitions, Violations =       5
Routed  319/2303 Partitions, Violations =       5
Routed  330/2303 Partitions, Violations =       6
Routed  341/2303 Partitions, Violations =       4
Routed  352/2303 Partitions, Violations =       4
Routed  363/2303 Partitions, Violations =       11
Routed  374/2303 Partitions, Violations =       11
Routed  385/2303 Partitions, Violations =       11
Routed  396/2303 Partitions, Violations =       11
Routed  407/2303 Partitions, Violations =       12
Routed  418/2303 Partitions, Violations =       11
Routed  429/2303 Partitions, Violations =       13
Routed  440/2303 Partitions, Violations =       13
Routed  451/2303 Partitions, Violations =       13
Routed  462/2303 Partitions, Violations =       11
Routed  473/2303 Partitions, Violations =       11
Routed  484/2303 Partitions, Violations =       11
Routed  495/2303 Partitions, Violations =       11
Routed  506/2303 Partitions, Violations =       12
Routed  517/2303 Partitions, Violations =       13
Routed  528/2303 Partitions, Violations =       13
Routed  539/2303 Partitions, Violations =       22
Routed  550/2303 Partitions, Violations =       21
Routed  561/2303 Partitions, Violations =       22
Routed  572/2303 Partitions, Violations =       11
Routed  583/2303 Partitions, Violations =       14
Routed  594/2303 Partitions, Violations =       13
Routed  605/2303 Partitions, Violations =       13
Routed  616/2303 Partitions, Violations =       15
Routed  627/2303 Partitions, Violations =       35
Routed  638/2303 Partitions, Violations =       35
Routed  649/2303 Partitions, Violations =       30
Routed  660/2303 Partitions, Violations =       10
Routed  671/2303 Partitions, Violations =       10
Routed  682/2303 Partitions, Violations =       10
Routed  693/2303 Partitions, Violations =       10
Routed  704/2303 Partitions, Violations =       10
Routed  715/2303 Partitions, Violations =       10
Routed  726/2303 Partitions, Violations =       10
Routed  737/2303 Partitions, Violations =       10
Routed  748/2303 Partitions, Violations =       10
Routed  759/2303 Partitions, Violations =       10
Routed  770/2303 Partitions, Violations =       10
Routed  781/2303 Partitions, Violations =       10
Routed  792/2303 Partitions, Violations =       11
Routed  803/2303 Partitions, Violations =       11
Routed  814/2303 Partitions, Violations =       11
Routed  825/2303 Partitions, Violations =       11
Routed  836/2303 Partitions, Violations =       10
Routed  847/2303 Partitions, Violations =       10
Routed  859/2303 Partitions, Violations =       10
Routed  869/2303 Partitions, Violations =       12
Routed  880/2303 Partitions, Violations =       12
Routed  891/2303 Partitions, Violations =       12
Routed  904/2303 Partitions, Violations =       14
Routed  913/2303 Partitions, Violations =       14
Routed  924/2303 Partitions, Violations =       16
Routed  935/2303 Partitions, Violations =       16
Routed  947/2303 Partitions, Violations =       16
Routed  957/2303 Partitions, Violations =       16
Routed  968/2303 Partitions, Violations =       16
Routed  979/2303 Partitions, Violations =       16
Routed  991/2303 Partitions, Violations =       16
Routed  1001/2303 Partitions, Violations =      16
Routed  1012/2303 Partitions, Violations =      16
Routed  1023/2303 Partitions, Violations =      16
Routed  1036/2303 Partitions, Violations =      16
Routed  1045/2303 Partitions, Violations =      16
Routed  1056/2303 Partitions, Violations =      16
Routed  1068/2303 Partitions, Violations =      16
Routed  1082/2303 Partitions, Violations =      16
Routed  1089/2303 Partitions, Violations =      18
Routed  1100/2303 Partitions, Violations =      19
Routed  1111/2303 Partitions, Violations =      19
Routed  1129/2303 Partitions, Violations =      19
Routed  1133/2303 Partitions, Violations =      19
Routed  1144/2303 Partitions, Violations =      19
Routed  1155/2303 Partitions, Violations =      24
Routed  1166/2303 Partitions, Violations =      24
Routed  1177/2303 Partitions, Violations =      24
Routed  1188/2303 Partitions, Violations =      24
Routed  1199/2303 Partitions, Violations =      17
Routed  1212/2303 Partitions, Violations =      17
Routed  1223/2303 Partitions, Violations =      17
Routed  1232/2303 Partitions, Violations =      16
Routed  1243/2303 Partitions, Violations =      16
Routed  1254/2303 Partitions, Violations =      16
Routed  1269/2303 Partitions, Violations =      16
Routed  1276/2303 Partitions, Violations =      22
Routed  1287/2303 Partitions, Violations =      27
Routed  1299/2303 Partitions, Violations =      27
Routed  1314/2303 Partitions, Violations =      27
Routed  1320/2303 Partitions, Violations =      22
Routed  1331/2303 Partitions, Violations =      28
Routed  1344/2303 Partitions, Violations =      25
Routed  1358/2303 Partitions, Violations =      25
Routed  1364/2303 Partitions, Violations =      25
Routed  1375/2303 Partitions, Violations =      18
Routed  1388/2303 Partitions, Violations =      25
Routed  1401/2303 Partitions, Violations =      25
Routed  1408/2303 Partitions, Violations =      27
Routed  1419/2303 Partitions, Violations =      22
Routed  1431/2303 Partitions, Violations =      20
Routed  1443/2303 Partitions, Violations =      20
Routed  1452/2303 Partitions, Violations =      23
Routed  1463/2303 Partitions, Violations =      23
Routed  1474/2303 Partitions, Violations =      23
Routed  1485/2303 Partitions, Violations =      23
Routed  1496/2303 Partitions, Violations =      18
Routed  1514/2303 Partitions, Violations =      18
Routed  1524/2303 Partitions, Violations =      18
Routed  1529/2303 Partitions, Violations =      18
Routed  1540/2303 Partitions, Violations =      18
Routed  1554/2303 Partitions, Violations =      18
Routed  1563/2303 Partitions, Violations =      18
Routed  1573/2303 Partitions, Violations =      18
Routed  1584/2303 Partitions, Violations =      19
Routed  1601/2303 Partitions, Violations =      19
Routed  1606/2303 Partitions, Violations =      19
Routed  1617/2303 Partitions, Violations =      23
Routed  1638/2303 Partitions, Violations =      23
Routed  1639/2303 Partitions, Violations =      26
Routed  1650/2303 Partitions, Violations =      25
Routed  1674/2303 Partitions, Violations =      25
Routed  1675/2303 Partitions, Violations =      24
Routed  1683/2303 Partitions, Violations =      23
Routed  1694/2303 Partitions, Violations =      24
Routed  1709/2303 Partitions, Violations =      24
Routed  1716/2303 Partitions, Violations =      24
Routed  1727/2303 Partitions, Violations =      23
Routed  1743/2303 Partitions, Violations =      23
Routed  1749/2303 Partitions, Violations =      23
Routed  1760/2303 Partitions, Violations =      20
Routed  1776/2303 Partitions, Violations =      20
Routed  1782/2303 Partitions, Violations =      20
Routed  1793/2303 Partitions, Violations =      32
Routed  1808/2303 Partitions, Violations =      32
Routed  1815/2303 Partitions, Violations =      35
Routed  1828/2303 Partitions, Violations =      23
Routed  1839/2303 Partitions, Violations =      23
Routed  1848/2303 Partitions, Violations =      20
Routed  1859/2303 Partitions, Violations =      20
Routed  1870/2303 Partitions, Violations =      20
Routed  1881/2303 Partitions, Violations =      20
Routed  1898/2303 Partitions, Violations =      20
Routed  1903/2303 Partitions, Violations =      35
Routed  1914/2303 Partitions, Violations =      35
Routed  1926/2303 Partitions, Violations =      35
Routed  1936/2303 Partitions, Violations =      28
Routed  1953/2303 Partitions, Violations =      28
Routed  1958/2303 Partitions, Violations =      28
Routed  1969/2303 Partitions, Violations =      28
Routed  1980/2303 Partitions, Violations =      28
Routed  1991/2303 Partitions, Violations =      28
Routed  2004/2303 Partitions, Violations =      28
Routed  2013/2303 Partitions, Violations =      28
Routed  2028/2303 Partitions, Violations =      28
Routed  2035/2303 Partitions, Violations =      28
Routed  2051/2303 Partitions, Violations =      28
Routed  2057/2303 Partitions, Violations =      30
Routed  2073/2303 Partitions, Violations =      30
Routed  2079/2303 Partitions, Violations =      33
Routed  2094/2303 Partitions, Violations =      33
Routed  2101/2303 Partitions, Violations =      30
Routed  2114/2303 Partitions, Violations =      30
Routed  2123/2303 Partitions, Violations =      30
Routed  2134/2303 Partitions, Violations =      30
Routed  2151/2303 Partitions, Violations =      30
Routed  2156/2303 Partitions, Violations =      30
Routed  2168/2303 Partitions, Violations =      30
Routed  2184/2303 Partitions, Violations =      30
Routed  2189/2303 Partitions, Violations =      30
Routed  2200/2303 Partitions, Violations =      30
Routed  2213/2303 Partitions, Violations =      30
Routed  2226/2303 Partitions, Violations =      30
Routed  2238/2303 Partitions, Violations =      30
Routed  2249/2303 Partitions, Violations =      30
Routed  2259/2303 Partitions, Violations =      60
Routed  2268/2303 Partitions, Violations =      30

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30
        Diff net spacing : 7
        Less than minimum area : 5
        Same net spacing : 3
        Short : 15

[Iter 0] Elapsed real time: 0:02:14 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:02:14 total=0:02:16
[Iter 0] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Iter 0] Total (MB): Used  154  Alloctr  156  Proc 4736 

End DR iteration 0 with 2303 parts

Start DR iteration 1: non-uniform partition
Routed  1/14 Partitions, Violations =   22
Routed  2/14 Partitions, Violations =   22
Routed  3/14 Partitions, Violations =   22
Routed  4/14 Partitions, Violations =   22
Routed  5/14 Partitions, Violations =   20
Routed  6/14 Partitions, Violations =   19
Routed  7/14 Partitions, Violations =   18
Routed  8/14 Partitions, Violations =   17
Routed  9/14 Partitions, Violations =   14
Routed  10/14 Partitions, Violations =  11
Routed  11/14 Partitions, Violations =  9
Routed  12/14 Partitions, Violations =  8
Routed  13/14 Partitions, Violations =  8
Routed  14/14 Partitions, Violations =  7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 1
        Short : 6

[Iter 1] Elapsed real time: 0:02:14 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:02:15 total=0:02:16
[Iter 1] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Iter 1] Total (MB): Used  154  Alloctr  156  Proc 4736 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed  1/4 Partitions, Violations =    7
Routed  2/4 Partitions, Violations =    7
Routed  3/4 Partitions, Violations =    7
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 1
        Short : 6

[Iter 2] Elapsed real time: 0:02:15 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:02:15 total=0:02:17
[Iter 2] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Iter 2] Total (MB): Used  154  Alloctr  156  Proc 4736 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed  1/4 Partitions, Violations =    7
Routed  2/4 Partitions, Violations =    7
Routed  3/4 Partitions, Violations =    7
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 1
        Short : 6

[Iter 3] Elapsed real time: 0:02:16 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:02:16 total=0:02:18
[Iter 3] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Iter 3] Total (MB): Used  154  Alloctr  156  Proc 4736 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed  1/4 Partitions, Violations =    7
Routed  2/4 Partitions, Violations =    7
Routed  3/4 Partitions, Violations =    7
Routed  4/4 Partitions, Violations =    7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 1
        Short : 6

[Iter 4] Elapsed real time: 0:02:16 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:02:16 total=0:02:18
[Iter 4] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Iter 4] Total (MB): Used  154  Alloctr  156  Proc 4736 

End DR iteration 4 with 4 parts

Stop DR since reached max number of iterations


Nets that have been changed:
Net 1 = I_SDRAM_TOP/sram_fixnet
Net 2 = I_SDRAM_TOP/sram_fixnet_4
Net 3 = I_SDRAM_TOP/sram_fixnet_7
Net 4 = I_SDRAM_TOP/sram_fixnet_8
Net 5 = I_SDRAM_TOP/sram_fixnet_12
Net 6 = I_SDRAM_TOP/sram_fixnet_16
Net 7 = test_si[5]
Net 8 = test_si[3]
Net 9 = test_so[4]
Net 10 = occ_int2/ZBUF_26_19
Net 11 = pad_in[31]
Net 12 = pad_in[29]
Net 13 = pad_in[27]
Net 14 = pad_in[25]
Net 15 = pad_in[21]
Net 16 = pad_in[19]
Net 17 = pad_in[18]
Net 18 = pad_in[17]
Net 19 = pad_in[14]
Net 20 = pad_in[7]
Net 21 = pad_in[5]
Net 22 = aps_rename_29_
Net 23 = aps_rename_32_
Net 24 = aps_rename_41_
Net 25 = aps_rename_43_
Net 26 = aps_rename_46_
Net 27 = aps_rename_48_
Net 28 = sd_A[9]
Net 29 = sd_A[8]
Net 30 = sd_A[6]
Net 31 = sd_A[4]
Net 32 = sd_A[2]
Net 33 = sd_CKn
Net 34 = sd_DQ_in[31]
Net 35 = sd_DQ_in[29]
Net 36 = sd_DQ_in[26]
Net 37 = sd_DQ_in[25]
Net 38 = sd_DQ_in[23]
Net 39 = sd_DQ_in[22]
Net 40 = sd_DQ_in[19]
Net 41 = sd_DQ_in[13]
Net 42 = sd_DQ_in[12]
Net 43 = sd_DQ_in[8]
Net 44 = sd_DQ_in[5]
Net 45 = sd_DQ_in[1]
Net 46 = ZBUF_4_21
Net 47 = ZBUF_4_37
Net 48 = ZBUF_4_20
Net 49 = ZBUF_4_43
Net 50 = ZBUF_4_36
Net 51 = ZBUF_4_55
Net 52 = ZBUF_4_25
Net 53 = ZBUF_4_42
Net 54 = ZBUF_4_22
Net 55 = ZBUF_4_31
Net 56 = ZBUF_4_28
Net 57 = ZBUF_4_44
Net 58 = ZBUF_4_33
Net 59 = ZBUF_4_46
Net 60 = ZBUF_4_35
Net 61 = ZBUF_4_45
Net 62 = ZBUF_4_38
Net 63 = ZBUF_4_54
Net 64 = ZBUF_4_29
Net 65 = ZBUF_4_24
Net 66 = ZBUF_4_34
Net 67 = ZBUF_4_56
Net 68 = ZBUF_4_53
Net 69 = ZBUF_4_27
Net 70 = ZBUF_4_26
Net 71 = ZBUF_4_41
Net 72 = ZBUF_4_32
Net 73 = ZBUF_4_47
Net 74 = ZBUF_4_30
Net 75 = ZBUF_4_23
Net 76 = ZBUF_4_40
Net 77 = ZBUF_4_39
Net 78 = pll_bypass
Net 79 = pll_reset
Net 80 = n874
Net 81 = n780
Net 82 = sd_CK
Net 83 = p_abuf494
Net 84 = I_SDRAM_TOP/HFSNET_44
Net 85 = I_SDRAM_TOP/HFSNET_2
Net 86 = I_SDRAM_TOP/HFSNET_49
Net 87 = I_SDRAM_TOP/HFSNET_54
Net 88 = I_SDRAM_TOP/HFSNET_53
Net 89 = I_SDRAM_TOP/HFSNET_38
Net 90 = I_SDRAM_TOP/HFSNET_65
Net 91 = I_SDRAM_TOP/HFSNET_39
Net 92 = I_SDRAM_TOP/HFSNET_37
Net 93 = I_SDRAM_TOP/HFSNET_56
Net 94 = I_SDRAM_TOP/HFSNET_62
Net 95 = n1137
Net 96 = net_blender_result_1__22_
Net 97 = net_blender_result_1__29_
Net 98 = net_blender_result_1__28_
Net 99 = net_blender_result_1__9_
Net 100 = n447
.... and 2327 other nets
Total number of changed nets = 2427 (out of 48832)

[DR: Done] Elapsed real time: 0:02:16 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:02:16 total=0:02:18
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used  123  Alloctr  125  Proc 4736 
[ECO: DR] Elapsed real time: 0:02:50 
[ECO: DR] Elapsed cpu  time: sys=0:00:02 usr=0:02:50 total=0:02:53
[ECO: DR] Stage (MB): Used  120  Alloctr  121  Proc   16 
[ECO: DR] Total (MB): Used  123  Alloctr  125  Proc 4736 

ECO Route finished with 355 open nets, of which 0 are frozen
Information: Merged away 155 aligned/redundant DRCs. (ZRT-305)

ECO Route finished with 4 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        Diff net spacing : 1
        Short : 3



Total Wire Length =                    1208203 micron
Total Number of Contacts =             459517
Total Number of Wires =                443496
Total Number of PtConns =              65361
Total Number of Routed Wires =       443496
Total Routed Wire Length =           1200154 micron
Total Number of Routed Contacts =       459517
        Layer                 M1 :       7775 micron
        Layer                 M2 :     319501 micron
        Layer                 M3 :     394029 micron
        Layer                 M4 :     224409 micron
        Layer                 M5 :     180063 micron
        Layer                 M6 :      72624 micron
        Layer                 M7 :       9802 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :        790
        Via   VIA67SQ_C(rot)_1x2 :         11
        Via            VIA56SQ_C :       3662
        Via            VIA45SQ_C :         80
        Via       VIA45SQ_C(rot) :      16793
        Via            VIA34SQ_C :      59660
        Via       VIA34SQ_C(rot) :        206
        Via            VIA23SQ_C :       1864
        Via       VIA23SQ_C(rot) :     198097
        Via            VIA12SQ_C :     158465
        Via       VIA12SQ_C(rot) :      13092
        Via           VIA12BAR_C :       5083
        Via      VIA12BAR_C(rot) :         21
        Via             VIA12BAR :          8
        Via        VIA12BAR(rot) :         59
        Via        VIA12SQ_C_2x1 :       1622
        Via          VIA12SQ_2x1 :          1
        Via     VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.36% (1637 / 459517 vias)
 
    Layer VIA1       =  0.91% (1626   / 178354  vias)
        Weight 1     =  0.91% (1626    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.09% (176728  vias)
    Layer VIA2       =  0.00% (0      / 199961  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (199961  vias)
    Layer VIA3       =  0.00% (0      / 59866   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (59866   vias)
    Layer VIA4       =  0.00% (0      / 16873   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16873   vias)
    Layer VIA5       =  0.00% (0      / 3662    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3662    vias)
    Layer VIA6       =  1.37% (11     / 801     vias)
        Weight 1     =  1.37% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.63% (790     vias)
 
  Total double via conversion rate    =  0.36% (1637 / 459517 vias)
 
    Layer VIA1       =  0.91% (1626   / 178354  vias)
    Layer VIA2       =  0.00% (0      / 199961  vias)
    Layer VIA3       =  0.00% (0      / 59866   vias)
    Layer VIA4       =  0.00% (0      / 16873   vias)
    Layer VIA5       =  0.00% (0      / 3662    vias)
    Layer VIA6       =  1.37% (11     / 801     vias)
 
  The optimized via conversion rate based on total routed via count =  0.36% (1637 / 459517 vias)
 
    Layer VIA1       =  0.91% (1626   / 178354  vias)
        Weight 1     =  0.91% (1626    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.09% (176728  vias)
    Layer VIA2       =  0.00% (0      / 199961  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (199961  vias)
    Layer VIA3       =  0.00% (0      / 59866   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (59866   vias)
    Layer VIA4       =  0.00% (0      / 16873   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16873   vias)
    Layer VIA5       =  0.00% (0      / 3662    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3662    vias)
    Layer VIA6       =  1.37% (11     / 801     vias)
        Weight 1     =  1.37% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.63% (790     vias)
 

Total number of nets = 48832
355 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 4
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 119 (ZRT-559)

Total Wire Length =                    1208203 micron
Total Number of Contacts =             459517
Total Number of Wires =                443496
Total Number of PtConns =              65361
Total Number of Routed Wires =       443496
Total Routed Wire Length =           1200154 micron
Total Number of Routed Contacts =       459517
        Layer                 M1 :       7775 micron
        Layer                 M2 :     319501 micron
        Layer                 M3 :     394029 micron
        Layer                 M4 :     224409 micron
        Layer                 M5 :     180063 micron
        Layer                 M6 :      72624 micron
        Layer                 M7 :       9802 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :        790
        Via   VIA67SQ_C(rot)_1x2 :         11
        Via            VIA56SQ_C :       3662
        Via            VIA45SQ_C :         80
        Via       VIA45SQ_C(rot) :      16793
        Via            VIA34SQ_C :      59660
        Via       VIA34SQ_C(rot) :        206
        Via            VIA23SQ_C :       1864
        Via       VIA23SQ_C(rot) :     198097
        Via            VIA12SQ_C :     158465
        Via       VIA12SQ_C(rot) :      13092
        Via           VIA12BAR_C :       5083
        Via      VIA12BAR_C(rot) :         21
        Via             VIA12BAR :          8
        Via        VIA12BAR(rot) :         59
        Via        VIA12SQ_C_2x1 :       1622
        Via          VIA12SQ_2x1 :          1
        Via     VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.36% (1637 / 459517 vias)
 
    Layer VIA1       =  0.91% (1626   / 178354  vias)
        Weight 1     =  0.91% (1626    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.09% (176728  vias)
    Layer VIA2       =  0.00% (0      / 199961  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (199961  vias)
    Layer VIA3       =  0.00% (0      / 59866   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (59866   vias)
    Layer VIA4       =  0.00% (0      / 16873   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16873   vias)
    Layer VIA5       =  0.00% (0      / 3662    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3662    vias)
    Layer VIA6       =  1.37% (11     / 801     vias)
        Weight 1     =  1.37% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.63% (790     vias)
 
  Total double via conversion rate    =  0.36% (1637 / 459517 vias)
 
    Layer VIA1       =  0.91% (1626   / 178354  vias)
    Layer VIA2       =  0.00% (0      / 199961  vias)
    Layer VIA3       =  0.00% (0      / 59866   vias)
    Layer VIA4       =  0.00% (0      / 16873   vias)
    Layer VIA5       =  0.00% (0      / 3662    vias)
    Layer VIA6       =  1.37% (11     / 801     vias)
 
  The optimized via conversion rate based on total routed via count =  0.36% (1637 / 459517 vias)
 
    Layer VIA1       =  0.91% (1626   / 178354  vias)
        Weight 1     =  0.91% (1626    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.09% (176728  vias)
    Layer VIA2       =  0.00% (0      / 199961  vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (199961  vias)
    Layer VIA3       =  0.00% (0      / 59866   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (59866   vias)
    Layer VIA4       =  0.00% (0      / 16873   vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (16873   vias)
    Layer VIA5       =  0.00% (0      / 3662    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3662    vias)
    Layer VIA6       =  1.37% (11     / 801     vias)
        Weight 1     =  1.37% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.63% (790     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 2427 nets
[ECO: End] Elapsed real time: 0:02:53 
[ECO: End] Elapsed cpu  time: sys=0:00:02 usr=0:02:53 total=0:02:55
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   16 
[ECO: End] Total (MB): Used    1  Alloctr    1  Proc 4736 

Route-opt ECO routing complete            CPU: 15286 s (  4.25 hr )  ELAPSE: 15283 s (  4.25 hr )  MEM-PEAK:  2901 MB
Co-efficient Ratio Summary:
4.193421645332  6.578038133792  2.479639247239  7.744180540401  0.485050002041  3.179565856903  5.567215554587  2.894450287461  6.565923805053  9.017943805874  51547.210190228751  4.323454362228  1.233246752744
2.083411272708  1.156040675563  2.250261283173  6.239539841382  3.702212260129  1.840296108334  4.294067390968  7.527892646613  1.807232086779  5.787943447876  55392.323312800249  0.397065483591  4.103023901484
4.388138448990  6.444038109337  5.316977086600  4.229991322011  6.795077596784  7.396778622430  5.671704023879  7.715003328450  9.589705003748  1.237158212873  16393.232604440104  9.855291985076  8.112978419099
7.333443684214  4.586761462402  2.717380874633  4.966910099976  1.759148734708  7.763210639326  6.767907806332  6.983134428863  0.187880623325  8.323018434353  11691.262929326707  0.488856936490  3.922777031613
9.852544086684  0.210066157416  4.718589692746  0.746653363562  4.878808820782  6.857253678475  9.133418263540  9.027928477260  9.823652815090  6.142536574638  36134.269169476363  0.252314690156  7.960819527570
6.185626141087  4.461036232014  3.121071515523  3.657769586041  8.221079584562  4.697562041727  3.871193921160  8.673382750488  6.823459453486  9.024092368484  59201.677538315490  2.096063510569  5.224605540516
9.190953481240  8.921970537576  1.209159034522  4.354661823084  2.681426900558  8.346071932652  2.482444637945  6.735040807054  5.116827140526  8.871733337185  30708.622142526224  1.713639286404  4.671867265211
6.996953202919  2.994665746707  9.097940903409  8.072614599311  3.139776351007  2.170962525475  1.594741769006  4.932222037110  1.703104331756  1.151965626958  46427.933345634938  3.220896642496  6.912911461214
2.422527763389  6.782104103684  9.141628060326  1.286695002201  9.569284260313  2.585844502480  2.551363135935  9.521354440756  3.451201259990  3.477516826530  20935.566563560313  5.369161978615  0.810042057737
1.884848305386  5.482936910426  0.338671428707  2.254214405316  6.109007627270  1.123308107178  4.525607471109  9.858515643640  4.232764645457  4.349323416938  97348.728271188860  3.033264779375  7.540330101791
9.614214148136  7.813033523554  3.553751580182  4.379090036029  1.367026425459  0.202092084649  9.784714951177  4.674578240473  1.712747283797  8.159206600444  53474.670095193023  2.426618886114  1.013341774527
9.820610329611  2.792452933320  0.725954774092  6.300861633674  0.310378470936  4.151570274113  3.615647669442  4.697666952395  6.592108717509  8.964737238944  21796.724798761041  9.370343514830  7.807397273024
7.963928759941  4.418754159575  8.505000069914  7.956585478455  6.721475450048  9.445438766065  6.592123986390  1.793751487431  0.467080062876  6.343959985160  98456.856320874420  8.379306830186  5.608487869922
5.026083278636  3.950064247608  0.221226962391  4.029611414242  9.406669097632  2.789964675622  0.723295714657  8.793225687635  8.918112288691  5.103695096373  61753.776914548445  8.841024287564  4.407230106053
1.697663480016  2.996212310538  9.507759602056  9.677864343056  7.170402388734  1.500032859309  8.970597411512  3.714702187396  8.927205104090  1.698284451398  46154.661465309975  3.372548819945  8.670577216227
Information: The net parasitics of block ORCA_TOP are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
Information: Design ORCA_TOP has 48802 nets, 0 global routed, 48595 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'ORCA_TOP'. (NEX-022)
---extraction options---
Corner: Cmax
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Corner: Cmin
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: ORCA_TOP 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 48595 nets are successfully extracted. (NEX-028)
Information: Design Average RC for design ORCA_TOP  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.083466 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.500000 ohm/cut, c = 0.100896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 48799, routed nets = 48595, across physical hierarchy nets = 0, parasitics cached nets = 48799, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 685. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_worst
2: func_best
3: test_worst
4: test_best

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: PCI_CLK
8: v_PCI_CLK
9: SYS_2x_CLK
10: SYS_CLK
11: SDRAM_CLK
12: v_SDRAM_CLK
13: SD_DDR_CLK
14: SD_DDR_CLKn
15: ate_clk

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.1037     0.8487        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.0001     0.0001        -          -      -
    1   8   0.0000     0.0000        -          -      -
    1   9   0.0000     0.0000        -          -      -
    1  10   0.0207     0.0913        -          -      -
    1  11   0.0103     0.0238        -          -      -
    1  12   0.0000     0.0000        -          -      -
    1  13   0.0000     0.0000        -          -      -
    1  14   0.0000     0.0000        -          -      -
    2   1        -          -   0.0000     0.0000      0
    2   2        -          -   0.0000     0.0000      0
    2   3        -          -   0.0000     0.0000      0
    2   4        -          -   0.0186     0.1440     16
    2   5        -          -   0.0000     0.0000      0
    2   6        -          -   0.0000     0.0000      0
    2   7        -          -   0.0000     0.0000      0
    2   8        -          -   0.0000     0.0000      0
    2   9        -          -   0.0000     0.0000      0
    2  10        -          -   0.0000     0.0000      0
    2  11        -          -   0.0000     0.0000      0
    2  12        -          -   0.0000     0.0000      0
    2  13        -          -   0.0000     0.0000      0
    2  14        -          -   0.0000     0.0000      0
    3   1   0.0000     0.0000        -          -      -
    3   2   0.0000     0.0000        -          -      -
    3   3   0.0000     0.0000        -          -      -
    3   4   0.0000     0.0000        -          -      -
    3   5   0.0000     0.0000        -          -      -
    3   6   0.0000     0.0000        -          -      -
    3   7   0.0000     0.0000        -          -      -
    3   8   0.0000     0.0000        -          -      -
    3   9   0.3233     0.3233        -          -      -
    3  10   0.0000     0.0000        -          -      -
    3  11   0.0000     0.0000        -          -      -
    3  12   0.0000     0.0000        -          -      -
    3  13   0.0000     0.0000        -          -      -
    3  14   0.0000     0.0000        -          -      -
    3  15   0.0000     0.0000        -          -      -
    4   1        -          -   0.0000     0.0000      0
    4   2        -          -   0.0000     0.0000      0
    4   3        -          -   0.0000     0.0000      0
    4   4        -          -   0.0000     0.0000      0
    4   5        -          -   0.0000     0.0000      0
    4   6        -          -   0.0000     0.0000      0
    4   7        -          -   0.0000     0.0000      0
    4   8        -          -   0.0000     0.0000      0
    4   9        -          -   0.0000     0.0000      0
    4  10        -          -   0.0000     0.0000      0
    4  11        -          -   0.0000     0.0000      0
    4  12        -          -   0.0000     0.0000      0
    4  13        -          -   0.0000     0.0000      0
    4  14        -          -   0.0000     0.0000      0
    4  15        -          -   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.1037     0.9639   0.1152     36        -          -      -       22     0.7984      104  373855136
    2   *        -          -        -      -   0.0186     0.1440     16        3     0.0243       95 192538673152
    3   *   0.3233     0.3233   0.3233      1        -          -      -       22     0.7984      104  341181504
    4   *        -          -        -      -   0.0000     0.0000      0        3     0.0243       95 203438342144
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.3233     1.2872   0.4385     37   0.0186     0.1440     16       22     0.7984      174 203438342144    382848.38      45809
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.3233     1.2872   0.4385     37   0.0186     0.1440     16       22      174 203438342144    382848.38      45809

Route-opt command complete                CPU: 15426 s (  4.29 hr )  ELAPSE: 15424 s (  4.28 hr )  MEM-PEAK:  2901 MB
Route-opt command statistics  CPU=2199 sec (0.61 hr) ELAPSED=2195 sec (0.61 hr) MEM-PEAK=2.833 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-05-18 17:15:49 / Session: 4.28 hr / Command: 0.61 hr / Memory: 2901 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128_RVT has site unit
master SHFILL64_RVT has site unit
master SHFILL3_RVT has site unit
master SHFILL2_RVT has site unit
master SHFILL1_RVT has site unit
 Use site unit (1520)
INFO:: process regular filler master min-vth type: 
2D rule auto detection will enable the following rules:
spacing_rule
va_bound
pg_drc
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 20.02% (820/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 613 shapes (327 on M2); 59323 vias (10281 on M2); 187 under straps (187 on M7); 16624 staples; 0 tall vias; 1040 base straps.
PG scan complete.  Hash key = 7a83f975425b9467
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 49743 sectors on layer M1:
Layer M1: 16583 straps, 33160 other, 0 preroute
Layer M1: 10 secDefs  49743 sectors (0 empty)
Formatting 34280 sectors on layer M2:
Layer M2: 16842 straps, 17438 other, 0 preroute
Layer M2: 82 secDefs  34280 sectors (0 empty)
Formatting 7485 sectors on layer M3:
Layer M3: 0 straps, 7485 other, 0 preroute
Layer M3: 150 secDefs  7485 sectors (0 empty)
Formatting 10549 sectors on layer M4:
Layer M4: 0 straps, 10549 other, 0 preroute
Layer M4: 35 secDefs  10549 sectors (0 empty)
Formatting 7485 sectors on layer M5:
Layer M5: 0 straps, 7485 other, 0 preroute
Layer M5: 85 secDefs  7485 sectors (0 empty)
Formatting 10281 sectors on layer M6:
Layer M6: 0 straps, 10281 other, 0 preroute
Layer M6: 205 secDefs  10281 sectors (0 empty)
Formatting 1834 sectors on layer M7:
Layer M7: 956 straps, 878 other, 0 preroute
Layer M7: 196 secDefs  1834 sectors (0 empty)
Formatting 15188 sectors on layer M8:
Layer M8: 7625 straps, 7563 other, 0 preroute
Layer M8: 135 secDefs  15188 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute PG data. (PDC-017)

NPLDRC Sector Array Stats:
Num Sectors: 136845
Num SecDefs:   898

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128_RVT (128 x 1), SHFILL64_RVT (64 x 1), SHFILL3_RVT (3 x 1), SHFILL2_RVT (2 x 1), SHFILL1_RVT (1 x 1), 
Regular Filler Insertion Complete
... 4628 of regular filler SHFILL128_RVT inserted
... 1267 of regular filler SHFILL64_RVT inserted
... 151202 of regular filler SHFILL3_RVT inserted
... 13793 of regular filler SHFILL2_RVT inserted
... 14571 of regular filler SHFILL1_RVT inserted
Warning: Cannot save Place cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'ORCA_TOP_lib:ORCA_TOP.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Information: Saving 'ORCA_TOP_lib:ORCA_TOP.design' to 'ORCA_TOP_lib:route2.design'. (DES-028)
Information: Saving block 'ORCA_TOP_lib:ORCA_TOP.design'
######## FINAL REPORTS/OUTPUTS  #################
Information: Design ORCA_TOP has 48802 nets, 0 global routed, 48595 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned ON for design 'ORCA_TOP_lib:ORCA_TOP.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmax.tlup_-40.spef.gz, corner name Cmax 
NEX: write corner ID 1 parasitics to ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz 
spefName ../outputs/ORCA_TOP.route2.Cmin.tlup_-40.spef.gz, corner name Cmin 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
######## FINISHED ROUTE_OPT + FINAL REPORTS/OUTPUTS #################
Information: 4 out of 5 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
Information: 22308 out of 22318 POW-035 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> 