

================================================================
== Vivado HLS Report for 'StateMachine_getNextState'
================================================================
* Date:           Wed Aug 15 21:51:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        StateMachine
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !75"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %key), !map !79"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %current_state), !map !83"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %StateMachine_state_V), !map !87"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 3, [5 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:10]   --->   Operation 7 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [4 x i8]* @p_str4, i32 0, i32 0, i8* %key) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:11]   --->   Operation 8 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 1, [13 x i8]* @p_str5, [14 x i8]* @p_str6, i32 0, i32 0, i12* %current_state) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:12]   --->   Operation 9 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([13 x i8]* @p_str, i32 0, [13 x i8]* @p_str7) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:13]   --->   Operation 10 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [../Proyecto1/StateMachine/StateMachine.cpp:13]   --->   Operation 11 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind" [../Proyecto1/StateMachine/StateMachine.cpp:13]   --->   Operation 12 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%val_V = call i12 @_ssdm_op_Read.ap_auto.volatile.i12P(i12* %current_state)" [../Proyecto1/StateMachine/StateMachine.cpp:11]   --->   Operation 13 'read' 'val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.97ns)   --->   "switch i12 %val_V, label %._crit_edge [
    i12 0, label %1
    i12 1, label %3
    i12 2, label %4
    i12 3, label %5
    i12 4, label %7
  ]" [../Proyecto1/StateMachine/StateMachine.cpp:13]   --->   Operation 14 'switch' <Predicate = true> <Delay = 1.97>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:55]   --->   Operation 15 'read' 'tmp_12' <Predicate = (val_V == 4)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.55ns)   --->   "%tmp_s = icmp eq i8 %tmp_12, 97" [../Proyecto1/StateMachine/StateMachine.cpp:55]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = (val_V == 4)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.97ns)   --->   "br i1 %tmp_s, label %._crit_edge, label %8" [../Proyecto1/StateMachine/StateMachine.cpp:55]   --->   Operation 17 'br' <Predicate = (val_V == 4)> <Delay = 1.97>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:59]   --->   Operation 18 'read' 'tmp_15' <Predicate = (val_V == 4 & !tmp_s)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.55ns)   --->   "%tmp_5 = icmp eq i8 %tmp_15, 98" [../Proyecto1/StateMachine/StateMachine.cpp:59]   --->   Operation 19 'icmp' 'tmp_5' <Predicate = (val_V == 4 & !tmp_s)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%p_val_V2_cast = select i1 %tmp_5, i12 2, i12 4" [../Proyecto1/StateMachine/StateMachine.cpp:59]   --->   Operation 20 'select' 'p_val_V2_cast' <Predicate = (val_V == 4 & !tmp_s)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:59]   --->   Operation 21 'br' <Predicate = (val_V == 4 & !tmp_s)> <Delay = 1.97>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:45]   --->   Operation 22 'read' 'tmp_11' <Predicate = (val_V == 3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.55ns)   --->   "%tmp_8 = icmp eq i8 %tmp_11, 97" [../Proyecto1/StateMachine/StateMachine.cpp:45]   --->   Operation 23 'icmp' 'tmp_8' <Predicate = (val_V == 3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.97ns)   --->   "br i1 %tmp_8, label %._crit_edge, label %6" [../Proyecto1/StateMachine/StateMachine.cpp:45]   --->   Operation 24 'br' <Predicate = (val_V == 3)> <Delay = 1.97>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:49]   --->   Operation 25 'read' 'tmp_14' <Predicate = (val_V == 3 & !tmp_8)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.55ns)   --->   "%tmp_3 = icmp eq i8 %tmp_14, 98" [../Proyecto1/StateMachine/StateMachine.cpp:49]   --->   Operation 26 'icmp' 'tmp_3' <Predicate = (val_V == 3 & !tmp_8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%p_val_V1_cast = select i1 %tmp_3, i12 4, i12 3" [../Proyecto1/StateMachine/StateMachine.cpp:49]   --->   Operation 27 'select' 'p_val_V1_cast' <Predicate = (val_V == 3 & !tmp_8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:49]   --->   Operation 28 'br' <Predicate = (val_V == 3 & !tmp_8)> <Delay = 1.97>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:35]   --->   Operation 29 'read' 'tmp_10' <Predicate = (val_V == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%tmp_6 = icmp eq i8 %tmp_10, 97" [../Proyecto1/StateMachine/StateMachine.cpp:35]   --->   Operation 30 'icmp' 'tmp_6' <Predicate = (val_V == 2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.98ns)   --->   "%storemerge_cast_cast = select i1 %tmp_6, i12 1, i12 2" [../Proyecto1/StateMachine/StateMachine.cpp:35]   --->   Operation 31 'select' 'storemerge_cast_cast' <Predicate = (val_V == 2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:43]   --->   Operation 32 'br' <Predicate = (val_V == 2)> <Delay = 1.97>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:25]   --->   Operation 33 'read' 'tmp_9' <Predicate = (val_V == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.55ns)   --->   "%tmp_4 = icmp eq i8 %tmp_9, 98" [../Proyecto1/StateMachine/StateMachine.cpp:25]   --->   Operation 34 'icmp' 'tmp_4' <Predicate = (val_V == 1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.98ns)   --->   "%storemerge1_cast_cas = select i1 %tmp_4, i12 3, i12 1" [../Proyecto1/StateMachine/StateMachine.cpp:25]   --->   Operation 35 'select' 'storemerge1_cast_cas' <Predicate = (val_V == 1)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:33]   --->   Operation 36 'br' <Predicate = (val_V == 1)> <Delay = 1.97>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:15]   --->   Operation 37 'read' 'tmp' <Predicate = (val_V == 0)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.55ns)   --->   "%tmp_2 = icmp eq i8 %tmp, 97" [../Proyecto1/StateMachine/StateMachine.cpp:15]   --->   Operation 38 'icmp' 'tmp_2' <Predicate = (val_V == 0)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.97ns)   --->   "br i1 %tmp_2, label %._crit_edge, label %2" [../Proyecto1/StateMachine/StateMachine.cpp:15]   --->   Operation 39 'br' <Predicate = (val_V == 0)> <Delay = 1.97>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_Read.ap_auto.volatile.i8P(i8* %key)" [../Proyecto1/StateMachine/StateMachine.cpp:19]   --->   Operation 40 'read' 'tmp_13' <Predicate = (val_V == 0 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.55ns)   --->   "%tmp_1 = icmp eq i8 %tmp_13, 98" [../Proyecto1/StateMachine/StateMachine.cpp:19]   --->   Operation 41 'icmp' 'tmp_1' <Predicate = (val_V == 0 & !tmp_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.98ns)   --->   "%p_val_V_cast = select i1 %tmp_1, i12 2, i12 0" [../Proyecto1/StateMachine/StateMachine.cpp:19]   --->   Operation 42 'select' 'p_val_V_cast' <Predicate = (val_V == 0 & !tmp_2)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.97ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.cpp:19]   --->   Operation 43 'br' <Predicate = (val_V == 0 & !tmp_2)> <Delay = 1.97>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%v_V = phi i12 [ %val_V, %0 ], [ %storemerge_cast_cast, %4 ], [ %storemerge1_cast_cas, %3 ], [ 1, %1 ], [ %p_val_V_cast, %2 ], [ 1, %5 ], [ %p_val_V1_cast, %6 ], [ 1, %7 ], [ %p_val_V2_cast, %8 ]"   --->   Operation 44 'phi' 'v_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %current_state, i12 %v_V)" [../Proyecto1/StateMachine/StateMachine.cpp:65]   --->   Operation 45 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_7)" [../Proyecto1/StateMachine/StateMachine.cpp:65]   --->   Operation 46 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %StateMachine_state_V, i12 %v_V)" [../Proyecto1/StateMachine/StateMachine.cpp:11]   --->   Operation 47 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [../Proyecto1/StateMachine/StateMachine.cpp:65]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.55ns
The critical path consists of the following:
	wire read on port 'key' (../Proyecto1/StateMachine/StateMachine.cpp:59) [22]  (0 ns)
	'icmp' operation ('tmp_5', ../Proyecto1/StateMachine/StateMachine.cpp:59) [23]  (1.55 ns)
	'select' operation ('p_val_V2_cast', ../Proyecto1/StateMachine/StateMachine.cpp:59) [24]  (1.02 ns)
	multiplexor before 'phi' operation ('val.V') with incoming values : ('val.V', ../Proyecto1/StateMachine/StateMachine.cpp:11) ('p_val_V2_cast', ../Proyecto1/StateMachine/StateMachine.cpp:59) ('p_val_V1_cast', ../Proyecto1/StateMachine/StateMachine.cpp:49) ('storemerge_cast_cast', ../Proyecto1/StateMachine/StateMachine.cpp:35) ('storemerge1_cast_cas', ../Proyecto1/StateMachine/StateMachine.cpp:25) ('p_val_V_cast', ../Proyecto1/StateMachine/StateMachine.cpp:19) [55]  (1.98 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
