#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec  3 14:24:42 2025
# Process ID: 3200
# Current directory: D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1\vivado.jou
# Running On        :DESKTOP-C4QEKUJ
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26200
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16905 MB
# Swap memory       :2952 MB
# Total Virtual     :19857 MB
# Available Virtual :6439 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 530.590 ; gain = 196.301
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axi_gpio_0_0
design_1_processing_system7_0_0
design_1_axi_gpio_1_0
design_1_rst_ps7_0_50M_0
design_1_axi_smc_0

add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 574.352 ; gain = 43.762
Command: read_checkpoint -auto_incremental -incremental D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1458.684 ; gain = 446.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:45]
INFO: [Synth 8-3491] module 'design_1' declared at 'd:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:15' bound to instance 'design_1_i' of component 'design_1' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:96]
INFO: [Synth 8-638] synthesizing module 'design_1' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:54]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_0' declared at 'D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:6' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_0' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:909]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:52]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_1' declared at 'D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_bram_ctrl_0_1_stub.vhdl:6' bound to instance 'axi_bram_ctrl_1' of component 'design_1_axi_bram_ctrl_0_1' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:952]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_1' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_bram_ctrl_0_1_stub.vhdl:52]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_2' declared at 'D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_bram_ctrl_0_2_stub.vhdl:6' bound to instance 'axi_bram_ctrl_2' of component 'design_1_axi_bram_ctrl_0_2' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:995]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_2' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_bram_ctrl_0_2_stub.vhdl:52]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_3' declared at 'D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_bram_ctrl_0_3_stub.vhdl:6' bound to instance 'axi_bram_ctrl_3' of component 'design_1_axi_bram_ctrl_0_3' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:1038]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_3' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_bram_ctrl_0_3_stub.vhdl:52]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_gpio_0_0_stub.vhdl:6' bound to instance 'axi_gpio_finished' of component 'design_1_axi_gpio_0_0' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:1081]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_gpio_1_0_stub.vhdl:6' bound to instance 'axi_gpio_start' of component 'design_1_axi_gpio_1_0' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:1104]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_gpio_1_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at 'D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_smc_0_stub.vhdl:6' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:1127]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_axi_smc_0_stub.vhdl:222]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:1340]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_processing_system7_0_0_stub.vhdl:77]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_50M_0' declared at 'D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:6' bound to instance 'rst_ps7_0_50M' of component 'design_1_rst_ps7_0_50M_0' [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:1408]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.runs/synth_1/.Xil/Vivado-3200-DESKTOP-C4QEKUJ/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'design_1' (0#1) [d:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.gen/sources_1/bd/design_1/synth/design_1.vhd:54]
ERROR: [Synth 8-547] port direction mismatch for port 'BRAM_PORTA_0_clk' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:96]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_wrapper' [D:/C/fac3/sem1/ssc/SSC_lab8/SSC_lab8/SSC_lab8.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1578.789 ; gain = 566.449
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 14:27:46 2025...
