
---------- Begin Simulation Statistics ----------
simSeconds                                   2.423514                       # Number of seconds simulated (Second)
simTicks                                 2423514321738                       # Number of ticks simulated (Tick)
finalTick                                2423514321738                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  11031.05                       # Real time elapsed on the host (Second)
hostTickRate                                219699394                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8764428                       # Number of bytes of host memory used (Byte)
simInsts                                    809977713                       # Number of instructions simulated (Count)
simOps                                     1133109788                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    73427                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     102720                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bypass_mmio0.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.bypass_mmio1.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu0.numCycles                      7277820787                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              8.985211                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.111294                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                     1140977314                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                      99                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                    1339274673                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 22087                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             7867603                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         12046086                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                 63                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples         7277782905                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.184022                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             0.647442                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0               6516393322     89.54%     89.54% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                457294880      6.28%     95.82% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                114716286      1.58%     97.40% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                127996772      1.76%     99.16% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 51107580      0.70%     99.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  3096280      0.04%     99.90% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  3091457      0.04%     99.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  2594181      0.04%     99.98% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1492147      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total           7277782905                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1220592     93.89%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     93.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                    17      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   1      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     93.90% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 70809      5.45%     99.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 8332      0.64%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              159      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              57      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       536811      0.04%      0.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    599966919     44.80%     44.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      1078936      0.08%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv      7558508      0.56%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         1018      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          454      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         2062      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            2      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         1179      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         1231      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          533      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead    621003005     46.37%     91.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite    109116274      8.15%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead         6224      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite         1517      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total    1339274673                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.184021                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1299967                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.000971                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              9957624356                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites             1148816304                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses     1137915394                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                    29943                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                   29029                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses            9506                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                 1340022931                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                       14898                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numRecvResp                     315674835                       # Number of received responses (Count)
system.cpu0.numRecvRespBytes               1562925172                       # Number of received response bytes (Byte)
system.cpu0.recvRespAvgBW                        0.21                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu0.recvRespAvgSize                      4.95                       # Average packet size per received response ((Byte/Count))
system.cpu0.recvRespAvgRate                      0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu0.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu0.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu0.numSquashedInsts                   151179                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           1047                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          37882                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads     421061025                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores    109232421                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     54497644                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       567296                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch         1416      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return       683060      1.51%      1.51% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect       703749      1.55%      3.06% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          405      0.00%      3.06% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     41964639     92.55%     95.62% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      1986219      4.38%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         1115      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      45340603                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch         1375      0.06%      0.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return       157841      7.07%      7.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect       178677      8.00%     15.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          253      0.01%     15.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      1564016     70.03%     85.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond       330176     14.78%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          875      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      2233213                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch          110      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return           12      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          349      0.04%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          109      0.01%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       797941     99.87%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          300      0.04%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          175      0.02%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       798996                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch           41      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return       525219      1.22%      1.22% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect       525072      1.22%      2.44% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          152      0.00%      2.44% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     40400617     93.72%     96.16% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      1656040      3.84%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          240      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     43107381                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch           41      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          162      0.02%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          101      0.01%      0.04% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       796984     99.93%     99.96% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          143      0.02%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          149      0.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       797580                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::NoBranch           41      0.01%      0.01% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.01% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.01% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.01% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectCond       796331     99.99%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::total       796372                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallDirect          162     13.41%     13.41% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallIndirect          101      8.36%     21.77% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectCond          653     54.06%     75.83% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectUncond          143     11.84%     87.67% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     87.67% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          149     12.33%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::total         1208                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget      3111207      6.86%      6.86% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     41546085     91.63%     98.49% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS       683060      1.51%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          251      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     45340603                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch       192616     24.19%     24.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return       603555     75.80%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect           12      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           16      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       796199                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         41966055                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     38858674                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           798996                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss           798                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.BTBLookups            45340603                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates              194905                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               42462321                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.936519                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1475                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           1520                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               251                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1269                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch         1416      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return       683060      1.51%      1.51% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect       703749      1.55%      3.06% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          405      0.00%      3.06% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     41964639     92.55%     95.62% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      1986219      4.38%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         1115      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     45340603                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch          211      0.01%      0.01% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return       683060     23.73%     23.74% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect          541      0.02%     23.76% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          405      0.01%     23.77% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond      2192521     76.17%     99.95% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          429      0.01%     99.96% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     99.96% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         1115      0.04%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total      2878282                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          349      0.18%      0.18% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      0.18% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond       194256     99.67%     99.85% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          300      0.15%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total       194905                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          349      0.18%      0.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.18% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond       194256     99.67%     99.85% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          300      0.15%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total       194905                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         1520                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          251                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1269                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1804                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes              861995                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                861990                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes            336771                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                525219                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct             525219                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts        9210655                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls             36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           799122                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples   7276320381                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.155726                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     0.945613                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0     7023016399     96.52%     96.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       69111823      0.95%     97.47% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         404729      0.01%     97.47% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         702389      0.01%     97.48% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4       67161287      0.92%     98.41% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         504797      0.01%     98.41% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6       66677673      0.92%     99.33% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          84103      0.00%     99.33% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       48657181      0.67%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total   7276320381                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                         24                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               525224                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       525707      0.05%      0.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    596539340     52.65%     52.69% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      1065685      0.09%     52.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv      7465668      0.66%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd          405      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          406      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu          911      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          946      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         1007      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          224      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     53.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead    418560965     36.94%     90.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite    108946345      9.61%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead         1046      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite         1133      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total   1133109788                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     48657181                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           809977713                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps            1133109788                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     809977713                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP      1133109788                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 8.985211                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.111294                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs         527509489                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts              6445                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts       1131512204                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts       418562011                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts      108947478                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       525707      0.05%      0.05% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    596539340     52.65%     52.69% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      1065685      0.09%     52.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv      7465668      0.66%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd          405      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd          406      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu          911      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          946      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc         1007      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift          224      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     53.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead    418560965     36.94%     90.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite    108946345      9.61%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead         1046      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite         1133      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total   1133109788                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     43107381                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     42581729                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       525611                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     40400617                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      2706723                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       525224                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       525219                       # Class of control type instructions committed (Count)
system.cpu0.decode.idleCycles                47408456                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles           7082420658                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 39149532                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles            108004691                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                799568                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            40388492                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  734                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts            1151530009                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 3395                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts         1339123488                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        43545515                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts      620953982                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts     109103615                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           0.184001                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     204189523                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    526782489                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads         13840                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites         7553                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads   1642436042                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    960985813                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs        730057597                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    814559271                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches          42229396                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                   7196135777                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                1600570                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 987                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         6173                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 80511618                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 8973                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples        7277782905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.162727                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.047639                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0              7070914037     97.16%     97.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1685396      0.02%     97.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                52248417      0.72%     97.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 3326425      0.05%     97.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                20281306      0.28%     98.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 2739293      0.04%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                18073182      0.25%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 3250848      0.04%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8               105264001      1.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total          7277782905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            845402360                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.116161                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          45340603                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.006230                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     80839676                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   799568                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    702346                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles              4183351782                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts            1140977413                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 512                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts               421061025                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts              109232421                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                   33                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     1105                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents              4184056103                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           320                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        603888                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       213051                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              816939                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit              1336126167                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount             1137924900                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                916719038                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst               1050048264                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.156355                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.873026                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                  213650848                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                2499014                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses               12502                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                320                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                284943                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads           198180875                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache               3396842                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples         418562011                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            64.196178                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          170.660630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9             212885084     50.86%     50.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29           138557805     33.10%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                8349      0.00%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 169      0.00%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  29      0.00%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                  50      0.00%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  36      0.00%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  56      0.00%     83.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99            33402694      7.98%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                18      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                10      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                 6      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                40      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               836      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               100      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                10      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                23      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                12      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                 9      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                16      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                19      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                21      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                77      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 2      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 1      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 4      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 2      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 2      0.00%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows        33706531      8.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2086                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total           418562011                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.addedLoadsAndStores        530293446                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu0.mmu.dtb.rdAccesses              618560568                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses              109103616                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                   262623                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      143                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               80512516                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1052                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                799568                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                84439607                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles             4213737162                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          4733                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                102361357                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles           2876440478                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts            1142671018                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              2187527                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                469165                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents            2849129467                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                 72147                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands         2324565419                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 4141581865                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups              1447610811                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                    29387                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps           2308974402                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                15590979                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     72                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 57                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                607742110                       # count of insts added to the skid buffer (Count)
system.cpu0.rename.intReturned              956650174                       # count of registers freed and written back to integer free list (Count)
system.cpu0.rename.fpReturned                    4808                       # count of registers freed and written back to floating point free list (Count)
system.cpu0.rob.reads                      8369981693                       # The number of ROB reads (Count)
system.cpu0.rob.writes                     2286103730                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               809977713                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                1133109788                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   35                       # Number of system calls (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numIssuedDist::samples                  0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean                   nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev                  nan                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                        0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total                    0                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                    0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0                       # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0                       # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total             0                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                             nan                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                                  0                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                       0                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                      0                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses              0                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                        0                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                       0                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses               0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                          0                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                           0                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numRecvResp                             0                       # Number of received responses (Count)
system.cpu1.numRecvRespBytes                        0                       # Number of received response bytes (Byte)
system.cpu1.recvRespAvgBW                         nan                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu1.recvRespAvgSize                       nan                       # Average packet size per received response ((Byte/Count))
system.cpu1.recvRespAvgRate                       nan                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu1.recvRespAvgRetryRate                  nan                       # Average retry rate per received response ((Count/Count))
system.cpu1.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu1.numSquashedInsts                        0                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.MemDepUnit__0.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total             0                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::NoBranch            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::Return            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallDirect            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallIndirect            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectCond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectUncond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectCond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectUncond            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::total            0                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::NoBranch            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::Return            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallDirect            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallIndirect            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectCond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectUncond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectUncond            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::total            0                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss             0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                   0                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio                nan                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted              0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes                   0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                     0                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes                 0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                     0                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct                  0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8              0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          0                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls                    0                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedLoad            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedStore            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                      nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                      nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                nan                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.nisnDist::samples                 0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean                  nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev                 nan                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                       0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total                   0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.idleRate                        nan                       # Ratio of cycles fetch was idle (Ratio)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                 nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                nan                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                        0                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                         0                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts                     0                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                       0                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                      0                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                    0                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                       0                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                      0                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                        0                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                        0                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                            nan                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                          nan                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                          0                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                      0                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  0                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                     0                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.addedLoadsAndStores                0                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                               0                       # The number of ROB reads (Count)
system.cpu1.rob.writes                              0                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.dcaches0.demandHits::cpu0.data       248562711                       # number of demand (read+write) hits (Count)
system.dcaches0.demandHits::total           248562711                       # number of demand (read+write) hits (Count)
system.dcaches0.overallHits::cpu0.data      248562711                       # number of overall hits (Count)
system.dcaches0.overallHits::total          248562711                       # number of overall hits (Count)
system.dcaches0.demandMisses::cpu0.data          3236                       # number of demand (read+write) misses (Count)
system.dcaches0.demandMisses::total              3236                       # number of demand (read+write) misses (Count)
system.dcaches0.overallMisses::cpu0.data         3236                       # number of overall misses (Count)
system.dcaches0.overallMisses::total             3236                       # number of overall misses (Count)
system.dcaches0.demandMissLatency::cpu0.data    113772111                       # number of demand (read+write) miss ticks (Tick)
system.dcaches0.demandMissLatency::total    113772111                       # number of demand (read+write) miss ticks (Tick)
system.dcaches0.overallMissLatency::cpu0.data    113772111                       # number of overall miss ticks (Tick)
system.dcaches0.overallMissLatency::total    113772111                       # number of overall miss ticks (Tick)
system.dcaches0.demandAccesses::cpu0.data    248565947                       # number of demand (read+write) accesses (Count)
system.dcaches0.demandAccesses::total       248565947                       # number of demand (read+write) accesses (Count)
system.dcaches0.overallAccesses::cpu0.data    248565947                       # number of overall (read+write) accesses (Count)
system.dcaches0.overallAccesses::total      248565947                       # number of overall (read+write) accesses (Count)
system.dcaches0.demandMissRate::cpu0.data     0.000013                       # miss rate for demand accesses (Ratio)
system.dcaches0.demandMissRate::total        0.000013                       # miss rate for demand accesses (Ratio)
system.dcaches0.overallMissRate::cpu0.data     0.000013                       # miss rate for overall accesses (Ratio)
system.dcaches0.overallMissRate::total       0.000013                       # miss rate for overall accesses (Ratio)
system.dcaches0.demandAvgMissLatency::cpu0.data 35158.254326                       # average overall miss latency in ticks ((Tick/Count))
system.dcaches0.demandAvgMissLatency::total 35158.254326                       # average overall miss latency in ticks ((Tick/Count))
system.dcaches0.overallAvgMissLatency::cpu0.data 35158.254326                       # average overall miss latency ((Tick/Count))
system.dcaches0.overallAvgMissLatency::total 35158.254326                       # average overall miss latency ((Tick/Count))
system.dcaches0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.dcaches0.blockedCycles::no_targets         7922                       # number of cycles access was blocked (Cycle)
system.dcaches0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.dcaches0.blockedCauses::no_targets           74                       # number of times access was blocked (Count)
system.dcaches0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches0.avgBlocked::no_targets     107.054054                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches0.writebacks::writebacks            462                       # number of writebacks (Count)
system.dcaches0.writebacks::total                 462                       # number of writebacks (Count)
system.dcaches0.demandMshrHits::cpu0.data         1653                       # number of demand (read+write) MSHR hits (Count)
system.dcaches0.demandMshrHits::total            1653                       # number of demand (read+write) MSHR hits (Count)
system.dcaches0.overallMshrHits::cpu0.data         1653                       # number of overall MSHR hits (Count)
system.dcaches0.overallMshrHits::total           1653                       # number of overall MSHR hits (Count)
system.dcaches0.demandMshrMisses::cpu0.data         1583                       # number of demand (read+write) MSHR misses (Count)
system.dcaches0.demandMshrMisses::total          1583                       # number of demand (read+write) MSHR misses (Count)
system.dcaches0.overallMshrMisses::cpu0.data         1583                       # number of overall MSHR misses (Count)
system.dcaches0.overallMshrMisses::total         1583                       # number of overall MSHR misses (Count)
system.dcaches0.demandMshrMissLatency::cpu0.data     56708898                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcaches0.demandMshrMissLatency::total     56708898                       # number of demand (read+write) MSHR miss ticks (Tick)
system.dcaches0.overallMshrMissLatency::cpu0.data     56708898                       # number of overall MSHR miss ticks (Tick)
system.dcaches0.overallMshrMissLatency::total     56708898                       # number of overall MSHR miss ticks (Tick)
system.dcaches0.demandMshrMissRate::cpu0.data     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.dcaches0.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.dcaches0.overallMshrMissRate::cpu0.data     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.dcaches0.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.dcaches0.demandAvgMshrMissLatency::cpu0.data 35823.687934                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.demandAvgMshrMissLatency::total 35823.687934                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.overallAvgMshrMissLatency::cpu0.data 35823.687934                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.overallAvgMshrMissLatency::total 35823.687934                       # average overall mshr miss latency ((Tick/Count))
system.dcaches0.replacements                     1065                       # number of replacements (Count)
system.dcaches0.LockedRMWReadReq.hits::cpu0.data           10                       # number of LockedRMWReadReq hits (Count)
system.dcaches0.LockedRMWReadReq.hits::total           10                       # number of LockedRMWReadReq hits (Count)
system.dcaches0.LockedRMWReadReq.misses::cpu0.data            2                       # number of LockedRMWReadReq misses (Count)
system.dcaches0.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.dcaches0.LockedRMWReadReq.missLatency::cpu0.data        46953                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.missLatency::total        46953                       # number of LockedRMWReadReq miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.accesses::cpu0.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcaches0.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.dcaches0.LockedRMWReadReq.missRate::cpu0.data     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.missRate::total     0.166667                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.avgMissLatency::cpu0.data 23476.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcaches0.LockedRMWReadReq.avgMissLatency::total 23476.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.dcaches0.LockedRMWReadReq.mshrMisses::cpu0.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcaches0.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.dcaches0.LockedRMWReadReq.mshrMissLatency::cpu0.data       204462                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.mshrMissLatency::total       204462                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.dcaches0.LockedRMWReadReq.mshrMissRate::cpu0.data     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.dcaches0.LockedRMWReadReq.avgMshrMissLatency::cpu0.data       102231                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcaches0.LockedRMWReadReq.avgMshrMissLatency::total       102231                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.dcaches0.LockedRMWWriteReq.hits::cpu0.data           12                       # number of LockedRMWWriteReq hits (Count)
system.dcaches0.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.dcaches0.LockedRMWWriteReq.accesses::cpu0.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcaches0.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.dcaches0.ReadReq.hits::cpu0.data     139615596                       # number of ReadReq hits (Count)
system.dcaches0.ReadReq.hits::total         139615596                       # number of ReadReq hits (Count)
system.dcaches0.ReadReq.misses::cpu0.data         2884                       # number of ReadReq misses (Count)
system.dcaches0.ReadReq.misses::total            2884                       # number of ReadReq misses (Count)
system.dcaches0.ReadReq.missLatency::cpu0.data    100599297                       # number of ReadReq miss ticks (Tick)
system.dcaches0.ReadReq.missLatency::total    100599297                       # number of ReadReq miss ticks (Tick)
system.dcaches0.ReadReq.accesses::cpu0.data    139618480                       # number of ReadReq accesses(hits+misses) (Count)
system.dcaches0.ReadReq.accesses::total     139618480                       # number of ReadReq accesses(hits+misses) (Count)
system.dcaches0.ReadReq.missRate::cpu0.data     0.000021                       # miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.missRate::total      0.000021                       # miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.avgMissLatency::cpu0.data 34881.864424                       # average ReadReq miss latency ((Tick/Count))
system.dcaches0.ReadReq.avgMissLatency::total 34881.864424                       # average ReadReq miss latency ((Tick/Count))
system.dcaches0.ReadReq.mshrHits::cpu0.data         1651                       # number of ReadReq MSHR hits (Count)
system.dcaches0.ReadReq.mshrHits::total          1651                       # number of ReadReq MSHR hits (Count)
system.dcaches0.ReadReq.mshrMisses::cpu0.data         1233                       # number of ReadReq MSHR misses (Count)
system.dcaches0.ReadReq.mshrMisses::total         1233                       # number of ReadReq MSHR misses (Count)
system.dcaches0.ReadReq.mshrMissLatency::cpu0.data     43830789                       # number of ReadReq MSHR miss ticks (Tick)
system.dcaches0.ReadReq.mshrMissLatency::total     43830789                       # number of ReadReq MSHR miss ticks (Tick)
system.dcaches0.ReadReq.mshrMissRate::cpu0.data     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.dcaches0.ReadReq.avgMshrMissLatency::cpu0.data 35548.085158                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcaches0.ReadReq.avgMshrMissLatency::total 35548.085158                       # average ReadReq mshr miss latency ((Tick/Count))
system.dcaches0.WriteReq.hits::cpu0.data    108947115                       # number of WriteReq hits (Count)
system.dcaches0.WriteReq.hits::total        108947115                       # number of WriteReq hits (Count)
system.dcaches0.WriteReq.misses::cpu0.data          352                       # number of WriteReq misses (Count)
system.dcaches0.WriteReq.misses::total            352                       # number of WriteReq misses (Count)
system.dcaches0.WriteReq.missLatency::cpu0.data     13172814                       # number of WriteReq miss ticks (Tick)
system.dcaches0.WriteReq.missLatency::total     13172814                       # number of WriteReq miss ticks (Tick)
system.dcaches0.WriteReq.accesses::cpu0.data    108947467                       # number of WriteReq accesses(hits+misses) (Count)
system.dcaches0.WriteReq.accesses::total    108947467                       # number of WriteReq accesses(hits+misses) (Count)
system.dcaches0.WriteReq.missRate::cpu0.data     0.000003                       # miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.missRate::total     0.000003                       # miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.avgMissLatency::cpu0.data 37422.767045                       # average WriteReq miss latency ((Tick/Count))
system.dcaches0.WriteReq.avgMissLatency::total 37422.767045                       # average WriteReq miss latency ((Tick/Count))
system.dcaches0.WriteReq.mshrHits::cpu0.data            2                       # number of WriteReq MSHR hits (Count)
system.dcaches0.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.dcaches0.WriteReq.mshrMisses::cpu0.data          350                       # number of WriteReq MSHR misses (Count)
system.dcaches0.WriteReq.mshrMisses::total          350                       # number of WriteReq MSHR misses (Count)
system.dcaches0.WriteReq.mshrMissLatency::cpu0.data     12878109                       # number of WriteReq MSHR miss ticks (Tick)
system.dcaches0.WriteReq.mshrMissLatency::total     12878109                       # number of WriteReq MSHR miss ticks (Tick)
system.dcaches0.WriteReq.mshrMissRate::cpu0.data     0.000003                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.mshrMissRate::total     0.000003                       # mshr miss rate for WriteReq accesses (Ratio)
system.dcaches0.WriteReq.avgMshrMissLatency::cpu0.data 36794.597143                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcaches0.WriteReq.avgMshrMissLatency::total 36794.597143                       # average WriteReq mshr miss latency ((Tick/Count))
system.dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.dcaches0.tags.tagsInUse             511.995010                       # Average ticks per tags in use ((Tick/Count))
system.dcaches0.tags.totalRefs              248564318                       # Total number of references to valid blocks. (Count)
system.dcaches0.tags.sampledRefs                 1577                       # Sample count of references to valid blocks. (Count)
system.dcaches0.tags.avgRefs             157618.464172                       # Average number of references to valid blocks. ((Count/Count))
system.dcaches0.tags.warmupTick                 81918                       # The tick when the warmup percentage was hit. (Tick)
system.dcaches0.tags.occupancies::cpu0.data   511.995010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.dcaches0.tags.avgOccs::cpu0.data      0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcaches0.tags.avgOccs::total          0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.dcaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.dcaches0.tags.ageTaskId_1024::0             38                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ageTaskId_1024::1             83                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ageTaskId_1024::4            391                       # Occupied blocks per task id, per block age (Count)
system.dcaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.dcaches0.tags.tagAccesses           1988529345                       # Number of tag accesses (Count)
system.dcaches0.tags.dataAccesses          1988529345                       # Number of data accesses (Count)
system.dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.dcaches1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.dcaches1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.dcaches1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.dcaches1.replacements                        0                       # number of replacements (Count)
system.dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.dcaches1.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.dcaches1.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.dcaches1.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.dcaches1.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.dcaches1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.dcaches1.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.dcaches1.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.dsplit0.transDist::ReadReq           206727344                       # Transaction distribution (Count)
system.dsplit0.transDist::ReadResp          206727344                       # Transaction distribution (Count)
system.dsplit0.transDist::WriteReq          108947467                       # Transaction distribution (Count)
system.dsplit0.transDist::WriteResp         108947467                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWReadReq           12                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWReadResp           12                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWWriteReq           12                       # Transaction distribution (Count)
system.dsplit0.transDist::LockedRMWWriteResp           12                       # Transaction distribution (Count)
system.dsplit0.pktCount_system.cpu0.dcache_port::system.to_l1d0.cpu_side_port    497131942                       # Packet count per connected requestor and responder (Count)
system.dsplit0.pktCount_system.cpu0.dcache_port::system.bypass_mmio0.cpu_side_port    134217728                       # Packet count per connected requestor and responder (Count)
system.dsplit0.pktCount_system.cpu0.dcache_port::total    631349670                       # Packet count per connected requestor and responder (Count)
system.dsplit0.pktSize_system.cpu0.dcache_port::system.to_l1d0.cpu_side_port   1495816308                       # Cumulative packet size per connected requestor and responder (Byte)
system.dsplit0.pktSize_system.cpu0.dcache_port::system.bypass_mmio0.cpu_side_port     67108864                       # Cumulative packet size per connected requestor and responder (Byte)
system.dsplit0.pktSize_system.cpu0.dcache_port::total   1562925172                       # Cumulative packet size per connected requestor and responder (Byte)
system.dsplit0.snoops                               0                       # Total snoops (Count)
system.dsplit0.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.dsplit0.snoopFanout::samples         315674953                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::0               315674953    100.00%    100.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.dsplit0.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.dsplit0.snoopFanout::total           315674953                       # Request fanout histogram (Count)
system.dsplit0.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.dsplit0.reqLayer0.occupancy       119052019140                       # Layer occupancy (ticks) (Tick)
system.dsplit0.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.dsplit0.reqLayer1.occupancy        22347251712                       # Layer occupancy (ticks) (Tick)
system.dsplit0.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.dsplit0.respLayer0.occupancy      173959929603                       # Layer occupancy (ticks) (Tick)
system.dsplit0.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.dsplit0.snoop_filter.totRequests             0                       # Total number of requests made to the snoop filter. (Count)
system.dsplit0.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit0.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.dsplit0.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.dsplit0.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit0.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.dsplit1.snoops                               0                       # Total snoops (Count)
system.dsplit1.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.dsplit1.snoopFanout::samples                 0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::mean                  nan                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::stdev                 nan                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::underflows              0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::0                       0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::1                       0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::overflows               0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.dsplit1.snoopFanout::total                   0                       # Request fanout histogram (Count)
system.dsplit1.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.dsplit1.snoop_filter.totRequests             0                       # Total number of requests made to the snoop filter. (Count)
system.dsplit1.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit1.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.dsplit1.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.dsplit1.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.dsplit1.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.icaches0.demandHits::cpu0.inst        80509524                       # number of demand (read+write) hits (Count)
system.icaches0.demandHits::total            80509524                       # number of demand (read+write) hits (Count)
system.icaches0.overallHits::cpu0.inst       80509524                       # number of overall hits (Count)
system.icaches0.overallHits::total           80509524                       # number of overall hits (Count)
system.icaches0.demandMisses::cpu0.inst          2092                       # number of demand (read+write) misses (Count)
system.icaches0.demandMisses::total              2092                       # number of demand (read+write) misses (Count)
system.icaches0.overallMisses::cpu0.inst         2092                       # number of overall misses (Count)
system.icaches0.overallMisses::total             2092                       # number of overall misses (Count)
system.icaches0.demandMissLatency::cpu0.inst     80438481                       # number of demand (read+write) miss ticks (Tick)
system.icaches0.demandMissLatency::total     80438481                       # number of demand (read+write) miss ticks (Tick)
system.icaches0.overallMissLatency::cpu0.inst     80438481                       # number of overall miss ticks (Tick)
system.icaches0.overallMissLatency::total     80438481                       # number of overall miss ticks (Tick)
system.icaches0.demandAccesses::cpu0.inst     80511616                       # number of demand (read+write) accesses (Count)
system.icaches0.demandAccesses::total        80511616                       # number of demand (read+write) accesses (Count)
system.icaches0.overallAccesses::cpu0.inst     80511616                       # number of overall (read+write) accesses (Count)
system.icaches0.overallAccesses::total       80511616                       # number of overall (read+write) accesses (Count)
system.icaches0.demandMissRate::cpu0.inst     0.000026                       # miss rate for demand accesses (Ratio)
system.icaches0.demandMissRate::total        0.000026                       # miss rate for demand accesses (Ratio)
system.icaches0.overallMissRate::cpu0.inst     0.000026                       # miss rate for overall accesses (Ratio)
system.icaches0.overallMissRate::total       0.000026                       # miss rate for overall accesses (Ratio)
system.icaches0.demandAvgMissLatency::cpu0.inst 38450.516730                       # average overall miss latency in ticks ((Tick/Count))
system.icaches0.demandAvgMissLatency::total 38450.516730                       # average overall miss latency in ticks ((Tick/Count))
system.icaches0.overallAvgMissLatency::cpu0.inst 38450.516730                       # average overall miss latency ((Tick/Count))
system.icaches0.overallAvgMissLatency::total 38450.516730                       # average overall miss latency ((Tick/Count))
system.icaches0.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.icaches0.blockedCycles::no_targets          145                       # number of cycles access was blocked (Cycle)
system.icaches0.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.icaches0.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.icaches0.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches0.avgBlocked::no_targets            145                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches0.demandMshrHits::cpu0.inst          551                       # number of demand (read+write) MSHR hits (Count)
system.icaches0.demandMshrHits::total             551                       # number of demand (read+write) MSHR hits (Count)
system.icaches0.overallMshrHits::cpu0.inst          551                       # number of overall MSHR hits (Count)
system.icaches0.overallMshrHits::total            551                       # number of overall MSHR hits (Count)
system.icaches0.demandMshrMisses::cpu0.inst         1541                       # number of demand (read+write) MSHR misses (Count)
system.icaches0.demandMshrMisses::total          1541                       # number of demand (read+write) MSHR misses (Count)
system.icaches0.overallMshrMisses::cpu0.inst         1541                       # number of overall MSHR misses (Count)
system.icaches0.overallMshrMisses::total         1541                       # number of overall MSHR misses (Count)
system.icaches0.overallMshrUncacheable::cpu0.inst            1                       # number of overall MSHR uncacheable misses (Count)
system.icaches0.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.icaches0.demandMshrMissLatency::cpu0.inst     60401538                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icaches0.demandMshrMissLatency::total     60401538                       # number of demand (read+write) MSHR miss ticks (Tick)
system.icaches0.overallMshrMissLatency::cpu0.inst     60401538                       # number of overall MSHR miss ticks (Tick)
system.icaches0.overallMshrMissLatency::total     60401538                       # number of overall MSHR miss ticks (Tick)
system.icaches0.overallMshrUncacheableLatency::cpu0.inst        33966                       # number of overall MSHR uncacheable ticks (Tick)
system.icaches0.overallMshrUncacheableLatency::total        33966                       # number of overall MSHR uncacheable ticks (Tick)
system.icaches0.demandMshrMissRate::cpu0.inst     0.000019                       # mshr miss ratio for demand accesses (Ratio)
system.icaches0.demandMshrMissRate::total     0.000019                       # mshr miss ratio for demand accesses (Ratio)
system.icaches0.overallMshrMissRate::cpu0.inst     0.000019                       # mshr miss ratio for overall accesses (Ratio)
system.icaches0.overallMshrMissRate::total     0.000019                       # mshr miss ratio for overall accesses (Ratio)
system.icaches0.demandAvgMshrMissLatency::cpu0.inst 39196.325762                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.demandAvgMshrMissLatency::total 39196.325762                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.overallAvgMshrMissLatency::cpu0.inst 39196.325762                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.overallAvgMshrMissLatency::total 39196.325762                       # average overall mshr miss latency ((Tick/Count))
system.icaches0.overallAvgMshrUncacheableLatency::cpu0.inst        33966                       # average overall mshr uncacheable latency ((Tick/Count))
system.icaches0.overallAvgMshrUncacheableLatency::total        33966                       # average overall mshr uncacheable latency ((Tick/Count))
system.icaches0.replacements                     1021                       # number of replacements (Count)
system.icaches0.ReadReq.hits::cpu0.inst      80509524                       # number of ReadReq hits (Count)
system.icaches0.ReadReq.hits::total          80509524                       # number of ReadReq hits (Count)
system.icaches0.ReadReq.misses::cpu0.inst         2092                       # number of ReadReq misses (Count)
system.icaches0.ReadReq.misses::total            2092                       # number of ReadReq misses (Count)
system.icaches0.ReadReq.missLatency::cpu0.inst     80438481                       # number of ReadReq miss ticks (Tick)
system.icaches0.ReadReq.missLatency::total     80438481                       # number of ReadReq miss ticks (Tick)
system.icaches0.ReadReq.accesses::cpu0.inst     80511616                       # number of ReadReq accesses(hits+misses) (Count)
system.icaches0.ReadReq.accesses::total      80511616                       # number of ReadReq accesses(hits+misses) (Count)
system.icaches0.ReadReq.missRate::cpu0.inst     0.000026                       # miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.missRate::total      0.000026                       # miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.avgMissLatency::cpu0.inst 38450.516730                       # average ReadReq miss latency ((Tick/Count))
system.icaches0.ReadReq.avgMissLatency::total 38450.516730                       # average ReadReq miss latency ((Tick/Count))
system.icaches0.ReadReq.mshrHits::cpu0.inst          551                       # number of ReadReq MSHR hits (Count)
system.icaches0.ReadReq.mshrHits::total           551                       # number of ReadReq MSHR hits (Count)
system.icaches0.ReadReq.mshrMisses::cpu0.inst         1541                       # number of ReadReq MSHR misses (Count)
system.icaches0.ReadReq.mshrMisses::total         1541                       # number of ReadReq MSHR misses (Count)
system.icaches0.ReadReq.mshrUncacheable::cpu0.inst            1                       # number of ReadReq MSHR uncacheable (Count)
system.icaches0.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.icaches0.ReadReq.mshrMissLatency::cpu0.inst     60401538                       # number of ReadReq MSHR miss ticks (Tick)
system.icaches0.ReadReq.mshrMissLatency::total     60401538                       # number of ReadReq MSHR miss ticks (Tick)
system.icaches0.ReadReq.mshrUncacheableLatency::cpu0.inst        33966                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.icaches0.ReadReq.mshrUncacheableLatency::total        33966                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.icaches0.ReadReq.mshrMissRate::cpu0.inst     0.000019                       # mshr miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.mshrMissRate::total     0.000019                       # mshr miss rate for ReadReq accesses (Ratio)
system.icaches0.ReadReq.avgMshrMissLatency::cpu0.inst 39196.325762                       # average ReadReq mshr miss latency ((Tick/Count))
system.icaches0.ReadReq.avgMshrMissLatency::total 39196.325762                       # average ReadReq mshr miss latency ((Tick/Count))
system.icaches0.ReadReq.avgMshrUncacheableLatency::cpu0.inst        33966                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.icaches0.ReadReq.avgMshrUncacheableLatency::total        33966                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.icaches0.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.icaches0.tags.tagsInUse             510.997295                       # Average ticks per tags in use ((Tick/Count))
system.icaches0.tags.totalRefs               80511064                       # Total number of references to valid blocks. (Count)
system.icaches0.tags.sampledRefs                 1540                       # Sample count of references to valid blocks. (Count)
system.icaches0.tags.avgRefs             52279.911688                       # Average number of references to valid blocks. ((Count/Count))
system.icaches0.tags.warmupTick                 33300                       # The tick when the warmup percentage was hit. (Tick)
system.icaches0.tags.occupancies::cpu0.inst   510.997295                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.icaches0.tags.avgOccs::cpu0.inst      0.998042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icaches0.tags.avgOccs::total          0.998042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.icaches0.tags.occupanciesTaskId::1024          511                       # Occupied blocks per task id (Count)
system.icaches0.tags.ageTaskId_1024::0            213                       # Occupied blocks per task id, per block age (Count)
system.icaches0.tags.ageTaskId_1024::1            140                       # Occupied blocks per task id, per block age (Count)
system.icaches0.tags.ageTaskId_1024::4            158                       # Occupied blocks per task id, per block age (Count)
system.icaches0.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.icaches0.tags.tagAccesses            644094468                       # Number of tag accesses (Count)
system.icaches0.tags.dataAccesses           644094468                       # Number of data accesses (Count)
system.icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.icaches1.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.icaches1.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.icaches1.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches1.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.icaches1.replacements                        0                       # number of replacements (Count)
system.icaches1.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.icaches1.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
system.icaches1.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
system.icaches1.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
system.icaches1.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
system.icaches1.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.icaches1.tags.tagAccesses                    0                       # Number of tag accesses (Count)
system.icaches1.tags.dataAccesses                   0                       # Number of data accesses (Count)
system.icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadReq                     1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadResp                 2774                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty            462                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1629                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  8                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 8                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 344                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                344                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            2774                       # Transaction distribution (Count)
system.l2bus.pktCount_system.icaches0.mem_side_port::system.l2cache.cpu_side_port         4093                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.dcaches0.mem_side_port::system.l2cache.cpu_side_port         4235                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                     8328                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.icaches0.mem_side_port::system.l2cache.cpu_side_port        97920                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.dcaches0.mem_side_port::system.l2cache.cpu_side_port       130496                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    228416                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                16                       # Total snoops (Count)
system.l2bus.snoopTraffic                         704                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                3132                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.006705                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.081622                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      3111     99.33%     99.33% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                        21      0.67%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  3132                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              2043621                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1540787                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer2.occupancy             1578087                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests            5212                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         2097                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst               64                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu0.data              223                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  287                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst              64                       # number of overall hits (Count)
system.l2cache.overallHits::cpu0.data             223                       # number of overall hits (Count)
system.l2cache.overallHits::total                 287                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst           1466                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data           1354                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2820                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst          1466                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data          1354                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2820                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst     58571370                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data     54127818                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     112699188                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst     58571370                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data     54127818                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    112699188                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst         1530                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data         1577                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             3107                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst         1530                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data         1577                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            3107                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.958170                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.858592                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.907628                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.958170                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.858592                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.907628                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 39953.185539                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 39976.231905                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 39964.251064                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 39953.185539                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 39976.231905                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 39964.251064                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.demandMshrMisses::cpu0.inst         1466                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data         1354                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2820                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst         1466                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data         1354                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          2820                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrUncacheable::cpu0.inst            1                       # number of overall MSHR uncacheable misses (Count)
system.l2cache.overallMshrUncacheable::total            1                       # number of overall MSHR uncacheable misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst     52717230                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data     48717234                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    101434464                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst     52717230                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data     48717234                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    101434464                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrUncacheableLatency::cpu0.inst        28638                       # number of overall MSHR uncacheable ticks (Tick)
system.l2cache.overallMshrUncacheableLatency::total        28638                       # number of overall MSHR uncacheable ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.958170                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.858592                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.907628                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.958170                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.858592                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.907628                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 35959.911323                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 35980.231905                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 35969.668085                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 35959.911323                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 35980.231905                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 35969.668085                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrUncacheableLatency::cpu0.inst        28638                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2cache.overallAvgMshrUncacheableLatency::total        28638                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2cache.replacements                         5                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu0.data           30                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               30                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data          314                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            314                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data     12400587                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     12400587                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data          344                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          344                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.912791                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.912791                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 39492.315287                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 39492.315287                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data          314                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          314                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data     11145843                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     11145843                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.912791                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.912791                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 35496.315287                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 35496.315287                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadReq.mshrUncacheable::cpu0.inst            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2cache.ReadReq.mshrUncacheable::total            1                       # number of ReadReq MSHR uncacheable (Count)
system.l2cache.ReadReq.mshrUncacheableLatency::cpu0.inst        28638                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2cache.ReadReq.mshrUncacheableLatency::total        28638                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2cache.ReadReq.avgMshrUncacheableLatency::cpu0.inst        28638                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2cache.ReadReq.avgMshrUncacheableLatency::total        28638                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.inst           64                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu0.data          193                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          257                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst         1466                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data         1040                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2506                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst     58571370                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data     41727231                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    100298601                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst         1530                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data         1233                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2763                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst     0.958170                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.843471                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.906985                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 39953.185539                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 40122.337500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 40023.384278                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst         1466                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data         1040                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2506                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst     52717230                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data     37571391                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     90288621                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst     0.958170                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.843471                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.906985                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 35959.911323                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 36126.337500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 36028.978851                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu0.data            8                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               8                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks          462                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total          462                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks          462                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total          462                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2395.950768                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                    5199                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  2819                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.844271                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  28971                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu0.inst  1132.979003                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data  1262.971765                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.276606                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.308343                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.584949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         2814                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             211                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             212                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            2391                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.687012                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 86019                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                86019                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             67108865                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            67111370                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 5                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                314                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               314                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2506                       # Transaction distribution (Count)
system.membus.pktCount_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch0.port     67108864                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch1.port     67108864                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.bypass_mmio0.mem_side_port::total    134217728                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.ram_main.port         5644                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.ram_mmio_ch0.port            2                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         5646                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               134223374                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch0.port     33554432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.bypass_mmio0.mem_side_port::system.ram_mmio_ch1.port     33554432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.bypass_mmio0.mem_side_port::total     67108864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::system.ram_main.port       180416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::system.ram_mmio_ch0.port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       180480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 67289344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           67111685                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 67111685    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             67111685                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy              940725                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer5.occupancy         11173626189                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer6.occupancy         11173625856                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        55834982332                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy            2384463                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2825                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            5                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.ram_main.bytesRead::cpu0.inst            93760                       # Number of bytes read from this memory (Byte)
system.ram_main.bytesRead::cpu0.data            86656                       # Number of bytes read from this memory (Byte)
system.ram_main.bytesRead::total               180416                       # Number of bytes read from this memory (Byte)
system.ram_main.bytesInstRead::cpu0.inst        93760                       # Number of instructions bytes read from this memory (Byte)
system.ram_main.bytesInstRead::total            93760                       # Number of instructions bytes read from this memory (Byte)
system.ram_main.numReads::cpu0.inst              1465                       # Number of read requests responded to by this memory (Count)
system.ram_main.numReads::cpu0.data              1354                       # Number of read requests responded to by this memory (Count)
system.ram_main.numReads::total                  2819                       # Number of read requests responded to by this memory (Count)
system.ram_main.bwRead::cpu0.inst               38688                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_main.bwRead::cpu0.data               35756                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_main.bwRead::total                   74444                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_main.bwInstRead::cpu0.inst           38688                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_main.bwInstRead::total               38688                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_main.bwTotal::cpu0.inst              38688                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.bwTotal::cpu0.data              35756                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.bwTotal::total                  74444                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_main.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.ram_mmio_ch0.bytesRead::cpu0.inst           64                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesRead::cpu0.data     33554432                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesRead::total         33554496                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesInstRead::cpu0.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.ram_mmio_ch0.bytesInstRead::total           64                       # Number of instructions bytes read from this memory (Byte)
system.ram_mmio_ch0.numReads::cpu0.inst             1                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch0.numReads::cpu0.data      33554432                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch0.numReads::total          33554433                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch0.bwRead::cpu0.inst              26                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwRead::cpu0.data        13845362                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwRead::total            13845388                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwInstRead::cpu0.inst           26                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwInstRead::total              26                       # Instruction read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch0.bwTotal::cpu0.inst             26                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch0.bwTotal::cpu0.data       13845362                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch0.bwTotal::total           13845388                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch0.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.ram_mmio_ch1.bytesRead::cpu0.data     33554432                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch1.bytesRead::total         33554432                       # Number of bytes read from this memory (Byte)
system.ram_mmio_ch1.numReads::cpu0.data      33554432                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch1.numReads::total          33554432                       # Number of read requests responded to by this memory (Count)
system.ram_mmio_ch1.bwRead::cpu0.data        13845362                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch1.bwRead::total            13845362                       # Total read bandwidth from this memory ((Byte/Second))
system.ram_mmio_ch1.bwTotal::cpu0.data       13845362                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch1.bwTotal::total           13845362                       # Total bandwidth to/from this memory ((Byte/Second))
system.ram_mmio_ch1.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.to_l1d0.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.to_l1d1.power_state.pwrStateResidencyTicks::UNDEFINED 2423514321738                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
