Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 15:29:09 2023
| Host         : BAYERNchampions running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DAC_timing_summary_routed.rpt -pb DAC_timing_summary_routed.pb -rpx DAC_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   89          inf        0.000                      0                   89           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_d_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.040ns (56.286%)  route 3.138ns (43.714%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128        FDRE                         0.000     0.000 r  dac_d_reg[3]/C
    SLICE_X84Y128        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dac_d_reg[3]/Q
                         net (fo=1, routed)           3.138     3.656    dac_d_OBUF[3]
    D5                   OBUF (Prop_obuf_I_O)         3.522     7.178 r  dac_d_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.178    dac_d[3]
    D5                                                                r  dac_d[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 4.019ns (56.760%)  route 3.061ns (43.240%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE                         0.000     0.000 r  dac_d_reg[7]/C
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[7]/Q
                         net (fo=1, routed)           3.061     3.517    dac_d_OBUF[7]
    B3                   OBUF (Prop_obuf_I_O)         3.563     7.080 r  dac_d_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.080    dac_d[7]
    B3                                                                r  dac_d[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 3.998ns (57.292%)  route 2.980ns (42.708%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE                         0.000     0.000 r  dac_d_reg[5]/C
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[5]/Q
                         net (fo=1, routed)           2.980     3.436    dac_d_OBUF[5]
    C4                   OBUF (Prop_obuf_I_O)         3.542     6.978 r  dac_d_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.978    dac_d[5]
    C4                                                                r  dac_d[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.891ns  (logic 4.023ns (58.379%)  route 2.868ns (41.621%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE                         0.000     0.000 r  dac_d_reg[6]/C
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[6]/Q
                         net (fo=1, routed)           2.868     3.324    dac_d_OBUF[6]
    B1                   OBUF (Prop_obuf_I_O)         3.567     6.891 r  dac_d_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.891    dac_d[6]
    B1                                                                r  dac_d[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_a_b_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_a_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.837ns  (logic 4.063ns (59.425%)  route 2.774ns (40.575%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE                         0.000     0.000 r  dac_a_b_reg/C
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dac_a_b_reg/Q
                         net (fo=1, routed)           2.774     3.292    dac_a_b_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.545     6.837 r  dac_a_b_OBUF_inst/O
                         net (fo=0)                   0.000     6.837    dac_a_b
    G2                                                                r  dac_a_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_wrn_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dac_wrn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.660ns  (logic 4.037ns (60.608%)  route 2.624ns (39.392%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDPE                         0.000     0.000 r  dac_wrn_reg/C
    SLICE_X84Y126        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dac_wrn_reg/Q
                         net (fo=1, routed)           2.624     3.142    dac_wrn_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.519     6.660 r  dac_wrn_OBUF_inst/O
                         net (fo=0)                   0.000     6.660    dac_wrn
    G4                                                                r  dac_wrn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_d[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 4.021ns (60.464%)  route 2.629ns (39.536%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE                         0.000     0.000 r  dac_d_reg[4]/C
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dac_d_reg[4]/Q
                         net (fo=1, routed)           2.629     3.085    dac_d_OBUF[4]
    C2                   OBUF (Prop_obuf_I_O)         3.565     6.650 r  dac_d_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.650    dac_d[4]
    C2                                                                r  dac_d[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.057ns  (logic 3.980ns (65.714%)  route 2.077ns (34.286%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDPE                         0.000     0.000 r  led_out_reg[4]/C
    SLICE_X85Y118        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  led_out_reg[4]/Q
                         net (fo=1, routed)           2.077     2.533    led_out_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         3.524     6.057 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.057    led_out[4]
    N7                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 4.115ns (69.484%)  route 1.807ns (30.516%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDCE                         0.000     0.000 r  led_out_reg[3]/C
    SLICE_X85Y126        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  led_out_reg[3]/Q
                         net (fo=1, routed)           1.807     2.226    led_out_OBUF[3]
    M7                   OBUF (Prop_obuf_I_O)         3.696     5.923 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.923    led_out[3]
    M7                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.904ns  (logic 3.997ns (67.691%)  route 1.908ns (32.309%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDPE                         0.000     0.000 r  led_out_reg[2]_lopt_replica/C
    SLICE_X85Y118        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  led_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.908     2.364    led_out_reg[2]_lopt_replica_1
    N5                   OBUF (Prop_obuf_I_O)         3.541     5.904 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.904    led_out[0]
    N5                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_d_temp_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dac_d_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  dac_d_temp_reg[7]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dac_d_temp_reg[7]/Q
                         net (fo=3, routed)           0.123     0.264    dac_d_temp_reg[7]
    SLICE_X85Y128        FDRE                                         r  dac_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dac_d_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.633%)  route 0.137ns (49.367%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  dac_d_temp_reg[4]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dac_d_temp_reg[4]/Q
                         net (fo=3, routed)           0.137     0.278    dac_d_temp_reg[4]
    SLICE_X85Y128        FDRE                                         r  dac_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dac_d_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.446%)  route 0.139ns (49.554%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  dac_d_temp_reg[5]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dac_d_temp_reg[5]/Q
                         net (fo=5, routed)           0.139     0.280    dac_d_temp_reg[5]
    SLICE_X85Y128        FDRE                                         r  dac_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.413%)  route 0.144ns (50.587%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  dac_d_temp_reg[6]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dac_d_temp_reg[6]/Q
                         net (fo=4, routed)           0.144     0.285    dac_d_temp_reg[6]
    SLICE_X85Y126        FDPE                                         r  led_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dac_d_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  dac_d_temp_reg[6]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dac_d_temp_reg[6]/Q
                         net (fo=4, routed)           0.146     0.287    dac_d_temp_reg[6]
    SLICE_X85Y128        FDRE                                         r  dac_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        FDCE                         0.000     0.000 r  dac_d_temp_reg[3]/C
    SLICE_X84Y127        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dac_d_temp_reg[3]/Q
                         net (fo=4, routed)           0.135     0.299    dac_d_temp_reg[3]
    SLICE_X85Y126        FDCE                                         r  led_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y122        FDCE                         0.000     0.000 r  O1/btn_reg_reg[0]/C
    SLICE_X84Y122        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  O1/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.059     0.207    O1/btn_reg[0]
    SLICE_X84Y122        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  O1/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    O1/btn_trig[0]_i_1_n_0
    SLICE_X84Y122        FDCE                                         r  O1/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dac_wrn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.930%)  route 0.173ns (55.070%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDPE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X85Y126        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.173     0.314    FSM_onehot_state_reg_n_0_[0]
    SLICE_X84Y126        FDPE                                         r  dac_wrn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    cnt_reg_n_0_[0]
    SLICE_X83Y125        LUT6 (Prop_lut6_I5_O)        0.045     0.318 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    cnt[2]_i_1_n_0
    SLICE_X83Y125        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_d_temp_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.468%)  route 0.183ns (56.532%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  dac_d_temp_reg[7]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dac_d_temp_reg[7]/Q
                         net (fo=3, routed)           0.183     0.324    dac_d_temp_reg[7]
    SLICE_X85Y129        FDCE                                         r  led_out_reg[7]/D
  -------------------------------------------------------------------    -------------------





