entity
architecture
is
begin
end
package
use
library
configuration
component
port
generic
constant
signal
variable
type
subtype
alias
attribute
bit
bit_vector
boolean
character
integer
natural
positive
real
string
time
std_logic
std_logic_vector
if
then
elsif
else
case
when
others
loop
for
while
next
exit
wait
on
until
report
assert
process
sensitivity list
with
select
after
function
procedure
return
in
out
inout
downto
to
range
array
of
record
null
open
