Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 14 11:58:17 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_stopwatch_control_sets_placed.rpt
| Design       : top_stopwatch
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             182 |           58 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              61 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_Fnd_Ctrl/U_Clk_Divider/CLK                 |                                                 | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                | U_Btn_Clock_Module/U_BTN_HOUR/r_1Hz_tick_reg[0] | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                | U_StopWatch_DP/U_Time_Min/E[0]                  | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                | U_Btn_Clock_Module/U_BTN_HOUR/E[0]              | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                | U_Btn_Clock_Module/U_BTN_MIN/E[0]               | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                | U_StopWatch_DP/U_Time_mSec/E[0]                 | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                | U_StopWatch_DP/U_Time_Sec/tick_reg_reg_0[0]     | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                | U_StopWatch_DP/U_Clk_Div/E[0]                   | reset_IBUF       |                3 |              7 |         2.33 |
|  U_Btn_DB_CLEAR/r_1kHz_reg_n_0                |                                                 | reset_IBUF       |                3 |              8 |         2.67 |
|  U_Btn_DB_RUN/r_1kHz                          |                                                 | reset_IBUF       |                2 |              8 |         4.00 |
|  U_Btn_Clock_Module/U_BTN_HOUR/r_1kHz_reg_n_0 |                                                 | reset_IBUF       |                1 |              8 |         8.00 |
|  U_Btn_Clock_Module/U_BTN_MIN/r_1kHz_reg_n_0  |                                                 | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                | U_Stopwatch_CU/E[0]                             | reset_IBUF       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                |                                                 | reset_IBUF       |               47 |            147 |         3.13 |
+-----------------------------------------------+-------------------------------------------------+------------------+------------------+----------------+--------------+


