TimeQuest Timing Analyzer report for DE2_70
Tue May 24 17:26:34 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CCD_PIXCLK'
 13. Slow Model Setup: 'N/C'
 14. Slow Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 15. Slow Model Setup: 'iCLK_50'
 16. Slow Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'
 17. Slow Model Hold: 'iCLK_50'
 18. Slow Model Hold: 'CCD_PIXCLK'
 19. Slow Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 20. Slow Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'
 21. Slow Model Hold: 'N/C'
 22. Slow Model Recovery: 'CCD_PIXCLK'
 23. Slow Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 24. Slow Model Recovery: 'iCLK_50'
 25. Slow Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'
 26. Slow Model Removal: 'iCLK_50'
 27. Slow Model Removal: 'CCD_PIXCLK'
 28. Slow Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 29. Slow Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'
 30. Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 31. Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'
 32. Slow Model Minimum Pulse Width: 'oDRAM0_CLK'
 33. Slow Model Minimum Pulse Width: 'CCD_PIXCLK'
 34. Slow Model Minimum Pulse Width: 'iCLK_50'
 35. Slow Model Minimum Pulse Width: 'iCLK_50_2'
 36. Slow Model Minimum Pulse Width: 'iCLK_50_3'
 37. Slow Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'
 38. Slow Model Minimum Pulse Width: 'CCD_MCLK'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Fast Model Setup Summary
 46. Fast Model Hold Summary
 47. Fast Model Recovery Summary
 48. Fast Model Removal Summary
 49. Fast Model Minimum Pulse Width Summary
 50. Fast Model Setup: 'CCD_PIXCLK'
 51. Fast Model Setup: 'N/C'
 52. Fast Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 53. Fast Model Setup: 'iCLK_50'
 54. Fast Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'
 55. Fast Model Hold: 'iCLK_50'
 56. Fast Model Hold: 'CCD_PIXCLK'
 57. Fast Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 58. Fast Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'
 59. Fast Model Hold: 'N/C'
 60. Fast Model Recovery: 'CCD_PIXCLK'
 61. Fast Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 62. Fast Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'
 63. Fast Model Recovery: 'iCLK_50'
 64. Fast Model Removal: 'iCLK_50'
 65. Fast Model Removal: 'CCD_PIXCLK'
 66. Fast Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 67. Fast Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'
 68. Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'
 69. Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'
 70. Fast Model Minimum Pulse Width: 'oDRAM0_CLK'
 71. Fast Model Minimum Pulse Width: 'CCD_PIXCLK'
 72. Fast Model Minimum Pulse Width: 'iCLK_50'
 73. Fast Model Minimum Pulse Width: 'iCLK_50_2'
 74. Fast Model Minimum Pulse Width: 'iCLK_50_3'
 75. Fast Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'
 76. Fast Model Minimum Pulse Width: 'CCD_MCLK'
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Propagation Delay
 82. Minimum Propagation Delay
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Progagation Delay
 89. Minimum Progagation Delay
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE2_70                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE2_70.sdc    ; OK     ; Tue May 24 17:26:30 2016 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+--------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------+------------------------------------+
; Clock Name                                 ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                           ; Targets                            ;
+--------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------+------------------------------------+
; CCD_MCLK                                   ; Base      ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { GPIO_CLKOUT_N1 }                 ;
; CCD_PIXCLK                                 ; Base      ; 16.667 ; 60.0 MHz   ; 0.000  ; 8.333  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { GPIO_CLKIN_N1 }                  ;
; iCLK_50                                    ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { iCLK_50 }                        ;
; iCLK_50_2                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { iCLK_50_2 }                      ;
; iCLK_50_3                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { iCLK_50_3 }                      ;
; N/C                                        ; Virtual   ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { }                                ;
; oDRAM0_CLK                                 ; Base      ; 6.666  ; 150.02 MHz ; 0.000  ; 3.333  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                  ; { oDRAM0_CLK }                     ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; Generated ; 6.666  ; 150.02 MHz ; 0.000  ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; iCLK_50_3 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[0] } ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ; Generated ; 6.666  ; 150.02 MHz ; -1.666 ; 1.667  ; 50.00      ; 1         ; 3           ; -90.0 ;        ;           ;            ; false    ; iCLK_50_3 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[1] } ;
; sdram_pll:u6|altpll:altpll_component|_clk2 ; Generated ; 6.666  ; 150.02 MHz ; -1.666 ; 1.667  ; 50.00      ; 1         ; 3           ; -90.0 ;        ;           ;            ; false    ; iCLK_50_3 ; u6|altpll_component|pll|inclk[0] ; { u6|altpll_component|pll|clk[2] } ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; Generated ; 30.000 ; 33.33 MHz  ; 0.000  ; 15.000 ; 50.00      ; 3         ; 2           ;       ;        ;           ;            ; false    ; iCLK_50_2 ; u5|altpll_component|pll|inclk[0] ; { u5|altpll_component|pll|clk[0] } ;
+--------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------+------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                          ;
+------------+-----------------+--------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note ;
+------------+-----------------+--------------------------------------------+------+
; 19.38 MHz  ; 19.38 MHz       ; CCD_PIXCLK                                 ;      ;
; 100.44 MHz ; 100.44 MHz      ; vga_pll:u5|altpll:altpll_component|_clk0   ;      ;
; 177.75 MHz ; 177.75 MHz      ; iCLK_50                                    ;      ;
; 186.29 MHz ; 186.29 MHz      ; sdram_pll:u6|altpll:altpll_component|_clk0 ;      ;
+------------+-----------------+--------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+--------------------------------------------+---------+---------------+
; Clock                                      ; Slack   ; End Point TNS ;
+--------------------------------------------+---------+---------------+
; CCD_PIXCLK                                 ; -34.927 ; -720.477      ;
; N/C                                        ; -4.572  ; -142.002      ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; -0.330  ; -6.562        ;
; iCLK_50                                    ; 14.374  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 20.044  ; 0.000         ;
+--------------------------------------------+---------+---------------+


+---------------------------------------------------------------------+
; Slow Model Hold Summary                                             ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; iCLK_50                                    ; -0.063 ; -0.063        ;
; CCD_PIXCLK                                 ; 0.391  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.391  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 0.391  ; 0.000         ;
; N/C                                        ; 2.476  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; -3.959 ; -900.839      ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.653  ; 0.000         ;
; iCLK_50                                    ; 12.790 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 13.295 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Removal Summary                                          ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; iCLK_50                                    ; 1.522  ; 0.000         ;
; CCD_PIXCLK                                 ; 2.545  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 4.364  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 16.031 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.953  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ; 3.333  ; 0.000         ;
; oDRAM0_CLK                                 ; 3.889  ; 0.000         ;
; CCD_PIXCLK                                 ; 5.953  ; 0.000         ;
; iCLK_50                                    ; 9.000  ; 0.000         ;
; iCLK_50_2                                  ; 10.000 ; 0.000         ;
; iCLK_50_3                                  ; 10.000 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 12.873 ; 0.000         ;
; CCD_MCLK                                   ; 37.223 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                 ;
+---------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -34.927 ; RAW2RGB:u3|rRed[3]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.042      ; 51.672     ;
; -34.889 ; RAW2RGB:u3|rRed[1]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.042      ; 51.634     ;
; -34.881 ; RAW2RGB:u3|rRed[5]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.009      ; 51.593     ;
; -34.870 ; RAW2RGB:u3|rGreen[3]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.032      ; 51.605     ;
; -34.812 ; RAW2RGB:u3|rRed[0]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.042      ; 51.557     ;
; -34.782 ; RAW2RGB:u3|rRed[4]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.009      ; 51.494     ;
; -34.740 ; RAW2RGB:u3|rRed[2]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.042      ; 51.485     ;
; -34.657 ; RAW2RGB:u3|rGreen[2]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.032      ; 51.392     ;
; -34.629 ; RAW2RGB:u3|rRed[7]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.009      ; 51.341     ;
; -34.615 ; RAW2RGB:u3|rGreen[1]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.032      ; 51.350     ;
; -34.494 ; RAW2RGB:u3|rGreen[4]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.032      ; 51.229     ;
; -34.480 ; RAW2RGB:u3|rRed[6]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.009      ; 51.192     ;
; -34.294 ; RAW2RGB:u3|rGreen[5]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.036      ; 51.033     ;
; -34.242 ; RAW2RGB:u3|rGreen[6]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.036      ; 50.981     ;
; -34.163 ; RAW2RGB:u3|rGreen[7]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.036      ; 50.902     ;
; -34.010 ; RAW2RGB:u3|rGreen[8]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.036      ; 50.749     ;
; -33.625 ; RAW2RGB:u3|rBlue[3]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.012     ; 50.316     ;
; -33.557 ; RAW2RGB:u3|rBlue[1]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.012     ; 50.248     ;
; -33.536 ; RAW2RGB:u3|rBlue[0]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.012     ; 50.227     ;
; -33.442 ; RAW2RGB:u3|rBlue[6]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.022      ; 50.167     ;
; -33.424 ; RAW2RGB:u3|rBlue[2]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.012     ; 50.115     ;
; -33.338 ; RAW2RGB:u3|rBlue[4]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.022      ; 50.063     ;
; -33.226 ; RAW2RGB:u3|rBlue[5]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.022      ; 49.951     ;
; -33.108 ; RAW2RGB:u3|rBlue[7]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.022      ; 49.833     ;
; -33.002 ; RAW2RGB:u3|rRed[11]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.002     ; 49.703     ;
; -32.948 ; RAW2RGB:u3|rRed[9]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.002     ; 49.649     ;
; -32.913 ; RAW2RGB:u3|rRed[10]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.002     ; 49.614     ;
; -32.778 ; RAW2RGB:u3|rRed[8]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.002     ; 49.479     ;
; -32.629 ; RAW2RGB:u3|rGreen[9]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.003      ; 49.335     ;
; -32.558 ; RAW2RGB:u3|rGreen[10] ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.003      ; 49.264     ;
; -32.478 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.100      ; 49.210     ;
; -32.458 ; RAW2RGB:u3|rGreen[11] ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.003      ; 49.164     ;
; -32.440 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.100      ; 49.172     ;
; -32.432 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.067      ; 49.131     ;
; -32.421 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 49.143     ;
; -32.413 ; RAW2RGB:u3|rGreen[12] ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.003      ; 49.119     ;
; -32.363 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.100      ; 49.095     ;
; -32.350 ; RAW2RGB:u3|rRed[3]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.045      ; 49.098     ;
; -32.333 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.067      ; 49.032     ;
; -32.312 ; RAW2RGB:u3|rRed[1]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.045      ; 49.060     ;
; -32.304 ; RAW2RGB:u3|rRed[5]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.012      ; 49.019     ;
; -32.293 ; RAW2RGB:u3|rGreen[3]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.035      ; 49.031     ;
; -32.291 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.100      ; 49.023     ;
; -32.235 ; RAW2RGB:u3|rRed[0]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.045      ; 48.983     ;
; -32.208 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 48.930     ;
; -32.205 ; RAW2RGB:u3|rRed[4]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.012      ; 48.920     ;
; -32.190 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 48.902     ;
; -32.180 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.067      ; 48.879     ;
; -32.166 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 48.888     ;
; -32.163 ; RAW2RGB:u3|rRed[2]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.045      ; 48.911     ;
; -32.152 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 48.864     ;
; -32.144 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 48.823     ;
; -32.133 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.070      ; 48.835     ;
; -32.080 ; RAW2RGB:u3|rGreen[2]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.035      ; 48.818     ;
; -32.075 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 48.787     ;
; -32.052 ; RAW2RGB:u3|rRed[7]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.012      ; 48.767     ;
; -32.045 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.090      ; 48.767     ;
; -32.045 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 48.724     ;
; -32.038 ; RAW2RGB:u3|rGreen[1]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.035      ; 48.776     ;
; -32.031 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.067      ; 48.730     ;
; -32.003 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.080      ; 48.715     ;
; -31.920 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.070      ; 48.622     ;
; -31.917 ; RAW2RGB:u3|rGreen[4]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.035      ; 48.655     ;
; -31.903 ; RAW2RGB:u3|rRed[6]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.012      ; 48.618     ;
; -31.892 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 48.613     ;
; -31.892 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 48.571     ;
; -31.878 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.070      ; 48.580     ;
; -31.854 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 48.575     ;
; -31.846 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 48.534     ;
; -31.845 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.094      ; 48.571     ;
; -31.835 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.079      ; 48.546     ;
; -31.793 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.094      ; 48.519     ;
; -31.777 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 48.498     ;
; -31.757 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.070      ; 48.459     ;
; -31.747 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 48.435     ;
; -31.743 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 48.422     ;
; -31.717 ; RAW2RGB:u3|rGreen[5]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.039      ; 48.459     ;
; -31.714 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.094      ; 48.440     ;
; -31.705 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.089      ; 48.426     ;
; -31.665 ; RAW2RGB:u3|rGreen[6]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.039      ; 48.407     ;
; -31.622 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.079      ; 48.333     ;
; -31.594 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 48.282     ;
; -31.586 ; RAW2RGB:u3|rGreen[7]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.039      ; 48.328     ;
; -31.580 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.079      ; 48.291     ;
; -31.570 ; RAW2RGB:u3|rBlue[8]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.016      ; 48.289     ;
; -31.561 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.094      ; 48.287     ;
; -31.557 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 48.263     ;
; -31.505 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 48.211     ;
; -31.459 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.079      ; 48.170     ;
; -31.445 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.056      ; 48.133     ;
; -31.433 ; RAW2RGB:u3|rGreen[8]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.039      ; 48.175     ;
; -31.426 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 48.132     ;
; -31.364 ; RAW2RGB:u3|rBlue[9]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.016      ; 48.083     ;
; -31.273 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 47.979     ;
; -31.259 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 47.974     ;
; -31.207 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 47.922     ;
; -31.193 ; RAW2RGB:u3|rBlue[11]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.016      ; 47.912     ;
; -31.176 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.046      ; 47.854     ;
; -31.128 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 47.843     ;
; -31.108 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.046      ; 47.786     ;
+---------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'N/C'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; -4.572 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.262     ; 5.310      ;
; -4.571 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.262     ; 5.309      ;
; -4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.271     ; 5.291      ;
; -4.552 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.304      ;
; -4.541 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.293      ;
; -4.519 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.291     ; 5.228      ;
; -4.518 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.271     ; 5.247      ;
; -4.502 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.291      ;
; -4.494 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.252     ; 5.242      ;
; -4.483 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.252     ; 5.231      ;
; -4.478 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.230      ;
; -4.474 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.262     ; 5.212      ;
; -4.472 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.252     ; 5.220      ;
; -4.471 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.252     ; 5.219      ;
; -4.468 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.252     ; 5.216      ;
; -4.464 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.262     ; 5.202      ;
; -4.462 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.262     ; 5.200      ;
; -4.457 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.262     ; 5.195      ;
; -4.457 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.271     ; 5.186      ;
; -4.446 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.271     ; 5.175      ;
; -4.442 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.271     ; 5.171      ;
; -4.435 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.291     ; 5.144      ;
; -4.435 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.241     ; 5.194      ;
; -4.420 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.241     ; 5.179      ;
; -4.408 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.241     ; 5.167      ;
; -4.407 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.175      ;
; -4.404 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.241     ; 5.163      ;
; -4.403 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.252     ; 5.151      ;
; -4.403 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.171      ;
; -4.402 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.241     ; 5.161      ;
; -4.398 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.241     ; 5.157      ;
; -4.388 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.241     ; 5.147      ;
; -4.385 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.241     ; 5.144      ;
; -4.380 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.169      ;
; -4.380 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.148      ;
; -4.371 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.291     ; 5.080      ;
; -4.358 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.252     ; 5.106      ;
; -4.357 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.146      ;
; -4.357 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.271     ; 5.086      ;
; -4.355 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 5.123      ;
; -4.346 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.135      ;
; -4.344 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.133      ;
; -4.336 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.291     ; 5.045      ;
; -4.332 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.291     ; 5.041      ;
; -4.327 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 5.079      ;
; -4.315 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.262     ; 5.053      ;
; -4.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.291     ; 5.008      ;
; -4.279 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.271     ; 5.008      ;
; -4.270 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.271     ; 4.999      ;
; -4.268 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.271     ; 4.997      ;
; -4.238 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 4.990      ;
; -4.230 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.252     ; 4.978      ;
; -4.227 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 4.979      ;
; -4.222 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 4.990      ;
; -4.217 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 4.985      ;
; -4.212 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.232     ; 4.980      ;
; -4.211 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 5.000      ;
; -4.198 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.291     ; 4.907      ;
; -4.169 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 4.921      ;
; -4.161 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 4.913      ;
; -4.134 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.241     ; 4.893      ;
; -4.122 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.211     ; 4.911      ;
; -4.115 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.252     ; 4.863      ;
; -4.088 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.904      ;
; -4.083 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.899      ;
; -4.075 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.861      ;
; -4.047 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.248     ; 4.799      ;
; -3.881 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.667      ;
; -3.860 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.646      ;
; -3.855 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.641      ;
; -3.853 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.639      ;
; -3.851 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.637      ;
; -3.846 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.632      ;
; -3.839 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.625      ;
; -3.839 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.625      ;
; -3.837 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.623      ;
; -3.836 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.622      ;
; -3.820 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.606      ;
; -3.805 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.621      ;
; -3.799 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.615      ;
; -3.786 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.602      ;
; -3.785 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.571      ;
; -3.784 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.600      ;
; -3.780 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.596      ;
; -3.776 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.592      ;
; -3.775 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.561      ;
; -3.774 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.590      ;
; -3.772 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.588      ;
; -3.771 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.587      ;
; -3.656 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.472      ;
; -3.538 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.354      ;
; -3.526 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.342      ;
; -3.359 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.175      ;
; -3.309 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.095      ;
; -3.306 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.214     ; 4.092      ;
; -3.299 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.184     ; 4.115      ;
; -1.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.089     ; 2.521      ;
; -1.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.089     ; 2.521      ;
; -1.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.089     ; 2.521      ;
; -1.604 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.083     ; 2.521      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.330 ; DRAM_DQ[30]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.025     ; 1.229      ;
; -0.317 ; DRAM_DQ[28]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.012     ; 1.229      ;
; -0.310 ; DRAM_DQ[29]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.025     ; 1.209      ;
; -0.296 ; DRAM_DQ[4]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[4]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.019      ; 1.239      ;
; -0.296 ; DRAM_DQ[3]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[3]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.019      ; 1.239      ;
; -0.296 ; DRAM_DQ[24]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.009      ; 1.229      ;
; -0.296 ; DRAM_DQ[25]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.009      ; 1.229      ;
; -0.286 ; DRAM_DQ[2]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[2]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.019      ; 1.229      ;
; -0.276 ; DRAM_DQ[5]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[5]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.029      ; 1.229      ;
; -0.270 ; DRAM_DQ[22]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.219      ;
; -0.270 ; DRAM_DQ[21]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.219      ;
; -0.270 ; DRAM_DQ[19]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.219      ;
; -0.268 ; DRAM_DQ[23]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.017      ; 1.209      ;
; -0.267 ; DRAM_DQ[7]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.048      ; 1.239      ;
; -0.267 ; DRAM_DQ[6]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[6]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.048      ; 1.239      ;
; -0.262 ; DRAM_DQ[10]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.063      ; 1.249      ;
; -0.262 ; DRAM_DQ[9]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.063      ; 1.249      ;
; -0.260 ; DRAM_DQ[20]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.025      ; 1.209      ;
; -0.256 ; DRAM_DQ[14]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.069      ; 1.249      ;
; -0.256 ; DRAM_DQ[13]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.069      ; 1.249      ;
; -0.254 ; DRAM_DQ[18]                                                                                                                                                  ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.031      ; 1.209      ;
; -0.246 ; DRAM_DQ[12]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.069      ; 1.239      ;
; -0.229 ; DRAM_DQ[11]                                                                                                                                                  ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                       ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.076      ; 1.229      ;
; -0.222 ; DRAM_DQ[8]                                                                                                                                                   ; Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                        ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; 0.073      ; 1.219      ;
; 1.298  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 5.400      ;
; 1.298  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 5.400      ;
; 1.298  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 5.400      ;
; 1.499  ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.005      ; 5.208      ;
; 1.539  ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.005      ; 5.168      ;
; 1.540  ; Sdram_Control_4Port:u8|mWR                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.037      ; 5.199      ;
; 1.541  ; Sdram_Control_4Port:u8|mWR                                                                                                                                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.037      ; 5.198      ;
; 1.582  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 5.121      ;
; 1.583  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 5.120      ;
; 1.633  ; Sdram_Control_4Port:u7|ST[5]                                                                                                                                 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.005      ; 5.074      ;
; 1.641  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 5.057      ;
; 1.641  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 5.057      ;
; 1.641  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 5.057      ;
; 1.671  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 5.027      ;
; 1.671  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 5.027      ;
; 1.671  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 5.027      ;
; 1.683  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 5.036      ;
; 1.683  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 5.036      ;
; 1.683  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 5.036      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[8]                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[9]                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[11]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[17]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[18]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.699  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.008     ; 4.995      ;
; 1.719  ; Sdram_Control_4Port:u8|ST[3]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 4.997      ;
; 1.719  ; Sdram_Control_4Port:u8|ST[3]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 4.997      ;
; 1.719  ; Sdram_Control_4Port:u8|ST[3]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 4.997      ;
; 1.725  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.994      ;
; 1.725  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.994      ;
; 1.725  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.994      ;
; 1.739  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 4.959      ;
; 1.739  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 4.959      ;
; 1.739  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                               ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 4.959      ;
; 1.758  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.961      ;
; 1.758  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.961      ;
; 1.758  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.961      ;
; 1.768  ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.944      ;
; 1.768  ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.944      ;
; 1.768  ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.944      ;
; 1.768  ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.944      ;
; 1.768  ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.944      ;
; 1.770  ; Sdram_Control_4Port:u7|ST[7]                                                                                                                                 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.005      ; 4.937      ;
; 1.782  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.921      ;
; 1.783  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.920      ;
; 1.788  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.915      ;
; 1.789  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.914      ;
; 1.795  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.908      ;
; 1.796  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.907      ;
; 1.798  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.921      ;
; 1.798  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.921      ;
; 1.798  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.921      ;
; 1.808  ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.904      ;
; 1.808  ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.904      ;
; 1.808  ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.904      ;
; 1.808  ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.904      ;
; 1.808  ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.010      ; 4.904      ;
; 1.826  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.877      ;
; 1.827  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.001      ; 4.876      ;
; 1.834  ; Sdram_Control_4Port:u8|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 4.882      ;
; 1.834  ; Sdram_Control_4Port:u8|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 4.882      ;
; 1.834  ; Sdram_Control_4Port:u8|ST[9]                                                                                                                                 ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 4.882      ;
; 1.857  ; Sdram_Control_4Port:u8|mWR                                                                                                                                   ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.024      ; 4.869      ;
; 1.857  ; Sdram_Control_4Port:u8|mWR                                                                                                                                   ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.024      ; 4.869      ;
; 1.857  ; Sdram_Control_4Port:u8|mWR                                                                                                                                   ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.024      ; 4.869      ;
; 1.868  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 4.830      ;
; 1.868  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 4.830      ;
; 1.868  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                               ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.004     ; 4.830      ;
; 1.870  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.849      ;
; 1.870  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.017      ; 4.849      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'iCLK_50'                                                                                                                                                              ;
+--------+---------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.374 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 5.662      ;
; 15.523 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.686      ; 5.199      ;
; 15.564 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.686      ; 5.158      ;
; 15.621 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.686      ; 5.101      ;
; 15.657 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.686      ; 5.065      ;
; 15.691 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.686      ; 5.031      ;
; 15.789 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.686      ; 4.933      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[7]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[8]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[9]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[10]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[11]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[12]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[13]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[14]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[15]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.798 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[2]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.251      ;
; 15.800 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.686      ; 4.922      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[7]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[8]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[9]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[10]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[11]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[12]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[13]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[14]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[15]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.828 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[2]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.221      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[12]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[13]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[14]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[15]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[16]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[17]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[18]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[19]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[20]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[21]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[22]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.868 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[23]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.168      ;
; 15.897 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[0]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[7]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[8]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[9]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[10]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[11]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[12]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[13]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[14]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[15]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.903 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[2]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.152      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[12]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[13]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[14]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[15]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[16]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[17]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[18]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[19]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[20]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[21]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[22]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.907 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[23]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 4.129      ;
; 15.927 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[0]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.122      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[7]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[8]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[9]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[10]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[11]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[12]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[13]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[14]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[15]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.945 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[2]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.013      ; 4.104      ;
; 15.965 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.686      ; 4.757      ;
; 15.981 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.074      ;
; 15.981 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.074      ;
; 15.981 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.074      ;
; 15.981 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.074      ;
; 15.981 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.019      ; 4.074      ;
+--------+---------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                               ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 20.044 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 10.001     ;
; 20.047 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.998      ;
; 20.092 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.953      ;
; 20.095 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.950      ;
; 20.115 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.930      ;
; 20.118 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.927      ;
; 20.255 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.790      ;
; 20.258 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.787      ;
; 20.336 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.709      ;
; 20.339 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.706      ;
; 20.360 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.686      ;
; 20.361 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.685      ;
; 20.399 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.646      ;
; 20.402 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.643      ;
; 20.408 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.638      ;
; 20.409 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.637      ;
; 20.431 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.615      ;
; 20.432 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.614      ;
; 20.471 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.574      ;
; 20.474 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.571      ;
; 20.479 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.566      ;
; 20.482 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.563      ;
; 20.489 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 9.543      ;
; 20.492 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 9.540      ;
; 20.537 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.508      ;
; 20.538 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 9.494      ;
; 20.540 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.505      ;
; 20.541 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 9.491      ;
; 20.571 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.475      ;
; 20.572 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.474      ;
; 20.601 ; touch_tcon:u10|x_cnt[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.444      ;
; 20.604 ; touch_tcon:u10|x_cnt[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.009      ; 9.441      ;
; 20.625 ; touch_tcon:u10|y_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 9.407      ;
; 20.628 ; touch_tcon:u10|y_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 9.404      ;
; 20.652 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.394      ;
; 20.653 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.393      ;
; 20.715 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.331      ;
; 20.716 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.330      ;
; 20.752 ; touch_tcon:u10|y_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 9.280      ;
; 20.755 ; touch_tcon:u10|y_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 9.277      ;
; 20.787 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.259      ;
; 20.788 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.258      ;
; 20.795 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.251      ;
; 20.796 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.250      ;
; 20.805 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 9.228      ;
; 20.806 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 9.227      ;
; 20.853 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.193      ;
; 20.854 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.192      ;
; 20.854 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 9.179      ;
; 20.855 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 9.178      ;
; 20.868 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.011      ; 9.179      ;
; 20.916 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.011      ; 9.131      ;
; 20.917 ; touch_tcon:u10|x_cnt[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.129      ;
; 20.918 ; touch_tcon:u10|x_cnt[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.128      ;
; 20.930 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.116      ;
; 20.931 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.115      ;
; 20.939 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.011      ; 9.108      ;
; 20.941 ; touch_tcon:u10|y_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 9.092      ;
; 20.942 ; touch_tcon:u10|y_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 9.091      ;
; 20.978 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.068      ;
; 20.979 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.067      ;
; 21.001 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.045      ;
; 21.002 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 9.044      ;
; 21.068 ; touch_tcon:u10|y_cnt[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 8.965      ;
; 21.069 ; touch_tcon:u10|y_cnt[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 8.964      ;
; 21.079 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.011      ; 8.968      ;
; 21.141 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.905      ;
; 21.142 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.904      ;
; 21.160 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.011      ; 8.887      ;
; 21.200 ; touch_tcon:u10|y_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 8.832      ;
; 21.203 ; touch_tcon:u10|y_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 8.829      ;
; 21.222 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.824      ;
; 21.223 ; touch_tcon:u10|y_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 8.809      ;
; 21.223 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.011      ; 8.824      ;
; 21.223 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.823      ;
; 21.225 ; touch_tcon:u10|y_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 8.807      ;
; 21.226 ; touch_tcon:u10|y_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 8.806      ;
; 21.228 ; touch_tcon:u10|y_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 8.804      ;
; 21.244 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.802      ;
; 21.285 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.761      ;
; 21.286 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.760      ;
; 21.292 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.754      ;
; 21.295 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.011      ; 8.752      ;
; 21.303 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.011      ; 8.744      ;
; 21.309 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.737      ;
; 21.313 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.002     ; 8.721      ;
; 21.315 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.731      ;
; 21.357 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.689      ;
; 21.357 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.689      ;
; 21.358 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.688      ;
; 21.361 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.011      ; 8.686      ;
; 21.362 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.002     ; 8.672      ;
; 21.365 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.681      ;
; 21.366 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.680      ;
; 21.375 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 8.658      ;
; 21.376 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.003     ; 8.657      ;
; 21.380 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.666      ;
; 21.401 ; touch_tcon:u10|y_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 8.631      ;
; 21.404 ; touch_tcon:u10|y_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; -0.004     ; 8.628      ;
; 21.423 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.010      ; 8.623      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'iCLK_50'                                                                                                                                                                       ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.063 ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.144      ; 1.347      ;
; 0.391  ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[0]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Reset_Delay:u1|oRST_2                                   ; Reset_Delay:u1|oRST_2                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; rClk[0]                                                 ; rClk[0]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.657      ;
; 0.442  ; Reset_Delay:u1|Cont[23]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.144      ; 1.852      ;
; 0.525  ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.792      ;
; 0.528  ; Reset_Delay:u1|Cont[22]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.144      ; 1.938      ;
; 0.530  ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.797      ;
; 0.535  ; Reset_Delay:u1|Cont[23]                                 ; Reset_Delay:u1|Cont[23]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.801      ;
; 0.788  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; Reset_Delay:u1|Cont[12]                                 ; Reset_Delay:u1|Cont[12]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.062      ;
; 0.796  ; I2C_CCD_Config:u9|combo_cnt[12]                         ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.062      ;
; 0.798  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.064      ;
; 0.800  ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.066      ;
; 0.800  ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; I2C_CCD_Config:u9|senosr_exposure[11]                   ; I2C_CCD_Config:u9|senosr_exposure[11]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; Reset_Delay:u1|Cont[3]                                  ; Reset_Delay:u1|Cont[3]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; I2C_CCD_Config:u9|senosr_exposure[14]                   ; I2C_CCD_Config:u9|senosr_exposure[14]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.068      ;
; 0.804  ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[13]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.070      ;
; 0.805  ; I2C_CCD_Config:u9|combo_cnt[5]                          ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; I2C_CCD_Config:u9|combo_cnt[7]                          ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.072      ;
; 0.808  ; Reset_Delay:u1|Cont[5]                                  ; Reset_Delay:u1|Cont[5]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.074      ;
; 0.809  ; Reset_Delay:u1|Cont[7]                                  ; Reset_Delay:u1|Cont[7]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|Cont[21]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; Reset_Delay:u1|Cont[9]                                  ; Reset_Delay:u1|Cont[9]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; Reset_Delay:u1|Cont[10]                                 ; Reset_Delay:u1|Cont[10]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; I2C_CCD_Config:u9|combo_cnt[0]                          ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; I2C_CCD_Config:u9|combo_cnt[3]                          ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; I2C_CCD_Config:u9|combo_cnt[9]                          ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; I2C_CCD_Config:u9|combo_cnt[10]                         ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.076      ;
; 0.811  ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.077      ;
; 0.813  ; Reset_Delay:u1|Cont[14]                                 ; Reset_Delay:u1|Cont[14]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; I2C_CCD_Config:u9|combo_cnt[21]                         ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; Reset_Delay:u1|Cont[11]                                 ; Reset_Delay:u1|Cont[11]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; Reset_Delay:u1|Cont[16]                                 ; Reset_Delay:u1|Cont[16]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; I2C_CCD_Config:u9|combo_cnt[16]                         ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; I2C_CCD_Config:u9|combo_cnt[19]                         ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; I2C_CCD_Config:u9|combo_cnt[23]                         ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; Reset_Delay:u1|Cont[19]                                 ; Reset_Delay:u1|Cont[19]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.081      ;
; 0.828  ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.094      ;
; 0.832  ; Reset_Delay:u1|Cont[20]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.144      ; 2.242      ;
; 0.835  ; Reset_Delay:u1|Cont[20]                                 ; Reset_Delay:u1|Cont[20]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; Reset_Delay:u1|Cont[22]                                 ; Reset_Delay:u1|Cont[22]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; I2C_CCD_Config:u9|senosr_exposure[8]                    ; I2C_CCD_Config:u9|senosr_exposure[8]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.101      ;
; 0.838  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; I2C_CCD_Config:u9|combo_cnt[20]                         ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; Reset_Delay:u1|Cont[2]                                  ; Reset_Delay:u1|Cont[2]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; I2C_CCD_Config:u9|combo_cnt[1]                          ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; I2C_CCD_Config:u9|combo_cnt[2]                          ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; I2C_CCD_Config:u9|combo_cnt[22]                         ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; Reset_Delay:u1|Cont[1]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.108      ;
; 0.844  ; Reset_Delay:u1|Cont[4]                                  ; Reset_Delay:u1|Cont[4]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.110      ;
; 0.844  ; I2C_CCD_Config:u9|combo_cnt[4]                          ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; Reset_Delay:u1|Cont[6]                                  ; Reset_Delay:u1|Cont[6]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[15]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; Reset_Delay:u1|Cont[8]                                  ; Reset_Delay:u1|Cont[8]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; Reset_Delay:u1|Cont[17]                                 ; Reset_Delay:u1|Cont[17]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; I2C_CCD_Config:u9|combo_cnt[8]                          ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; I2C_CCD_Config:u9|combo_cnt[17]                         ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; I2C_CCD_Config:u9|combo_cnt[24]                         ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; Reset_Delay:u1|Cont[18]                                 ; Reset_Delay:u1|Cont[18]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 1.113      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_Capture:u2|mSTART                                                                                                                                                                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Histo:H0|state[0]                                                                                                                                            ; Histo:H0|state[0]                                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Histo:H0|state[1]                                                                                                                                            ; Histo:H0|state[1]                                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.657      ;
; 0.518 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; RAW2RGB:u3|wData2_d1[7]                                                                                                                                      ; RAW2RGB:u3|wData2_d2[7]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.789      ;
; 0.529 ; Histo:H0|PixCount[7]                                                                                                                                         ; Histo:H0|PixCount[7]                                                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_Capture:u2|X_Cont[15]                                                                                                                                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.799      ;
; 0.536 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.805      ;
; 0.543 ; CCD_Capture:u2|Pre_FVAL                                                                                                                                      ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; CCD_Capture:u2|Pre_FVAL                                                                                                                                      ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.809      ;
; 0.555 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.821      ;
; 0.560 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.826      ;
; 0.570 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.836      ;
; 0.571 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.837      ;
; 0.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.920      ;
; 0.657 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.924      ;
; 0.658 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.924      ;
; 0.662 ; Greyscale:wine1|ogrey_checkd1[2]                                                                                                                             ; Histo:H0|addrHolding[2]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.928      ;
; 0.664 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.932      ;
; 0.666 ; Greyscale:wine1|ogrey_checkd1[8]                                                                                                                             ; Histo:H0|addrHolding[8]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; RAW2RGB:u3|wData0_d1[9]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[9]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; Greyscale:wine1|ogrey_checkd1[9]                                                                                                                             ; Histo:H0|addrHolding[9]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.934      ;
; 0.670 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; RAW2RGB:u3|wData0_d1[3]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[3]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.937      ;
; 0.672 ; RAW2RGB:u3|wData2_d1[10]                                                                                                                                     ; RAW2RGB:u3|wData2_d2[10]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.938      ;
; 0.677 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.943      ;
; 0.677 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.943      ;
; 0.678 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.944      ;
; 0.679 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.945      ;
; 0.682 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.075      ; 0.991      ;
; 0.687 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[3]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg3                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.072      ; 0.993      ;
; 0.690 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.075      ; 0.999      ;
; 0.690 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.956      ;
; 0.693 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg9                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.072      ; 0.999      ;
; 0.702 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; -0.001     ; 0.967      ;
; 0.710 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[5]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg5                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.072      ; 1.016      ;
; 0.711 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[4]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg4                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.072      ; 1.017      ;
; 0.712 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg6                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.072      ; 1.018      ;
; 0.715 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[3]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg3                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.044      ; 0.993      ;
; 0.717 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.001      ; 0.984      ;
; 0.721 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg9                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.044      ; 0.999      ;
; 0.721 ; RAW2RGB:u3|wData2_d1[9]                                                                                                                                      ; RAW2RGB:u3|rBlue[9]                                                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; -0.002     ; 0.985      ;
; 0.724 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.001      ; 0.991      ;
; 0.738 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[5]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg5                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.044      ; 1.016      ;
; 0.739 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[4]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg4                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.044      ; 1.017      ;
; 0.740 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg6                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.044      ; 1.018      ;
; 0.752 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.001      ; 1.019      ;
; 0.756 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.022      ;
; 0.795 ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.064      ;
; 0.802 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; CCD_Capture:u2|X_Cont[0]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; -0.001     ; 1.069      ;
; 0.804 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; -0.001     ; 1.069      ;
; 0.805 ; CCD_Capture:u2|Frame_Cont[1]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[1]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; CCD_Capture:u2|X_Cont[1]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; Histo:H0|PixCount[1]                                                                                                                                         ; Histo:H0|PixCount[1]                                                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CCD_Capture:u2|Frame_Cont[4]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[4]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; CCD_Capture:u2|Frame_Cont[7]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[7]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 1.072      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Read                                                                                                               ; Sdram_Control_4Port:u7|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|mWR                                                                                                                ; Sdram_Control_4Port:u8|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Read                                                                                                               ; Sdram_Control_4Port:u8|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                       ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Sdram_Control_4Port:u8|command:command1|command_delay[4]                                                                                  ; Sdram_Control_4Port:u8|command:command1|command_delay[3]                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.783      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; touch_tcon:u10|mhd                                                                                                                                          ; touch_tcon:u10|oHD                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.782      ;
; 0.521 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.793      ;
; 0.535 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.801      ;
; 0.547 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.813      ;
; 0.548 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.814      ;
; 0.548 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.814      ;
; 0.548 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.814      ;
; 0.550 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.816      ;
; 0.553 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.819      ;
; 0.651 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 0.920      ;
; 0.656 ; touch_tcon:u10|mvd                                                                                                                                          ; touch_tcon:u10|oVD                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.923      ;
; 0.657 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.923      ;
; 0.659 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.927      ;
; 0.662 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.932      ;
; 0.691 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.003      ; 0.960      ;
; 0.694 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.962      ;
; 0.697 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.963      ;
; 0.698 ; touch_tcon:u10|mden                                                                                                                                         ; touch_tcon:u10|oDEN                                                                                                                                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.965      ;
; 0.710 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.975      ;
; 0.731 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.012     ; 0.985      ;
; 0.731 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.996      ;
; 0.731 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.996      ;
; 0.732 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.999      ;
; 0.733 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.998      ;
; 0.742 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 1.007      ;
; 0.798 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.064      ;
; 0.799 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.065      ;
; 0.800 ; touch_tcon:u10|y_cnt[1]                                                                                                                                     ; touch_tcon:u10|y_cnt[1]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.066      ;
; 0.807 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.073      ;
; 0.809 ; touch_tcon:u10|y_cnt[7]                                                                                                                                     ; touch_tcon:u10|y_cnt[7]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; touch_tcon:u10|x_cnt[0]                                                                                                                                     ; touch_tcon:u10|x_cnt[0]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; touch_tcon:u10|y_cnt[4]                                                                                                                                     ; touch_tcon:u10|y_cnt[4]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; touch_tcon:u10|x_cnt[8]                                                                                                                                     ; touch_tcon:u10|x_cnt[8]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.080      ;
; 0.820 ; touch_tcon:u10|x_cnt[1]                                                                                                                                     ; touch_tcon:u10|x_cnt[1]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.086      ;
; 0.822 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.088      ;
; 0.824 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.090      ;
; 0.825 ; touch_tcon:u10|x_cnt[3]                                                                                                                                     ; touch_tcon:u10|x_cnt[3]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.091      ;
; 0.826 ; touch_tcon:u10|x_cnt[6]                                                                                                                                     ; touch_tcon:u10|x_cnt[6]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.092      ;
; 0.842 ; touch_tcon:u10|x_cnt[9]                                                                                                                                     ; touch_tcon:u10|x_cnt[9]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.108      ;
; 0.842 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.108      ;
; 0.844 ; touch_tcon:u10|x_cnt[7]                                                                                                                                     ; touch_tcon:u10|x_cnt[7]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; touch_tcon:u10|x_cnt[2]                                                                                                                                     ; touch_tcon:u10|x_cnt[2]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; touch_tcon:u10|x_cnt[4]                                                                                                                                     ; touch_tcon:u10|x_cnt[4]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.112      ;
; 0.848 ; touch_tcon:u10|y_cnt[8]                                                                                                                                     ; touch_tcon:u10|y_cnt[8]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.114      ;
; 0.849 ; touch_tcon:u10|y_cnt[6]                                                                                                                                     ; touch_tcon:u10|y_cnt[6]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.115      ;
; 0.852 ; touch_tcon:u10|y_cnt[5]                                                                                                                                     ; touch_tcon:u10|y_cnt[5]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.118      ;
; 0.857 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.123      ;
; 0.869 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.135      ;
; 0.870 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.136      ;
; 0.871 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.137      ;
; 0.876 ; touch_tcon:u10|y_cnt[9]                                                                                                                                     ; touch_tcon:u10|mvd                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.142      ;
; 0.876 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.142      ;
; 0.879 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 1.144      ;
; 0.926 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.192      ;
; 0.938 ; touch_tcon:u10|y_cnt[2]                                                                                                                                     ; touch_tcon:u10|mvd                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.204      ;
; 0.940 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.069      ; 1.243      ;
; 0.942 ; touch_tcon:u10|x_cnt[10]                                                                                                                                    ; touch_tcon:u10|x_cnt[10]                                                                                                                                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.208      ;
; 0.943 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.209      ;
; 0.945 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.068      ; 1.247      ;
; 0.947 ; touch_tcon:u10|y_cnt[2]                                                                                                                                     ; touch_tcon:u10|y_cnt[2]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.213      ;
; 0.947 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.052      ; 1.233      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'N/C'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; 2.476 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.005      ; 2.481      ;
; 2.496 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.005      ; 2.501      ;
; 2.496 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.005      ; 2.501      ;
; 2.509 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.008     ; 2.501      ;
; 2.509 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.008     ; 2.501      ;
; 2.518 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.037     ; 2.481      ;
; 2.520 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.029     ; 2.491      ;
; 2.526 ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.025     ; 2.501      ;
; 2.526 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.025     ; 2.501      ;
; 2.526 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.481      ;
; 2.530 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.029     ; 2.501      ;
; 2.530 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.029     ; 2.501      ;
; 2.532 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.051     ; 2.481      ;
; 2.536 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.491      ;
; 2.536 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.491      ;
; 2.536 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.045     ; 2.491      ;
; 2.540 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.039     ; 2.501      ;
; 2.550 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.039     ; 2.511      ;
; 2.550 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.039     ; 2.511      ;
; 2.550 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.049     ; 2.501      ;
; 2.555 ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.064     ; 2.491      ;
; 2.555 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.064     ; 2.491      ;
; 2.579 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.068     ; 2.511      ;
; 2.579 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.068     ; 2.511      ;
; 2.584 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.093     ; 2.491      ;
; 2.597 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.096     ; 2.501      ;
; 2.600 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.511      ;
; 2.604 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.083     ; 2.521      ;
; 2.604 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.083     ; 2.521      ;
; 2.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.521      ;
; 2.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.521      ;
; 2.610 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.089     ; 2.521      ;
; 4.299 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.115      ;
; 4.306 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.092      ;
; 4.309 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.095      ;
; 4.359 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.175      ;
; 4.526 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.342      ;
; 4.538 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.354      ;
; 4.656 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.472      ;
; 4.771 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.587      ;
; 4.772 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.588      ;
; 4.774 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.590      ;
; 4.775 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.561      ;
; 4.776 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.592      ;
; 4.780 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.596      ;
; 4.784 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.600      ;
; 4.785 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.571      ;
; 4.786 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.602      ;
; 4.799 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.615      ;
; 4.805 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.621      ;
; 4.820 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.606      ;
; 4.836 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.622      ;
; 4.837 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.623      ;
; 4.839 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.625      ;
; 4.839 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.625      ;
; 4.846 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.632      ;
; 4.851 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.637      ;
; 4.853 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.639      ;
; 4.855 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.641      ;
; 4.860 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.646      ;
; 4.881 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.667      ;
; 5.047 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 4.799      ;
; 5.075 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.214     ; 4.861      ;
; 5.083 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.899      ;
; 5.088 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.184     ; 4.904      ;
; 5.115 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.252     ; 4.863      ;
; 5.122 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 4.911      ;
; 5.134 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.241     ; 4.893      ;
; 5.161 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 4.913      ;
; 5.169 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 4.921      ;
; 5.198 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.291     ; 4.907      ;
; 5.211 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.000      ;
; 5.212 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.232     ; 4.980      ;
; 5.217 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.232     ; 4.985      ;
; 5.222 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.232     ; 4.990      ;
; 5.227 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 4.979      ;
; 5.230 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.252     ; 4.978      ;
; 5.238 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 4.990      ;
; 5.268 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.271     ; 4.997      ;
; 5.270 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.271     ; 4.999      ;
; 5.279 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.271     ; 5.008      ;
; 5.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.291     ; 5.008      ;
; 5.315 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.262     ; 5.053      ;
; 5.327 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.248     ; 5.079      ;
; 5.332 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.291     ; 5.041      ;
; 5.336 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.291     ; 5.045      ;
; 5.344 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.133      ;
; 5.346 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.135      ;
; 5.355 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.232     ; 5.123      ;
; 5.357 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.146      ;
; 5.357 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.271     ; 5.086      ;
; 5.358 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.252     ; 5.106      ;
; 5.371 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.291     ; 5.080      ;
; 5.380 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.211     ; 5.169      ;
; 5.380 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.232     ; 5.148      ;
; 5.385 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.241     ; 5.144      ;
; 5.388 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.241     ; 5.147      ;
; 5.398 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.241     ; 5.157      ;
; 5.402 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.241     ; 5.161      ;
; 5.403 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.252     ; 5.151      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CCD_PIXCLK'                                                                                               ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.886      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.882      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.882      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.882      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.886      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.886      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.886      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.882      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.886      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.886      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.106     ; 2.890      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[4]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.116     ; 2.880      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[5]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.116     ; 2.880      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.116     ; 2.880      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[6]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.116     ; 2.880      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[9]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.097     ; 2.899      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.108     ; 2.888      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[7]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.116     ; 2.880      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[10]    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.097     ; 2.899      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.886      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.886      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.886      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[11]    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.097     ; 2.899      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.882      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.882      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.882      ;
; -3.959 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[12]    ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.097     ; 2.899      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|oDval         ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.084     ; 2.911      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[10]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.110     ; 2.885      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.881      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[0]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.082     ; 2.913      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.109     ; 2.886      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.080     ; 2.915      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.080     ; 2.915      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.080     ; 2.915      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[1]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.136     ; 2.859      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[1]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.126     ; 2.869      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[0]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.136     ; 2.859      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.117     ; 2.878      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.107     ; 2.888      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[2]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.136     ; 2.859      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[2]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.126     ; 2.869      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[1]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.082     ; 2.913      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.107     ; 2.888      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[3]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.136     ; 2.859      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[3]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.126     ; 2.869      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[2]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.082     ; 2.913      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.881      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[4]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.126     ; 2.869      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.080     ; 2.915      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.080     ; 2.915      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[4]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.103     ; 2.892      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.107     ; 2.888      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.881      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.107     ; 2.888      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[5]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.130     ; 2.865      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.112     ; 2.883      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[5]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.103     ; 2.892      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[3]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.082     ; 2.913      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.109     ; 2.886      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[6]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.103     ; 2.892      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[6]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.130     ; 2.865      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.080     ; 2.915      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.080     ; 2.915      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.107     ; 2.888      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[7]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.130     ; 2.865      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.080     ; 2.915      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[7]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.103     ; 2.892      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.114     ; 2.881      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[8]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.130     ; 2.865      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[8]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.092     ; 2.903      ;
; -3.958 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -1.107     ; 2.888      ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 1.653 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.715      ;
; 1.653 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.715      ;
; 1.653 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.715      ;
; 1.653 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.715      ;
; 1.653 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 1.715      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 1.490      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 1.490      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 1.490      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 1.490      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 1.490      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 1.490      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 1.490      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 1.490      ;
; 1.874 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 1.490      ;
; 1.895 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.474      ;
; 1.895 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.474      ;
; 1.895 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.474      ;
; 1.895 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.474      ;
; 1.895 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.474      ;
; 1.919 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.450      ;
; 1.919 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.450      ;
; 1.919 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.450      ;
; 1.919 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.450      ;
; 1.919 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.450      ;
; 1.919 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.450      ;
; 1.919 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.450      ;
; 1.919 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.450      ;
; 1.919 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.450      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.921 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.449      ;
; 1.928 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.442      ;
; 1.928 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.442      ;
; 1.928 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.442      ;
; 1.928 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.442      ;
; 1.928 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 1.442      ;
; 2.058 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.311      ;
; 2.058 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.311      ;
; 2.058 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.311      ;
; 2.058 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.311      ;
; 2.058 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.311      ;
; 2.067 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.302      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.071 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.298      ;
; 2.072 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.297      ;
; 2.072 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.297      ;
; 2.072 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.297      ;
; 2.072 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.297      ;
; 2.072 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 1.297      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'iCLK_50'                                                                                                                      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 12.790 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; -1.104     ; 6.142      ;
; 13.802 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.033     ; 6.201      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.470 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.582      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.500 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.552      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.575 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.483      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.617 ; I2C_CCD_Config:u9|combo_cnt[14] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.016      ; 4.435      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.653 ; I2C_CCD_Config:u9|combo_cnt[6]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.405      ;
; 15.694 ; I2C_CCD_Config:u9|combo_cnt[7]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.364      ;
; 15.694 ; I2C_CCD_Config:u9|combo_cnt[7]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.364      ;
; 15.694 ; I2C_CCD_Config:u9|combo_cnt[7]  ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.022      ; 4.364      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.003      ; 1.744      ;
; 13.302 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.004      ; 1.738      ;
; 13.302 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.004      ; 1.738      ;
; 13.593 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 1.442      ;
; 13.593 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 1.442      ;
; 13.593 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 1.442      ;
; 13.593 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 1.442      ;
; 13.593 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 1.442      ;
; 13.593 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 1.442      ;
; 13.593 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 1.442      ;
; 13.593 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 1.442      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
; 13.739 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 1.297      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'iCLK_50'                                                                                                                                                    ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.522 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.086      ; 2.874      ;
; 1.797 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.086      ; 3.149      ;
; 1.927 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.639      ; 2.832      ;
; 1.987 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 3.340      ;
; 2.502 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 3.855      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.534 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 2.815      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.607 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.047     ; 2.826      ;
; 2.630 ; I2C_CCD_Config:u9|combo_cnt[20]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 3.983      ;
; 2.672 ; I2C_CCD_Config:u9|combo_cnt[1]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.031      ;
; 2.677 ; I2C_CCD_Config:u9|combo_cnt[17]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.030      ;
; 2.727 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.080      ;
; 2.764 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.117      ;
; 2.771 ; I2C_CCD_Config:u9|combo_cnt[9]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.130      ;
; 2.805 ; I2C_CCD_Config:u9|combo_cnt[0]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.164      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.809 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.015      ; 3.090      ;
; 2.810 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.163      ;
; 2.817 ; I2C_CCD_Config:u9|combo_cnt[5]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.176      ;
; 2.908 ; I2C_CCD_Config:u9|combo_cnt[8]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.267      ;
; 2.921 ; I2C_CCD_Config:u9|combo_cnt[3]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.280      ;
; 2.924 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.277      ;
; 2.952 ; I2C_CCD_Config:u9|combo_cnt[2]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.311      ;
; 2.956 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.309      ;
; 2.958 ; I2C_CCD_Config:u9|combo_cnt[4]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.317      ;
; 2.992 ; I2C_CCD_Config:u9|combo_cnt[12]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.345      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 2.999 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.281      ;
; 3.019 ; I2C_CCD_Config:u9|combo_cnt[10]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.378      ;
; 3.064 ; I2C_CCD_Config:u9|combo_cnt[7]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.423      ;
; 3.105 ; I2C_CCD_Config:u9|combo_cnt[6]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.464      ;
; 3.141 ; I2C_CCD_Config:u9|combo_cnt[14]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.494      ;
; 3.183 ; I2C_CCD_Config:u9|combo_cnt[11]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.093      ; 4.542      ;
; 3.258 ; I2C_CCD_Config:u9|combo_cnt[13]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.611      ;
; 3.288 ; I2C_CCD_Config:u9|combo_cnt[15]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 1.087      ; 4.641      ;
; 3.514 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.796      ;
; 3.514 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.796      ;
; 3.514 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.796      ;
; 3.514 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.796      ;
; 3.514 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.796      ;
; 3.514 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.796      ;
; 3.514 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.796      ;
; 3.514 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.016      ; 3.796      ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CCD_PIXCLK'                                                                                                                                                                                                                                   ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.545 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 2.852      ;
; 2.545 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 2.852      ;
; 2.545 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 2.852      ;
; 2.545 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 2.852      ;
; 2.545 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 2.852      ;
; 2.545 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 2.852      ;
; 2.545 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 2.852      ;
; 2.545 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 2.852      ;
; 2.545 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.040      ; 2.851      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.546 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.862      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 2.864      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 2.864      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 2.862      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 2.862      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 2.862      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 2.864      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.059      ; 2.872      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.059      ; 2.872      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 2.864      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.061      ; 2.874      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.059      ; 2.872      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.059      ; 2.872      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 2.864      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 2.864      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.863      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 2.864      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.863      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 2.864      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.863      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 2.863      ;
; 2.547 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 2.862      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mSTART                                                                                                                                        ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.071      ; 2.906      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Pre_FVAL                                                                                                                                      ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.057      ; 2.892      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.057      ; 2.892      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[1]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[3]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[4]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[5]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[6]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[7]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[8]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[9]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[10]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[11]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[12]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[13]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[14]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[15]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.016      ; 2.851      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[18]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[19]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[20]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[21]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[22]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[23]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[24]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[25]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[26]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[27]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[28]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[29]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[30]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.021      ; 2.856      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.057      ; 2.892      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[2]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[3]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[4]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[5]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[6]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[7]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[8]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[10]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[11]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[12]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[13]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[14]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[9]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 2.893      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 2.887      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 2.887      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[2]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 2.887      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[3]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 2.887      ;
; 2.569 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[4]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 2.887      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.297      ;
; 4.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.297      ;
; 4.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.297      ;
; 4.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.297      ;
; 4.364 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.297      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.365 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.298      ;
; 4.369 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.302      ;
; 4.378 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.311      ;
; 4.378 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.311      ;
; 4.378 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.311      ;
; 4.378 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.311      ;
; 4.378 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.311      ;
; 4.508 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.442      ;
; 4.508 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.442      ;
; 4.508 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.442      ;
; 4.508 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.442      ;
; 4.508 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.442      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.515 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 1.449      ;
; 4.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.450      ;
; 4.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.450      ;
; 4.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.450      ;
; 4.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.450      ;
; 4.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.450      ;
; 4.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.450      ;
; 4.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.450      ;
; 4.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.450      ;
; 4.517 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.450      ;
; 4.541 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.474      ;
; 4.541 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.474      ;
; 4.541 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.474      ;
; 4.541 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.474      ;
; 4.541 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 1.474      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 1.490      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 1.490      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 1.490      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 1.490      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 1.490      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 1.490      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 1.490      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 1.490      ;
; 4.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 1.490      ;
; 4.783 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.715      ;
; 4.783 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.715      ;
; 4.783 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.715      ;
; 4.783 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.715      ;
; 4.783 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 1.715      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.031 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 1.297      ;
; 16.177 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 1.442      ;
; 16.177 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 1.442      ;
; 16.177 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 1.442      ;
; 16.177 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 1.442      ;
; 16.177 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 1.442      ;
; 16.177 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 1.442      ;
; 16.177 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 1.442      ;
; 16.177 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 1.442      ;
; 16.468 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.004      ; 1.738      ;
; 16.468 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.004      ; 1.738      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
; 16.475 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.003      ; 1.744      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.889 ; 6.666        ; 2.777          ; Port Rate        ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'oDRAM0_CLK'                                             ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; 3.889 ; 6.666        ; 2.777          ; Port Rate ; oDRAM0_CLK ; Rise       ; oDRAM0_CLK ;
+-------+--------------+----------------+-----------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CCD_PIXCLK'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50_2'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_2 ; Rise       ; iCLK_50_2                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50_3'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_3 ; Rise       ; iCLK_50_3                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CCD_MCLK'                                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target         ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; CCD_MCLK ; Rise       ; GPIO_CLKOUT_N1 ;
+--------+--------------+----------------+-----------+----------+------------+----------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; -1.369 ; -1.369 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; -1.435 ; -1.435 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; -1.435 ; -1.435 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; -1.438 ; -1.438 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; -1.438 ; -1.438 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; -1.380 ; -1.380 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; -1.389 ; -1.389 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; -1.380 ; -1.380 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; -1.389 ; -1.389 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; -1.369 ; -1.369 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; -1.414 ; -1.414 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; -1.426 ; -1.426 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; -1.446 ; -1.446 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; 2.640  ; 2.640  ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; 8.973  ; 8.973  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; 8.900  ; 8.900  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; 8.973  ; 8.973  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; 4.877  ; 4.877  ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; 4.877  ; 4.877  ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; 6.232  ; 6.232  ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; 6.232  ; 6.232  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; 1.222  ; 1.222  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; 1.229  ; 1.229  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; 1.246  ; 1.246  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; 1.254  ; 1.254  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; 1.268  ; 1.268  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; 1.317  ; 1.317  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; 1.310  ; 1.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; 7.254  ; 7.254  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; 7.254  ; 7.254  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; 1.533  ; 1.533  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; 1.578  ; 1.578  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; 1.590  ; 1.590  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; -2.410 ; -2.410 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; -2.676 ; -2.676 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; -2.410 ; -2.410 ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; -6.286 ; -6.286 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; -6.286 ; -6.286 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; -6.770 ; -6.770 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; -3.073 ; -3.073 ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; -3.073 ; -3.073 ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; -4.115 ; -4.115 ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; -4.115 ; -4.115 ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; -1.058 ; -1.058 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; -1.122 ; -1.122 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; -1.112 ; -1.112 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; -1.103 ; -1.103 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; -1.103 ; -1.103 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; -1.058 ; -1.058 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; -1.098 ; -1.098 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; -1.098 ; -1.098 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; -1.065 ; -1.065 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; -1.082 ; -1.082 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; -1.092 ; -1.092 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; -1.092 ; -1.092 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; -1.090 ; -1.090 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; -1.106 ; -1.106 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; -1.096 ; -1.096 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; -1.106 ; -1.106 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; -1.106 ; -1.106 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; -1.104 ; -1.104 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; -1.132 ; -1.132 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; -1.153 ; -1.153 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; -1.146 ; -1.146 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; -1.166 ; -1.166 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; -6.873 ; -6.873 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; -6.873 ; -6.873 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 11.086 ; 11.086 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 10.978 ; 10.978 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 10.357 ; 10.357 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 11.086 ; 11.086 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 10.567 ; 10.567 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 10.816 ; 10.816 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 10.806 ; 10.806 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 11.041 ; 11.041 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 13.300 ; 13.300 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 13.300 ; 13.300 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 12.545 ; 12.545 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 12.779 ; 12.779 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 12.795 ; 12.795 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 12.970 ; 12.970 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 13.271 ; 13.271 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 13.009 ; 13.009 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 12.867 ; 12.867 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 9.569  ; 9.569  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 10.021 ; 10.021 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 9.812  ; 9.812  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 9.597  ; 9.597  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 11.977 ; 11.977 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 12.867 ; 12.867 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 12.145 ; 12.145 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 8.250  ; 8.250  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 7.322  ; 7.322  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 7.591  ; 7.591  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 7.930  ; 7.930  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 7.632  ; 7.632  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 8.250  ; 8.250  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 7.938  ; 7.938  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 7.934  ; 7.934  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 7.663  ; 7.663  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 7.347  ; 7.347  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 7.359  ; 7.359  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 7.617  ; 7.617  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 7.638  ; 7.638  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 7.627  ; 7.627  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 7.663  ; 7.663  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 7.651  ; 7.651  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 8.303  ; 8.303  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 7.868  ; 7.868  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 7.711  ; 7.711  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 7.671  ; 7.671  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 7.991  ; 7.991  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 7.875  ; 7.875  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 7.999  ; 7.999  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 8.303  ; 8.303  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 8.736  ; 8.736  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 8.597  ; 8.597  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 8.723  ; 8.723  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 8.716  ; 8.716  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 8.713  ; 8.713  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 8.723  ; 8.723  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 8.736  ; 8.736  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 8.443  ; 8.443  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 8.640  ; 8.640  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 7.974  ; 7.974  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 8.325  ; 8.325  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 8.324  ; 8.324  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 8.305  ; 8.305  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 8.000  ; 8.000  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 8.640  ; 8.640  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 8.314  ; 8.314  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 9.425  ; 9.425  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 8.350  ; 8.350  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 8.317  ; 8.317  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 8.671  ; 8.671  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 7.449  ; 7.449  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 9.425  ; 9.425  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 8.066  ; 8.066  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 8.918  ; 8.918  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 9.319  ; 9.319  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 9.289  ; 9.289  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 10.508 ; 10.508 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 10.126 ; 10.126 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 9.521  ; 9.521  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 8.952  ; 8.952  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 10.508 ; 10.508 ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 11.137 ; 11.137 ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 11.137 ; 11.137 ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 10.417 ; 10.417 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 10.417 ; 10.417 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 9.013  ; 9.013  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 6.818  ; 6.818  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 5.572  ; 5.572  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 5.471  ; 5.471  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 5.442  ; 5.442  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 5.562  ; 5.562  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 5.483  ; 5.483  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 5.468  ; 5.468  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 5.279  ; 5.279  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 5.472  ; 5.472  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 5.403  ; 5.403  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 5.518  ; 5.518  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 5.572  ; 5.572  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 5.571  ; 5.571  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 5.519  ; 5.519  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 5.462  ; 5.462  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 5.457  ; 5.457  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 5.474  ; 5.474  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 5.315  ; 5.315  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 5.552  ; 5.552  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 5.541  ; 5.541  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 5.420  ; 5.420  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 5.408  ; 5.408  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 5.398  ; 5.398  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 5.388  ; 5.388  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 5.404  ; 5.404  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 5.161  ; 5.161  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 5.478  ; 5.478  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 5.380  ; 5.380  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 5.357  ; 5.357  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 5.355  ; 5.355  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 5.403  ; 5.403  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 5.380  ; 5.380  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 5.407  ; 5.407  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 5.502  ; 5.502  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 4.906  ; 4.906  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 4.603  ; 4.603  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 4.244  ; 4.244  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 4.237  ; 4.237  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 4.572  ; 4.572  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 4.849  ; 4.849  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 4.577  ; 4.577  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 4.576  ; 4.576  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 4.541  ; 4.541  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 4.279  ; 4.279  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 4.906  ; 4.906  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 4.523  ; 4.523  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 4.876  ; 4.876  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 4.874  ; 4.874  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 4.117  ; 4.117  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 4.874  ; 4.874  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 4.507  ; 4.507  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 4.247  ; 4.247  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 4.824  ; 4.824  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 4.515  ; 4.515  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 4.543  ; 4.543  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 4.508  ; 4.508  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 4.601  ; 4.601  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 4.601  ; 4.601  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 4.584  ; 4.584  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 4.302  ; 4.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 4.308  ; 4.308  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 4.292  ; 4.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 4.299  ; 4.299  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 4.299  ; 4.299  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 4.016  ; 4.016  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 4.599  ; 4.599  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 4.325  ; 4.325  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 4.600  ; 4.600  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 4.017  ; 4.017  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 4.566  ; 4.566  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 4.566  ; 4.566  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 4.286  ; 4.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 5.425  ; 5.425  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 5.493  ; 5.493  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 5.687  ; 5.687  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 5.123  ; 5.123  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 4.565  ; 4.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 5.733  ; 5.733  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; 1.169  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; 1.169  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; 1.176  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; 1.176  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 4.878  ; 4.878  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 4.587  ; 4.587  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 4.582  ; 4.582  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 4.613  ; 4.613  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 4.566  ; 4.566  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 4.118  ; 4.118  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 4.353  ; 4.353  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 4.073  ; 4.073  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 4.264  ; 4.264  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 4.273  ; 4.273  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 4.283  ; 4.283  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 4.284  ; 4.284  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 4.284  ; 4.284  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 4.240  ; 4.240  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 4.878  ; 4.878  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 3.999  ; 3.999  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 4.859  ; 4.859  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 4.536  ; 4.536  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 4.233  ; 4.233  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 4.591  ; 4.591  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 4.240  ; 4.240  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 4.241  ; 4.241  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 3.930  ; 3.930  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 4.237  ; 4.237  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 3.926  ; 3.926  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 4.272  ; 4.272  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 5.046  ; 5.046  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 5.008  ; 5.008  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 9.869  ; 9.869  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 10.515 ; 10.515 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 9.869  ; 9.869  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 10.597 ; 10.597 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 10.078 ; 10.078 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 10.344 ; 10.344 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 10.313 ; 10.313 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 10.546 ; 10.546 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 10.070 ; 10.070 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 10.825 ; 10.825 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 10.070 ; 10.070 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 10.329 ; 10.329 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 10.320 ; 10.320 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 10.495 ; 10.495 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 10.797 ; 10.797 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 10.530 ; 10.530 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 9.288  ; 9.288  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 9.288  ; 9.288  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 9.740  ; 9.740  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 9.530  ; 9.530  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 9.317  ; 9.317  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 11.695 ; 11.695 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 12.586 ; 12.586 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 11.863 ; 11.863 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 6.815  ; 6.815  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 6.815  ; 6.815  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 7.084  ; 7.084  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 7.448  ; 7.448  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 7.125  ; 7.125  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 7.743  ; 7.743  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 7.432  ; 7.432  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 7.427  ; 7.427  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 6.933  ; 6.933  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 6.933  ; 6.933  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 6.943  ; 6.943  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 7.200  ; 7.200  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 7.222  ; 7.222  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 7.210  ; 7.210  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 7.246  ; 7.246  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 7.236  ; 7.236  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 7.328  ; 7.328  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 7.500  ; 7.500  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 7.340  ; 7.340  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 7.328  ; 7.328  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 7.624  ; 7.624  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 7.505  ; 7.505  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 7.631  ; 7.631  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 7.933  ; 7.933  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 8.159  ; 8.159  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 8.313  ; 8.313  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 8.438  ; 8.438  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 8.430  ; 8.430  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 8.433  ; 8.433  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 8.443  ; 8.443  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 8.451  ; 8.451  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 8.159  ; 8.159  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 7.491  ; 7.491  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 7.491  ; 7.491  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 7.810  ; 7.810  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 7.809  ; 7.809  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 7.792  ; 7.792  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 7.510  ; 7.510  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 8.125  ; 8.125  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 7.802  ; 7.802  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 7.449  ; 7.449  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 8.350  ; 8.350  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 8.317  ; 8.317  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 8.671  ; 8.671  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 7.449  ; 7.449  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 9.425  ; 9.425  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 8.066  ; 8.066  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 8.918  ; 8.918  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 9.319  ; 9.319  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 9.289  ; 9.289  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 8.952  ; 8.952  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 10.126 ; 10.126 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 9.521  ; 9.521  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 8.952  ; 8.952  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 10.043 ; 10.043 ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 11.137 ; 11.137 ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 11.137 ; 11.137 ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 9.013  ; 9.013  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 10.417 ; 10.417 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 9.013  ; 9.013  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 6.818  ; 6.818  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 2.476  ; 2.476  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 2.540  ; 2.540  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 2.550  ; 2.550  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 2.550  ; 2.550  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 2.550  ; 2.550  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 2.579  ; 2.579  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 2.579  ; 2.579  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 2.584  ; 2.584  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 2.604  ; 2.604  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 2.604  ; 2.604  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 2.597  ; 2.597  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 2.600  ; 2.600  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 2.610  ; 2.610  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 2.610  ; 2.610  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 2.610  ; 2.610  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 2.555  ; 2.555  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 2.555  ; 2.555  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 2.532  ; 2.532  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 2.536  ; 2.536  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 2.526  ; 2.526  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 2.536  ; 2.536  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 2.536  ; 2.536  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 2.518  ; 2.518  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 2.530  ; 2.530  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 2.530  ; 2.530  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 2.520  ; 2.520  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 2.509  ; 2.509  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 2.509  ; 2.509  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 2.476  ; 2.476  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 2.496  ; 2.496  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 2.496  ; 2.496  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 4.237  ; 4.237  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 4.603  ; 4.603  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 4.244  ; 4.244  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 4.237  ; 4.237  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 4.572  ; 4.572  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 4.849  ; 4.849  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 4.577  ; 4.577  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 4.576  ; 4.576  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 4.541  ; 4.541  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 4.279  ; 4.279  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 4.906  ; 4.906  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 4.523  ; 4.523  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 4.876  ; 4.876  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 4.117  ; 4.117  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 4.117  ; 4.117  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 4.874  ; 4.874  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 4.507  ; 4.507  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 4.247  ; 4.247  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 4.824  ; 4.824  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 4.515  ; 4.515  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 4.543  ; 4.543  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 4.508  ; 4.508  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 4.016  ; 4.016  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 4.601  ; 4.601  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 4.584  ; 4.584  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 4.302  ; 4.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 4.308  ; 4.308  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 4.292  ; 4.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 4.299  ; 4.299  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 4.299  ; 4.299  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 4.016  ; 4.016  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 4.599  ; 4.599  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 4.325  ; 4.325  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 4.600  ; 4.600  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 4.017  ; 4.017  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 4.286  ; 4.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 4.566  ; 4.566  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 4.286  ; 4.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 5.425  ; 5.425  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 5.493  ; 5.493  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 5.687  ; 5.687  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 5.123  ; 5.123  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 4.565  ; 4.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 5.733  ; 5.733  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; 1.169  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; 1.169  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; 1.176  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; 1.176  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 3.926  ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 4.587  ; 4.587  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 4.582  ; 4.582  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 4.613  ; 4.613  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 4.566  ; 4.566  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 4.118  ; 4.118  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 4.353  ; 4.353  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 4.073  ; 4.073  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 4.264  ; 4.264  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 4.273  ; 4.273  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 4.283  ; 4.283  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 4.284  ; 4.284  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 4.284  ; 4.284  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 4.240  ; 4.240  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 4.878  ; 4.878  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 3.999  ; 3.999  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 4.859  ; 4.859  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 4.536  ; 4.536  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 4.233  ; 4.233  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 4.591  ; 4.591  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 4.240  ; 4.240  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 4.241  ; 4.241  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 3.930  ; 3.930  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 4.237  ; 4.237  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 3.926  ; 3.926  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 4.272  ; 4.272  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 5.046  ; 5.046  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 5.008  ; 5.008  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.567 ;    ;    ; 8.567 ;
; iUART_RXD  ; oUART_TXD   ; 8.893 ;    ;    ; 8.893 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.567 ;    ;    ; 8.567 ;
; iUART_RXD  ; oUART_TXD   ; 8.893 ;    ;    ; 8.893 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------+
; Fast Model Setup Summary                                            ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; -6.293 ; -51.099       ;
; N/C                                        ; -1.847 ; -56.895       ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.142  ; 0.000         ;
; iCLK_50                                    ; 17.373 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 25.323 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast Model Hold Summary                                            ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; iCLK_50                                    ; 0.088 ; 0.000         ;
; CCD_PIXCLK                                 ; 0.215 ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.215 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 0.215 ; 0.000         ;
; N/C                                        ; 1.240 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast Model Recovery Summary                                         ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; CCD_PIXCLK                                 ; -2.122 ; -517.373      ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 2.431  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 14.095 ; 0.000         ;
; iCLK_50                                    ; 16.554 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Removal Summary                                          ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; iCLK_50                                    ; 0.920  ; 0.000         ;
; CCD_PIXCLK                                 ; 1.564  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.914  ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 15.580 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.953  ; 0.000         ;
; sdram_pll:u6|altpll:altpll_component|_clk1 ; 3.333  ; 0.000         ;
; oDRAM0_CLK                                 ; 3.889  ; 0.000         ;
; CCD_PIXCLK                                 ; 5.953  ; 0.000         ;
; iCLK_50                                    ; 9.000  ; 0.000         ;
; iCLK_50_2                                  ; 10.000 ; 0.000         ;
; iCLK_50_3                                  ; 10.000 ; 0.000         ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; 12.873 ; 0.000         ;
; CCD_MCLK                                   ; 37.223 ; 0.000         ;
+--------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.293 ; RAW2RGB:u3|rGreen[3]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.033      ; 23.025     ;
; -6.291 ; RAW2RGB:u3|rRed[3]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.042      ; 23.032     ;
; -6.280 ; RAW2RGB:u3|rRed[1]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.042      ; 23.021     ;
; -6.276 ; RAW2RGB:u3|rRed[5]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.006      ; 22.981     ;
; -6.249 ; RAW2RGB:u3|rRed[4]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.006      ; 22.954     ;
; -6.244 ; RAW2RGB:u3|rRed[0]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.042      ; 22.985     ;
; -6.204 ; RAW2RGB:u3|rRed[2]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.042      ; 22.945     ;
; -6.184 ; RAW2RGB:u3|rGreen[2]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.033      ; 22.916     ;
; -6.173 ; RAW2RGB:u3|rGreen[1]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.033      ; 22.905     ;
; -6.165 ; RAW2RGB:u3|rRed[7]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.006      ; 22.870     ;
; -6.125 ; RAW2RGB:u3|rGreen[4]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.033      ; 22.857     ;
; -6.112 ; RAW2RGB:u3|rRed[6]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.006      ; 22.817     ;
; -6.048 ; RAW2RGB:u3|rGreen[5]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.036      ; 22.783     ;
; -6.009 ; RAW2RGB:u3|rGreen[6]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.036      ; 22.744     ;
; -5.963 ; RAW2RGB:u3|rGreen[7]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.036      ; 22.698     ;
; -5.900 ; RAW2RGB:u3|rGreen[8]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.036      ; 22.635     ;
; -5.843 ; RAW2RGB:u3|rBlue[3]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.014     ; 22.528     ;
; -5.812 ; RAW2RGB:u3|rBlue[1]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.014     ; 22.497     ;
; -5.808 ; RAW2RGB:u3|rBlue[0]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.014     ; 22.493     ;
; -5.754 ; RAW2RGB:u3|rBlue[2]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.014     ; 22.439     ;
; -5.721 ; RAW2RGB:u3|rBlue[6]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.022      ; 22.442     ;
; -5.671 ; RAW2RGB:u3|rBlue[4]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.022      ; 22.392     ;
; -5.631 ; RAW2RGB:u3|rBlue[5]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.022      ; 22.352     ;
; -5.572 ; RAW2RGB:u3|rBlue[7]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.022      ; 22.293     ;
; -5.474 ; RAW2RGB:u3|rRed[11]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.003     ; 22.170     ;
; -5.448 ; RAW2RGB:u3|rRed[9]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.003     ; 22.144     ;
; -5.443 ; RAW2RGB:u3|rRed[10]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.003     ; 22.139     ;
; -5.391 ; RAW2RGB:u3|rRed[8]    ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.003     ; 22.087     ;
; -5.325 ; RAW2RGB:u3|rGreen[9]  ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.000      ; 22.024     ;
; -5.285 ; RAW2RGB:u3|rGreen[10] ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.000      ; 21.984     ;
; -5.247 ; RAW2RGB:u3|rGreen[11] ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.000      ; 21.946     ;
; -5.226 ; RAW2RGB:u3|rGreen[12] ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.000      ; 21.925     ;
; -5.221 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 21.972     ;
; -5.219 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.094      ; 21.979     ;
; -5.208 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.094      ; 21.968     ;
; -5.204 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.058      ; 21.928     ;
; -5.177 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.058      ; 21.901     ;
; -5.172 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.094      ; 21.932     ;
; -5.145 ; RAW2RGB:u3|rGreen[3]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.035      ; 21.879     ;
; -5.143 ; RAW2RGB:u3|rRed[3]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.044      ; 21.886     ;
; -5.132 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.094      ; 21.892     ;
; -5.132 ; RAW2RGB:u3|rRed[1]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.044      ; 21.875     ;
; -5.128 ; RAW2RGB:u3|rRed[5]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.008      ; 21.835     ;
; -5.112 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 21.863     ;
; -5.101 ; RAW2RGB:u3|rRed[4]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.008      ; 21.808     ;
; -5.101 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 21.852     ;
; -5.096 ; RAW2RGB:u3|rRed[0]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.044      ; 21.839     ;
; -5.093 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.058      ; 21.817     ;
; -5.086 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 21.817     ;
; -5.084 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 21.824     ;
; -5.073 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 21.813     ;
; -5.069 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.773     ;
; -5.056 ; RAW2RGB:u3|rRed[2]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.044      ; 21.799     ;
; -5.053 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.085      ; 21.804     ;
; -5.042 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.746     ;
; -5.040 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.058      ; 21.764     ;
; -5.037 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 21.777     ;
; -5.036 ; RAW2RGB:u3|rGreen[2]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.035      ; 21.770     ;
; -5.025 ; RAW2RGB:u3|rGreen[1]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.035      ; 21.759     ;
; -5.017 ; RAW2RGB:u3|rRed[7]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.008      ; 21.724     ;
; -4.997 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 21.737     ;
; -4.977 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 21.708     ;
; -4.977 ; RAW2RGB:u3|rGreen[4]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.035      ; 21.711     ;
; -4.976 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.088      ; 21.730     ;
; -4.966 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 21.697     ;
; -4.964 ; RAW2RGB:u3|rRed[6]    ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.008      ; 21.671     ;
; -4.958 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.662     ;
; -4.942 ; RAW2RGB:u3|rGreen[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 21.682     ;
; -4.940 ; RAW2RGB:u3|rRed[3]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 21.689     ;
; -4.937 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.088      ; 21.691     ;
; -4.929 ; RAW2RGB:u3|rRed[1]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 21.678     ;
; -4.925 ; RAW2RGB:u3|rRed[5]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 21.638     ;
; -4.918 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.065      ; 21.649     ;
; -4.905 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.609     ;
; -4.900 ; RAW2RGB:u3|rGreen[5]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.637     ;
; -4.898 ; RAW2RGB:u3|rRed[4]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 21.611     ;
; -4.893 ; RAW2RGB:u3|rRed[0]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 21.642     ;
; -4.891 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.088      ; 21.645     ;
; -4.861 ; RAW2RGB:u3|rGreen[6]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.598     ;
; -4.853 ; RAW2RGB:u3|rRed[2]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.083      ; 21.602     ;
; -4.850 ; RAW2RGB:u3|rBlue[8]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.018      ; 21.567     ;
; -4.841 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.068      ; 21.575     ;
; -4.833 ; RAW2RGB:u3|rGreen[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 21.573     ;
; -4.828 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.088      ; 21.582     ;
; -4.822 ; RAW2RGB:u3|rGreen[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 21.562     ;
; -4.815 ; RAW2RGB:u3|rGreen[7]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.552     ;
; -4.814 ; RAW2RGB:u3|rRed[7]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 21.527     ;
; -4.802 ; RAW2RGB:u3|rGreen[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.068      ; 21.536     ;
; -4.774 ; RAW2RGB:u3|rGreen[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.074      ; 21.514     ;
; -4.771 ; RAW2RGB:u3|rBlue[3]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.475     ;
; -4.761 ; RAW2RGB:u3|rRed[6]    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.047      ; 21.474     ;
; -4.756 ; RAW2RGB:u3|rGreen[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.068      ; 21.490     ;
; -4.752 ; RAW2RGB:u3|rGreen[8]  ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.489     ;
; -4.745 ; RAW2RGB:u3|rBlue[9]   ; Greyscale:wine1|ogrey_checkd1[0]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.018      ; 21.462     ;
; -4.740 ; RAW2RGB:u3|rBlue[1]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.444     ;
; -4.736 ; RAW2RGB:u3|rBlue[0]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.440     ;
; -4.697 ; RAW2RGB:u3|rGreen[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.077      ; 21.440     ;
; -4.695 ; RAW2RGB:u3|rBlue[3]   ; Greyscale:wine1|ogrey_checkd1[1]                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; -0.012     ; 21.382     ;
; -4.693 ; RAW2RGB:u3|rGreen[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.068      ; 21.427     ;
; -4.682 ; RAW2RGB:u3|rBlue[2]   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 16.667       ; 0.038      ; 21.386     ;
+--------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'N/C'                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.847 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.170     ; 2.677      ;
; -1.846 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.161     ; 2.685      ;
; -1.845 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.170     ; 2.675      ;
; -1.840 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.197     ; 2.643      ;
; -1.839 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.178     ; 2.661      ;
; -1.837 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.178     ; 2.659      ;
; -1.826 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.669      ;
; -1.823 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.170     ; 2.653      ;
; -1.817 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.660      ;
; -1.815 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.170     ; 2.645      ;
; -1.814 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.657      ;
; -1.809 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.197     ; 2.612      ;
; -1.806 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.170     ; 2.636      ;
; -1.803 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.161     ; 2.642      ;
; -1.803 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.170     ; 2.633      ;
; -1.802 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.161     ; 2.641      ;
; -1.801 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.178     ; 2.623      ;
; -1.797 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.161     ; 2.636      ;
; -1.797 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.178     ; 2.619      ;
; -1.795 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.161     ; 2.634      ;
; -1.793 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.150     ; 2.643      ;
; -1.791 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.150     ; 2.641      ;
; -1.790 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.178     ; 2.612      ;
; -1.781 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.197     ; 2.584      ;
; -1.775 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.653      ;
; -1.773 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.150     ; 2.623      ;
; -1.763 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.178     ; 2.585      ;
; -1.761 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.170     ; 2.591      ;
; -1.760 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.161     ; 2.599      ;
; -1.756 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.615      ;
; -1.754 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.150     ; 2.604      ;
; -1.751 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.197     ; 2.554      ;
; -1.750 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.609      ;
; -1.746 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.150     ; 2.596      ;
; -1.745 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.150     ; 2.595      ;
; -1.745 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.197     ; 2.548      ;
; -1.742 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.161     ; 2.581      ;
; -1.739 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.150     ; 2.589      ;
; -1.737 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.150     ; 2.587      ;
; -1.735 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.594      ;
; -1.732 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.591      ;
; -1.731 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.178     ; 2.553      ;
; -1.730 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.197     ; 2.533      ;
; -1.728 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.606      ;
; -1.725 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.603      ;
; -1.724 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.567      ;
; -1.723 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.178     ; 2.545      ;
; -1.723 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.197     ; 2.526      ;
; -1.714 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.592      ;
; -1.710 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.588      ;
; -1.706 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.549      ;
; -1.702 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.561      ;
; -1.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.161     ; 2.540      ;
; -1.700 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.178     ; 2.522      ;
; -1.660 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.503      ;
; -1.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.500      ;
; -1.656 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.515      ;
; -1.655 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.498      ;
; -1.647 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.141     ; 2.506      ;
; -1.643 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.521      ;
; -1.626 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.161     ; 2.465      ;
; -1.624 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.150     ; 2.474      ;
; -1.614 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.122     ; 2.492      ;
; -1.607 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.157     ; 2.450      ;
; -1.594 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.482      ;
; -1.582 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.500      ;
; -1.580 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.498      ;
; -1.507 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.395      ;
; -1.507 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.395      ;
; -1.507 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.395      ;
; -1.499 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.387      ;
; -1.488 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.376      ;
; -1.487 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.375      ;
; -1.480 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.368      ;
; -1.479 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.367      ;
; -1.479 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.367      ;
; -1.476 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.364      ;
; -1.476 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.364      ;
; -1.457 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.345      ;
; -1.452 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.340      ;
; -1.449 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.367      ;
; -1.443 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.361      ;
; -1.438 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.356      ;
; -1.432 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.350      ;
; -1.429 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.347      ;
; -1.426 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.344      ;
; -1.425 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.343      ;
; -1.421 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.339      ;
; -1.415 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.333      ;
; -1.373 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.291      ;
; -1.309 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.227      ;
; -1.300 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.218      ;
; -1.243 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.131      ;
; -1.242 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.112     ; 2.130      ;
; -1.232 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.150      ;
; -1.187 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; -0.082     ; 2.105      ;
; -0.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.013      ; 1.382      ;
; -0.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.013      ; 1.382      ;
; -0.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.013      ; 1.382      ;
; -0.363 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 1.000        ; 0.019      ; 1.382      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.142 ; DRAM_DQ[30]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[14]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.112     ; 0.711      ;
; 0.155 ; DRAM_DQ[28]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[12]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.099     ; 0.711      ;
; 0.162 ; DRAM_DQ[29]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[13]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.112     ; 0.691      ;
; 0.174 ; DRAM_DQ[4]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[4]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.070     ; 0.721      ;
; 0.174 ; DRAM_DQ[3]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[3]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.070     ; 0.721      ;
; 0.174 ; DRAM_DQ[24]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[8]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.080     ; 0.711      ;
; 0.174 ; DRAM_DQ[25]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[9]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.080     ; 0.711      ;
; 0.184 ; DRAM_DQ[2]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[2]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.070     ; 0.711      ;
; 0.194 ; DRAM_DQ[5]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[5]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.060     ; 0.711      ;
; 0.200 ; DRAM_DQ[22]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[6]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.701      ;
; 0.200 ; DRAM_DQ[21]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[5]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.701      ;
; 0.200 ; DRAM_DQ[19]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[3]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.701      ;
; 0.202 ; DRAM_DQ[7]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[7]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.042     ; 0.721      ;
; 0.202 ; DRAM_DQ[6]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[6]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.042     ; 0.721      ;
; 0.203 ; DRAM_DQ[23]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[7]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.071     ; 0.691      ;
; 0.205 ; DRAM_DQ[10]                                                                                                                                                                           ; Sdram_Control_4Port:u7|mDATAOUT[10]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.029     ; 0.731      ;
; 0.205 ; DRAM_DQ[9]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.029     ; 0.731      ;
; 0.210 ; DRAM_DQ[20]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[4]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.064     ; 0.691      ;
; 0.211 ; DRAM_DQ[14]                                                                                                                                                                           ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.023     ; 0.731      ;
; 0.211 ; DRAM_DQ[13]                                                                                                                                                                           ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.023     ; 0.731      ;
; 0.217 ; DRAM_DQ[18]                                                                                                                                                                           ; Sdram_Control_4Port:u8|mDATAOUT[2]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.057     ; 0.691      ;
; 0.221 ; DRAM_DQ[12]                                                                                                                                                                           ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.023     ; 0.721      ;
; 0.238 ; DRAM_DQ[11]                                                                                                                                                                           ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                                                    ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.016     ; 0.711      ;
; 0.245 ; DRAM_DQ[8]                                                                                                                                                                            ; Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                                                                     ; n/a                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 1.000        ; -0.019     ; 0.701      ;
; 4.165 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.530      ;
; 4.165 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.530      ;
; 4.165 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.530      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.209 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.018     ; 2.438      ;
; 4.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                                         ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.412      ;
; 4.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                                         ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.412      ;
; 4.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                                         ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.412      ;
; 4.307 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                        ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.388      ;
; 4.307 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                        ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.388      ;
; 4.307 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                                        ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.388      ;
; 4.311 ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                                          ; Sdram_Control_4Port:u7|mWR                                                                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.390      ;
; 4.317 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                        ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.378      ;
; 4.317 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                        ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.378      ;
; 4.317 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                                        ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.378      ;
; 4.323 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mWR                                                                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.003      ; 2.378      ;
; 4.328 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                                         ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.384      ;
; 4.328 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                                         ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.384      ;
; 4.328 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                                         ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.384      ;
; 4.335 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.377      ;
; 4.335 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.377      ;
; 4.335 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.377      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[8]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[9]                                                                                                                                                        ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[11]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[12]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[13]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[15]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[17]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[18]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.341 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[21]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.006     ; 2.351      ;
; 4.343 ; Sdram_Control_4Port:u8|ST[3]                                                                                                                                                          ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.013      ; 2.368      ;
; 4.343 ; Sdram_Control_4Port:u8|ST[3]                                                                                                                                                          ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.013      ; 2.368      ;
; 4.343 ; Sdram_Control_4Port:u8|ST[3]                                                                                                                                                          ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.013      ; 2.368      ;
; 4.352 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.360      ;
; 4.352 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.360      ;
; 4.352 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                                         ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.014      ; 2.360      ;
; 4.357 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[19]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.338      ;
; 4.357 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[22]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.338      ;
; 4.357 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                                        ; Sdram_Control_4Port:u8|mADDR[20]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; -0.003     ; 2.338      ;
; 4.364 ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.343      ;
; 4.364 ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.343      ;
; 4.364 ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.343      ;
; 4.364 ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.343      ;
; 4.364 ; Sdram_Control_4Port:u7|ST[9]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.343      ;
; 4.376 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.331      ;
; 4.376 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.331      ;
; 4.376 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.331      ;
; 4.376 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.331      ;
; 4.376 ; Sdram_Control_4Port:u7|ST[6]                                                                                                                                                          ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.009      ; 2.331      ;
; 4.388 ; Sdram_Control_4Port:u8|mWR                                                                                                                                                            ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 6.666        ; 0.038      ; 2.348      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'iCLK_50'                                                                                                                                                              ;
+--------+---------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.373 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 2.659      ;
; 17.848 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.197      ; 2.381      ;
; 17.860 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.197      ; 2.369      ;
; 17.923 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.197      ; 2.306      ;
; 17.930 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.197      ; 2.299      ;
; 17.945 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.197      ; 2.284      ;
; 17.983 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.197      ; 2.246      ;
; 18.005 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.197      ; 2.224      ;
; 18.035 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.197      ; 2.194      ;
; 18.040 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.197      ; 2.189      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[7]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[8]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[9]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[10]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[11]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[12]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[13]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[14]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[15]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.041 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|senosr_exposure[2]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 2.002      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[7]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[8]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[9]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[10]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[11]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[12]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[13]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[14]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[15]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.053 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|senosr_exposure[2]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.990      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[12]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[13]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[14]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[15]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[16]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[17]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[18]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[19]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[20]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[21]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[22]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.066 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[23]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.966      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[7]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[8]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[9]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[10]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[11]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[12]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[13]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[14]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[15]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.076 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|senosr_exposure[2]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.973      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[12]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[13]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[14]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[15]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[16]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[17]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[18]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[19]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[20]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[21]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[22]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.083 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[23]                         ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.000      ; 1.949      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[7]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[8]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[9]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[10]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[11]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[12]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[13]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[14]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[15]           ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.100 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|senosr_exposure[2]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.011      ; 1.943      ;
; 18.110 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[1]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.939      ;
; 18.110 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[3]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.939      ;
; 18.110 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[4]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.939      ;
; 18.110 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[5]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.939      ;
; 18.110 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[6]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.939      ;
; 18.110 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|senosr_exposure[7]            ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.017      ; 1.939      ;
+--------+---------------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                               ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 25.323 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.721      ;
; 25.326 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.718      ;
; 25.374 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.670      ;
; 25.377 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.667      ;
; 25.380 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.664      ;
; 25.383 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.661      ;
; 25.449 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.595      ;
; 25.452 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.592      ;
; 25.457 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.587      ;
; 25.460 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.584      ;
; 25.484 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.548      ;
; 25.487 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.545      ;
; 25.502 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.542      ;
; 25.502 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.530      ;
; 25.505 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.539      ;
; 25.505 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.527      ;
; 25.518 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.526      ;
; 25.518 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.526      ;
; 25.520 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.524      ;
; 25.523 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.521      ;
; 25.535 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.509      ;
; 25.538 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.506      ;
; 25.557 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.487      ;
; 25.560 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.484      ;
; 25.568 ; touch_tcon:u10|y_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.464      ;
; 25.569 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.475      ;
; 25.569 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.475      ;
; 25.571 ; touch_tcon:u10|y_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.461      ;
; 25.572 ; touch_tcon:u10|x_cnt[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.472      ;
; 25.575 ; touch_tcon:u10|x_cnt[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.469      ;
; 25.575 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.469      ;
; 25.575 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.469      ;
; 25.619 ; touch_tcon:u10|y_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.413      ;
; 25.622 ; touch_tcon:u10|y_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.410      ;
; 25.644 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.400      ;
; 25.644 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.400      ;
; 25.652 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.392      ;
; 25.652 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.392      ;
; 25.679 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.353      ;
; 25.679 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.353      ;
; 25.697 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.347      ;
; 25.697 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.347      ;
; 25.697 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.335      ;
; 25.697 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.335      ;
; 25.715 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.330      ;
; 25.715 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.330      ;
; 25.715 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.329      ;
; 25.715 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.329      ;
; 25.730 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.314      ;
; 25.730 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.314      ;
; 25.741 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.304      ;
; 25.752 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.292      ;
; 25.752 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.292      ;
; 25.763 ; touch_tcon:u10|y_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.269      ;
; 25.763 ; touch_tcon:u10|y_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.269      ;
; 25.766 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.279      ;
; 25.766 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.279      ;
; 25.767 ; touch_tcon:u10|x_cnt[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.277      ;
; 25.767 ; touch_tcon:u10|x_cnt[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.277      ;
; 25.772 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.273      ;
; 25.772 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.273      ;
; 25.792 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.253      ;
; 25.798 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.247      ;
; 25.814 ; touch_tcon:u10|y_cnt[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.218      ;
; 25.814 ; touch_tcon:u10|y_cnt[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.218      ;
; 25.819 ; touch_tcon:u10|y_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.213      ;
; 25.822 ; touch_tcon:u10|y_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.210      ;
; 25.831 ; touch_tcon:u10|y_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.201      ;
; 25.834 ; touch_tcon:u10|y_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.198      ;
; 25.841 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.204      ;
; 25.841 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.204      ;
; 25.848 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.197      ;
; 25.849 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.196      ;
; 25.849 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.196      ;
; 25.864 ; touch_tcon:u10|y_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.168      ;
; 25.867 ; touch_tcon:u10|x_cnt[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.178      ;
; 25.867 ; touch_tcon:u10|y_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.165      ;
; 25.875 ; touch_tcon:u10|x_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.170      ;
; 25.876 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.001      ; 4.157      ;
; 25.876 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.001      ; 4.157      ;
; 25.894 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.151      ;
; 25.894 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.151      ;
; 25.894 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.001      ; 4.139      ;
; 25.894 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.001      ; 4.139      ;
; 25.899 ; touch_tcon:u10|x_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.146      ;
; 25.902 ; touch_tcon:u10|y_cnt[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.001      ; 4.131      ;
; 25.905 ; touch_tcon:u10|x_cnt[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.140      ;
; 25.912 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.133      ;
; 25.912 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.133      ;
; 25.920 ; touch_tcon:u10|x_cnt[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.125      ;
; 25.920 ; touch_tcon:u10|y_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.001      ; 4.113      ;
; 25.927 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.118      ;
; 25.927 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.118      ;
; 25.928 ; touch_tcon:u10|x_cnt[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.012      ; 4.116      ;
; 25.938 ; touch_tcon:u10|x_cnt[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.107      ;
; 25.949 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.096      ;
; 25.949 ; touch_tcon:u10|x_cnt[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.096      ;
; 25.950 ; touch_tcon:u10|y_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.082      ;
; 25.953 ; touch_tcon:u10|x_cnt[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.013      ; 4.092      ;
; 25.953 ; touch_tcon:u10|y_cnt[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 30.000       ; 0.000      ; 4.079      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'iCLK_50'                                                                                                                                                                      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.088 ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.405      ; 0.645      ;
; 0.215 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[0]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Reset_Delay:u1|oRST_2                                   ; Reset_Delay:u1|oRST_2                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; I2C_CCD_Config:u9|senosr_exposure[0]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; rClk[0]                                                 ; rClk[0]                                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; I2C_CCD_Config:u9|iexposure_adj_delay[3]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; I2C_CCD_Config:u9|iexposure_adj_delay[2]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Reset_Delay:u1|Cont[23]                                 ; Reset_Delay:u1|Cont[23]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; I2C_CCD_Config:u9|iexposure_adj_delay[0]                ; I2C_CCD_Config:u9|iexposure_adj_delay[1]                ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.398      ;
; 0.296 ; Reset_Delay:u1|Cont[23]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.405      ; 0.853      ;
; 0.338 ; Reset_Delay:u1|Cont[22]                                 ; Reset_Delay:u1|oRST_1                                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.405      ; 0.895      ;
; 0.353 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.505      ;
; 0.353 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.505      ;
; 0.356 ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; I2C_CCD_Config:u9|senosr_exposure[7]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; Reset_Delay:u1|Cont[12]                                 ; Reset_Delay:u1|Cont[12]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|combo_cnt[12]                         ; I2C_CCD_Config:u9|combo_cnt[12]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; I2C_CCD_Config:u9|senosr_exposure[1]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; I2C_CCD_Config:u9|senosr_exposure[11]                   ; I2C_CCD_Config:u9|senosr_exposure[11]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Reset_Delay:u1|Cont[3]                                  ; Reset_Delay:u1|Cont[3]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Reset_Delay:u1|Cont[13]                                 ; Reset_Delay:u1|Cont[13]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; I2C_CCD_Config:u9|senosr_exposure[13]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|senosr_exposure[14]                   ; I2C_CCD_Config:u9|senosr_exposure[14]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; I2C_CCD_Config:u9|senosr_exposure[15]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; Reset_Delay:u1|Cont[0]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Reset_Delay:u1|Cont[21]                                 ; Reset_Delay:u1|Cont[21]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u9|combo_cnt[5]                          ; I2C_CCD_Config:u9|combo_cnt[5]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; I2C_CCD_Config:u9|combo_cnt[7]                          ; I2C_CCD_Config:u9|combo_cnt[7]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; Reset_Delay:u1|Cont[5]                                  ; Reset_Delay:u1|Cont[5]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Reset_Delay:u1|Cont[7]                                  ; Reset_Delay:u1|Cont[7]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; Reset_Delay:u1|Cont[9]                                  ; Reset_Delay:u1|Cont[9]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u1|Cont[10]                                 ; Reset_Delay:u1|Cont[10]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Reset_Delay:u1|Cont[11]                                 ; Reset_Delay:u1|Cont[11]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[3]                          ; I2C_CCD_Config:u9|combo_cnt[3]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[9]                          ; I2C_CCD_Config:u9|combo_cnt[9]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[10]                         ; I2C_CCD_Config:u9|combo_cnt[10]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[11]                         ; I2C_CCD_Config:u9|combo_cnt[11]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; I2C_CCD_Config:u9|combo_cnt[13]                         ; I2C_CCD_Config:u9|combo_cnt[13]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; I2C_CCD_Config:u9|combo_cnt[0]                          ; I2C_CCD_Config:u9|combo_cnt[0]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Reset_Delay:u1|Cont[14]                                 ; Reset_Delay:u1|Cont[14]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Reset_Delay:u1|Cont[16]                                 ; Reset_Delay:u1|Cont[16]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|combo_cnt[14]                         ; I2C_CCD_Config:u9|combo_cnt[14]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|combo_cnt[21]                         ; I2C_CCD_Config:u9|combo_cnt[21]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|combo_cnt[23]                         ; I2C_CCD_Config:u9|combo_cnt[23]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; I2C_CCD_Config:u9|senosr_exposure[5]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Reset_Delay:u1|Cont[19]                                 ; Reset_Delay:u1|Cont[19]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u9|combo_cnt[16]                         ; I2C_CCD_Config:u9|combo_cnt[16]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; I2C_CCD_Config:u9|combo_cnt[19]                         ; I2C_CCD_Config:u9|combo_cnt[19]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; Reset_Delay:u1|Cont[20]                                 ; Reset_Delay:u1|Cont[20]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Reset_Delay:u1|Cont[22]                                 ; Reset_Delay:u1|Cont[22]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; I2C_CCD_Config:u9|senosr_exposure[8]                    ; I2C_CCD_Config:u9|senosr_exposure[8]                    ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; I2C_CCD_Config:u9|senosr_exposure[10]                   ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; I2C_CCD_Config:u9|combo_cnt[20]                         ; I2C_CCD_Config:u9|combo_cnt[20]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; Reset_Delay:u1|Cont[4]                                  ; Reset_Delay:u1|Cont[4]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Reset_Delay:u1|Cont[2]                                  ; Reset_Delay:u1|Cont[2]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[1]                          ; I2C_CCD_Config:u9|combo_cnt[1]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[2]                          ; I2C_CCD_Config:u9|combo_cnt[2]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[22]                         ; I2C_CCD_Config:u9|combo_cnt[22]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; I2C_CCD_Config:u9|combo_cnt[24]                         ; I2C_CCD_Config:u9|combo_cnt[24]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Reset_Delay:u1|Cont[1]                                  ; Reset_Delay:u1|Cont[1]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Reset_Delay:u1|Cont[15]                                 ; Reset_Delay:u1|Cont[15]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u9|combo_cnt[4]                          ; I2C_CCD_Config:u9|combo_cnt[4]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u9|combo_cnt[6]                          ; I2C_CCD_Config:u9|combo_cnt[6]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; I2C_CCD_Config:u9|combo_cnt[15]                         ; I2C_CCD_Config:u9|combo_cnt[15]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; Reset_Delay:u1|Cont[6]                                  ; Reset_Delay:u1|Cont[6]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u1|Cont[8]                                  ; Reset_Delay:u1|Cont[8]                                  ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u1|Cont[17]                                 ; Reset_Delay:u1|Cont[17]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Reset_Delay:u1|Cont[18]                                 ; Reset_Delay:u1|Cont[18]                                 ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u9|combo_cnt[8]                          ; I2C_CCD_Config:u9|combo_cnt[8]                          ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u9|combo_cnt[17]                         ; I2C_CCD_Config:u9|combo_cnt[17]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; I2C_CCD_Config:u9|combo_cnt[18]                         ; I2C_CCD_Config:u9|combo_cnt[18]                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.000      ; 0.530      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; CCD_Capture:u2|mSTART                                                                                                                                        ; CCD_Capture:u2|mSTART                                                                                                                                                                   ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Histo:H0|state[0]                                                                                                                                            ; Histo:H0|state[0]                                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Histo:H0|state[1]                                                                                                                                            ; Histo:H0|state[1]                                                                                                                                                                       ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; RAW2RGB:u3|wData2_d1[7]                                                                                                                                      ; RAW2RGB:u3|wData2_d2[7]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Histo:H0|PixCount[7]                                                                                                                                         ; Histo:H0|PixCount[7]                                                                                                                                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CCD_Capture:u2|X_Cont[15]                                                                                                                                    ; CCD_Capture:u2|X_Cont[15]                                                                                                                                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.401      ;
; 0.252 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; CCD_Capture:u2|Pre_FVAL                                                                                                                                      ; CCD_Capture:u2|Frame_Cont[0]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; CCD_Capture:u2|Pre_FVAL                                                                                                                                      ; CCD_Capture:u2|mCCD_FVAL                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.405      ;
; 0.258 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.410      ;
; 0.262 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.414      ;
; 0.267 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.419      ;
; 0.267 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.419      ;
; 0.292 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.444      ;
; 0.301 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.055      ; 0.494      ;
; 0.304 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.456      ;
; 0.304 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.456      ;
; 0.305 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.055      ; 0.498      ;
; 0.307 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[3]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg3                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.496      ;
; 0.309 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg9                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.498      ;
; 0.310 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.462      ;
; 0.311 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[3]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg3                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.496      ;
; 0.313 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[9]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg9                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.498      ;
; 0.318 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[5]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg5                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.507      ;
; 0.319 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg6                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.508      ;
; 0.319 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[4]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~portb_address_reg4                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 0.508      ;
; 0.321 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; -0.001     ; 0.472      ;
; 0.322 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[5]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg5                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.507      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[6]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg6                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.508      ;
; 0.323 ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|cntr_opf:cntr1|safe_q[4]                                       ; RAW2RGB:u3|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_0jn:auto_generated|altsyncram_sj81:altsyncram2|ram_block3a32~porta_address_reg4                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.047      ; 0.508      ;
; 0.324 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Greyscale:wine1|ogrey_checkd1[2]                                                                                                                             ; Histo:H0|addrHolding[2]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; RAW2RGB:u3|wData0_d1[9]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[9]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; Greyscale:wine1|ogrey_checkd1[8]                                                                                                                             ; Histo:H0|addrHolding[8]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; RAW2RGB:u3|wData2_d1[10]                                                                                                                                     ; RAW2RGB:u3|wData2_d2[10]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; Greyscale:wine1|ogrey_checkd1[9]                                                                                                                             ; Histo:H0|addrHolding[9]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; RAW2RGB:u3|wData0_d1[3]                                                                                                                                      ; RAW2RGB:u3|wData0_d2[3]                                                                                                                                                                 ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.484      ;
; 0.332 ; RAW2RGB:u3|wData2_d1[9]                                                                                                                                      ; RAW2RGB:u3|rBlue[9]                                                                                                                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; -0.003     ; 0.481      ;
; 0.333 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.486      ;
; 0.338 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                     ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.490      ;
; 0.341 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.493      ;
; 0.346 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                                              ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.498      ;
; 0.348 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.500      ;
; 0.355 ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; CCD_Capture:u2|X_Cont[0]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; CCD_Capture:u2|X_Cont[1]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                                    ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u2|Frame_Cont[9]                                                                                                                                 ; CCD_Capture:u2|Frame_Cont[9]                                                                                                                                                            ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u2|Frame_Cont[11]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[11]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u2|Frame_Cont[18]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[18]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u2|Frame_Cont[25]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[25]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u2|Frame_Cont[27]                                                                                                                                ; CCD_Capture:u2|Frame_Cont[27]                                                                                                                                                           ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u2|X_Cont[11]                                                                                                                                    ; CCD_Capture:u2|X_Cont[11]                                                                                                                                                               ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CCD_Capture:u2|Y_Cont[9]                                                                                                                                     ; CCD_Capture:u2|Y_Cont[9]                                                                                                                                                                ; CCD_PIXCLK   ; CCD_PIXCLK  ; 0.000        ; 0.000      ; 0.512      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                   ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                               ; Sdram_Control_4Port:u7|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; Sdram_Control_4Port:u7|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR                                                                                                                ; Sdram_Control_4Port:u7|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; Sdram_Control_4Port:u7|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; Sdram_Control_4Port:u8|IN_REQ                                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; Sdram_Control_4Port:u8|mWR_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|mWR                                                                                                                ; Sdram_Control_4Port:u8|mWR                                                                                                                ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Read                                                                                                               ; Sdram_Control_4Port:u8|Read                                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; Sdram_Control_4Port:u8|OUT_VALID                                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; Sdram_Control_4Port:u8|mRD_DONE                                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; Sdram_Control_4Port:u8|RD_MASK[0]                                                                                                         ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; Sdram_Control_4Port:u8|command:command1|ex_read                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; Sdram_Control_4Port:u8|command:command1|ex_write                                                                                          ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; Sdram_Control_4Port:u8|command:command1|do_precharge                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; Sdram_Control_4Port:u8|command:command1|REF_ACK                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|REF_REQ                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; Sdram_Control_4Port:u8|command:command1|CM_ACK                                                                                            ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; Sdram_Control_4Port:u8|control_interface:control1|CMD_ACK                                                                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; Sdram_Control_4Port:u8|ST[0]                                                                                                              ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; Sdram_Control_4Port:u8|command:command1|do_load_mode                                                                                      ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; Sdram_Control_4Port:u8|command:command1|rw_flag                                                                                           ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; Sdram_Control_4Port:u8|command:command1|oe4                                                                                               ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; Sdram_Control_4Port:u8|command:command1|do_rw                                                                                             ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                       ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u8|command:command1|command_delay[4]                                                                                  ; Sdram_Control_4Port:u8|command:command1|command_delay[3]                                                                                  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; touch_tcon:u10|mhd                                                                                                                                          ; touch_tcon:u10|oHD                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.388      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.397      ;
; 0.253 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.411      ;
; 0.294 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.447      ;
; 0.304 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.458      ;
; 0.312 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.466      ;
; 0.313 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.002      ; 0.467      ;
; 0.316 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.468      ;
; 0.317 ; touch_tcon:u10|mden                                                                                                                                         ; touch_tcon:u10|oDEN                                                                                                                                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.470      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.474      ;
; 0.323 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; touch_tcon:u10|mvd                                                                                                                                          ; touch_tcon:u10|oVD                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.480      ;
; 0.328 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]                            ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.486      ;
; 0.335 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.486      ;
; 0.335 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.486      ;
; 0.338 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.489      ;
; 0.340 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.491      ;
; 0.341 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                             ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.011     ; 0.482      ;
; 0.357 ; touch_tcon:u10|y_cnt[1]                                                                                                                                     ; touch_tcon:u10|y_cnt[1]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.509      ;
; 0.360 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; touch_tcon:u10|y_cnt[4]                                                                                                                                     ; touch_tcon:u10|y_cnt[4]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; touch_tcon:u10|x_cnt[8]                                                                                                                                     ; touch_tcon:u10|x_cnt[8]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; touch_tcon:u10|y_cnt[7]                                                                                                                                     ; touch_tcon:u10|y_cnt[7]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; touch_tcon:u10|x_cnt[0]                                                                                                                                     ; touch_tcon:u10|x_cnt[0]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.370 ; touch_tcon:u10|x_cnt[1]                                                                                                                                     ; touch_tcon:u10|x_cnt[1]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; touch_tcon:u10|x_cnt[3]                                                                                                                                     ; touch_tcon:u10|x_cnt[3]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; touch_tcon:u10|x_cnt[6]                                                                                                                                     ; touch_tcon:u10|x_cnt[6]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; touch_tcon:u10|x_cnt[9]                                                                                                                                     ; touch_tcon:u10|x_cnt[9]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; touch_tcon:u10|x_cnt[7]                                                                                                                                     ; touch_tcon:u10|x_cnt[7]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; touch_tcon:u10|x_cnt[4]                                                                                                                                     ; touch_tcon:u10|x_cnt[4]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; touch_tcon:u10|x_cnt[2]                                                                                                                                     ; touch_tcon:u10|x_cnt[2]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; touch_tcon:u10|y_cnt[8]                                                                                                                                     ; touch_tcon:u10|y_cnt[8]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; touch_tcon:u10|y_cnt[6]                                                                                                                                     ; touch_tcon:u10|y_cnt[6]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; touch_tcon:u10|y_cnt[5]                                                                                                                                     ; touch_tcon:u10|y_cnt[5]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.536      ;
; 0.391 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.544      ;
; 0.393 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.545      ;
; 0.393 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.544      ;
; 0.396 ; touch_tcon:u10|y_cnt[9]                                                                                                                                     ; touch_tcon:u10|mvd                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.548      ;
; 0.397 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                               ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.549      ;
; 0.407 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                                              ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.559      ;
; 0.407 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.071      ; 0.616      ;
; 0.408 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.070      ; 0.616      ;
; 0.414 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.062      ; 0.614      ;
; 0.416 ; touch_tcon:u10|y_cnt[2]                                                                                                                                     ; touch_tcon:u10|mvd                                                                                                                                                                     ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.062      ; 0.617      ;
; 0.417 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.062      ; 0.617      ;
; 0.419 ; touch_tcon:u10|y_cnt[2]                                                                                                                                     ; touch_tcon:u10|y_cnt[2]                                                                                                                                                                ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.571      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'N/C'                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                      ; To Node     ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+
; 1.240 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.102      ; 1.342      ;
; 1.260 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.102      ; 1.362      ;
; 1.260 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.102      ; 1.362      ;
; 1.273 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.089      ; 1.362      ;
; 1.273 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.089      ; 1.362      ;
; 1.281 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.061      ; 1.342      ;
; 1.282 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.070      ; 1.352      ;
; 1.288 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.342      ;
; 1.290 ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.072      ; 1.362      ;
; 1.290 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.072      ; 1.362      ;
; 1.292 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.070      ; 1.362      ;
; 1.292 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.070      ; 1.362      ;
; 1.295 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.047      ; 1.342      ;
; 1.298 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.352      ;
; 1.298 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.352      ;
; 1.298 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.054      ; 1.352      ;
; 1.302 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_2                                                                                                        ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.060      ; 1.362      ;
; 1.312 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_3                                                                                                        ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.060      ; 1.372      ;
; 1.312 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_4                                                                                                        ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.060      ; 1.372      ;
; 1.312 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_5                                                                                                        ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.050      ; 1.362      ;
; 1.316 ; Sdram_Control_4Port:u8|command:command1|OE                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.036      ; 1.352      ;
; 1.316 ; Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_1                                                                                                        ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.036      ; 1.352      ;
; 1.340 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_6                                                                                                        ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.032      ; 1.372      ;
; 1.340 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_7                                                                                                        ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.032      ; 1.372      ;
; 1.343 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_8                                                                                                        ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.009      ; 1.352      ;
; 1.356 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_11                                                                                                       ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.006      ; 1.362      ;
; 1.359 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_12                                                                                                       ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.372      ;
; 1.363 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_9                                                                                                        ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.019      ; 1.382      ;
; 1.363 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_10                                                                                                       ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.019      ; 1.382      ;
; 1.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_13                                                                                                       ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.382      ;
; 1.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_14                                                                                                       ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.382      ;
; 1.369 ; Sdram_Control_4Port:u7|command:command1|OE~_Duplicate_15                                                                                                       ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; 0.013      ; 1.382      ;
; 2.187 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.105      ;
; 2.232 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[24] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.150      ;
; 2.242 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.130      ;
; 2.243 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.131      ;
; 2.300 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.218      ;
; 2.309 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.227      ;
; 2.373 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.291      ;
; 2.415 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.333      ;
; 2.421 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.339      ;
; 2.425 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.343      ;
; 2.426 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.344      ;
; 2.429 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.347      ;
; 2.432 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.350      ;
; 2.438 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.356      ;
; 2.443 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.361      ;
; 2.449 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.367      ;
; 2.452 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.340      ;
; 2.457 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.345      ;
; 2.476 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.364      ;
; 2.476 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.364      ;
; 2.479 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.367      ;
; 2.479 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[10] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.367      ;
; 2.480 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.368      ;
; 2.487 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.375      ;
; 2.488 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.376      ;
; 2.499 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.387      ;
; 2.507 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.395      ;
; 2.507 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.395      ;
; 2.507 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.395      ;
; 2.580 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[16] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.498      ;
; 2.582 ; Sdram_Control_4Port:u8|mWR                                                                                                                                     ; DRAM_DQ[17] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.082     ; 2.500      ;
; 2.594 ; Sdram_Control_4Port:u7|mWR                                                                                                                                     ; DRAM_DQ[11] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.112     ; 2.482      ;
; 2.607 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.450      ;
; 2.614 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.492      ;
; 2.624 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.150     ; 2.474      ;
; 2.626 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.161     ; 2.465      ;
; 2.643 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.521      ;
; 2.647 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.506      ;
; 2.655 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.498      ;
; 2.656 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.515      ;
; 2.657 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[23] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.500      ;
; 2.660 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.503      ;
; 2.700 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.178     ; 2.522      ;
; 2.701 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; DRAM_DQ[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.161     ; 2.540      ;
; 2.702 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[31] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.561      ;
; 2.706 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.549      ;
; 2.710 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.588      ;
; 2.714 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; DRAM_DQ[26] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.592      ;
; 2.723 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.178     ; 2.545      ;
; 2.723 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; DRAM_DQ[15] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.197     ; 2.526      ;
; 2.724 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.157     ; 2.567      ;
; 2.725 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.603      ;
; 2.728 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; DRAM_DQ[25] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.122     ; 2.606      ;
; 2.730 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[14] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.197     ; 2.533      ;
; 2.731 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.178     ; 2.553      ;
; 2.732 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[29] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.591      ;
; 2.735 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; DRAM_DQ[27] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.594      ;
; 2.737 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; DRAM_DQ[20] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.150     ; 2.587      ;
; 2.739 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; DRAM_DQ[21] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.150     ; 2.589      ;
; 2.742 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.161     ; 2.581      ;
; 2.745 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; DRAM_DQ[22] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.150     ; 2.595      ;
; 2.745 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[12] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.197     ; 2.548      ;
; 2.746 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; DRAM_DQ[19] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.150     ; 2.596      ;
; 2.750 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; DRAM_DQ[28] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.609      ;
; 2.751 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; DRAM_DQ[13] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.197     ; 2.554      ;
; 2.754 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; DRAM_DQ[18] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.150     ; 2.604      ;
; 2.756 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; DRAM_DQ[30] ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.141     ; 2.615      ;
; 2.760 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; DRAM_DQ[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C         ; 0.000        ; -0.161     ; 2.599      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CCD_PIXCLK'                                                                                               ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.122 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.779      ;
; -2.122 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.379     ; 1.776      ;
; -2.122 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.779      ;
; -2.122 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.779      ;
; -2.122 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.779      ;
; -2.122 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.779      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.371     ; 1.783      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[10]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.373     ; 1.781      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[1]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.397     ; 1.757      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.778      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.778      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[1]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.388     ; 1.766      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[0]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.778      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[0]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.397     ; 1.757      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.368     ; 1.786      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.371     ; 1.783      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.371     ; 1.783      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[2]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.371     ; 1.783      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[2]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.397     ; 1.757      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[2]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.388     ; 1.766      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.368     ; 1.786      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[3]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.397     ; 1.757      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[3]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.388     ; 1.766      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[4]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.388     ; 1.766      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.778      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[4]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.361     ; 1.793      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.368     ; 1.786      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.368     ; 1.786      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[5]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.391     ; 1.763      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.371     ; 1.783      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.374     ; 1.780      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[5]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.371     ; 1.783      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[5]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.361     ; 1.793      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[6]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.361     ; 1.793      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[6]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.391     ; 1.763      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[4]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.377     ; 1.777      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[5]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.377     ; 1.777      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.368     ; 1.786      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[7]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.391     ; 1.763      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[7]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.377     ; 1.777      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[7]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.361     ; 1.793      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rGreen[8]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.391     ; 1.763      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[8]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[8]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.352     ; 1.802      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[6]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.377     ; 1.777      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.368     ; 1.786      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[9]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.370     ; 1.784      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[9]       ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.352     ; 1.802      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[7]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.377     ; 1.777      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.371     ; 1.783      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.371     ; 1.783      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[10] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.371     ; 1.783      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[10]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.352     ; 1.802      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[8]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.373     ; 1.781      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.373     ; 1.781      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.368     ; 1.786      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.778      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.778      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[11] ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.376     ; 1.778      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rRed[11]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.352     ; 1.802      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[9]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.373     ; 1.781      ;
; -2.121 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[11]     ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.373     ; 1.781      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|oDval         ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.345     ; 1.808      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[0]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.812      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.340     ; 1.813      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.340     ; 1.813      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[1]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.340     ; 1.813      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[1]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.812      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.365     ; 1.788      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.365     ; 1.788      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d1[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.365     ; 1.788      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.365     ; 1.788      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[3]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.365     ; 1.788      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[2]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.812      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.340     ; 1.813      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData2_d2[4]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.340     ; 1.813      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|rBlue[3]      ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.341     ; 1.812      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.365     ; 1.788      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData1_d2[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.365     ; 1.788      ;
; -2.120 ; Reset_Delay:u1|oRST_1 ; RAW2RGB:u3|wData0_d1[6]  ; iCLK_50      ; CCD_PIXCLK  ; 0.001        ; -0.365     ; 1.788      ;
+--------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.431 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.932      ;
; 2.431 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.932      ;
; 2.431 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.932      ;
; 2.431 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.932      ;
; 2.431 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.002     ; 0.932      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 0.821      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 0.821      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 0.821      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 0.821      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 0.821      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 0.821      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 0.821      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 0.821      ;
; 2.539 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.005     ; 0.821      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.820      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.820      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.820      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.820      ;
; 2.545 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.820      ;
; 2.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.808      ;
; 2.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.808      ;
; 2.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.808      ;
; 2.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.808      ;
; 2.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.808      ;
; 2.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.808      ;
; 2.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.808      ;
; 2.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.808      ;
; 2.556 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; -0.001     ; 0.808      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.557 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.002      ; 0.810      ;
; 2.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 0.804      ;
; 2.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 0.804      ;
; 2.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 0.804      ;
; 2.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 0.804      ;
; 2.562 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.001      ; 0.804      ;
; 2.625 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.740      ;
; 2.625 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.740      ;
; 2.625 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.740      ;
; 2.625 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.740      ;
; 2.625 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.740      ;
; 2.630 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.735      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.631 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.734      ;
; 2.632 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
; 2.632 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
; 2.632 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
; 2.632 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
; 2.632 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 3.333        ; 0.000      ; 0.733      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.095 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.001      ; 0.938      ;
; 14.098 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.936      ;
; 14.098 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.002      ; 0.936      ;
; 14.226 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 0.805      ;
; 14.226 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 0.805      ;
; 14.226 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 0.805      ;
; 14.226 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 0.805      ;
; 14.226 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 0.805      ;
; 14.226 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 0.805      ;
; 14.226 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 0.805      ;
; 14.226 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; -0.001     ; 0.805      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.299 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.733      ;
; 14.300 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; 15.000       ; 0.000      ; 0.732      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'iCLK_50'                                                                                                                            ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.554 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.366     ; 3.112      ;
; 16.867 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.022     ; 3.143      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[1]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[3]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[4]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[5]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[6]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[7]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[8]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[9]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[10]    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[11]    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[12]    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[13]    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[14]    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[15]    ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[2]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.846 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|senosr_exposure[0]     ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.369     ; 1.817      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[0]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[1]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[2]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[3]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[4]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[5]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[6]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[7]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[8]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[9]           ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[10]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[11]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.386     ; 1.799      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[12]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[13]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[14]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[15]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[16]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[17]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[18]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[19]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[20]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[21]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[22]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[23]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.847 ; Reset_Delay:u1|oRST_1           ; I2C_CCD_Config:u9|combo_cnt[24]          ; iCLK_50      ; iCLK_50     ; 20.000       ; -0.380     ; 1.805      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.864 ; I2C_CCD_Config:u9|combo_cnt[15] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.182      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.876 ; I2C_CCD_Config:u9|combo_cnt[13] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.014      ; 2.170      ;
; 17.899 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.020      ; 2.153      ;
; 17.899 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.020      ; 2.153      ;
; 17.899 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.020      ; 2.153      ;
; 17.899 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.020      ; 2.153      ;
; 17.899 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.020      ; 2.153      ;
; 17.899 ; I2C_CCD_Config:u9|combo_cnt[11] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ; iCLK_50      ; iCLK_50     ; 20.000       ; 0.020      ; 2.153      ;
+--------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'iCLK_50'                                                                                                                                                    ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.920 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 1.430      ;
; 1.040 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 1.550      ;
; 1.125 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 1.635      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.233 ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.399      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.353 ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.519      ;
; 1.374 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 1.884      ;
; 1.426 ; I2C_CCD_Config:u9|combo_cnt[17]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 1.936      ;
; 1.432 ; I2C_CCD_Config:u9|combo_cnt[1]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 1.948      ;
; 1.436 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.153      ; 1.741      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.438 ; I2C_CCD_Config:u9|combo_cnt[24]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.604      ;
; 1.449 ; I2C_CCD_Config:u9|combo_cnt[20]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 1.959      ;
; 1.471 ; I2C_CCD_Config:u9|combo_cnt[9]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 1.987      ;
; 1.493 ; I2C_CCD_Config:u9|combo_cnt[5]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.009      ;
; 1.495 ; I2C_CCD_Config:u9|combo_cnt[23]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 2.005      ;
; 1.501 ; I2C_CCD_Config:u9|combo_cnt[16]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 2.011      ;
; 1.507 ; I2C_CCD_Config:u9|combo_cnt[22]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 2.017      ;
; 1.508 ; I2C_CCD_Config:u9|combo_cnt[0]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.024      ;
; 1.548 ; I2C_CCD_Config:u9|combo_cnt[19]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 2.058      ;
; 1.550 ; I2C_CCD_Config:u9|combo_cnt[8]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.066      ;
; 1.556 ; I2C_CCD_Config:u9|combo_cnt[3]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.072      ;
; 1.557 ; I2C_CCD_Config:u9|combo_cnt[12]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 2.067      ;
; 1.560 ; I2C_CCD_Config:u9|combo_cnt[18]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 2.070      ;
; 1.569 ; I2C_CCD_Config:u9|combo_cnt[2]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.085      ;
; 1.574 ; I2C_CCD_Config:u9|combo_cnt[4]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.090      ;
; 1.594 ; I2C_CCD_Config:u9|combo_cnt[10]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.110      ;
; 1.614 ; I2C_CCD_Config:u9|combo_cnt[7]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.130      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[0]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[1]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[2]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[3]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[4]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[5]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[6]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[7]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[8]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[9]  ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[10] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[12] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[13] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[14] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[15] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.624 ; Reset_Delay:u1|oRST_0                    ; lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK_DIV[11] ; iCLK_50      ; iCLK_50     ; 0.000        ; -0.044     ; 1.732      ;
; 1.634 ; I2C_CCD_Config:u9|combo_cnt[6]           ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.150      ;
; 1.644 ; I2C_CCD_Config:u9|combo_cnt[14]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.358      ; 2.154      ;
; 1.668 ; I2C_CCD_Config:u9|combo_cnt[11]          ; I2C_CCD_Config:u9|mI2C_CTRL_CLK                         ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.364      ; 2.184      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]                       ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
; 1.687 ; I2C_CCD_Config:u9|combo_cnt[21]          ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]                      ; iCLK_50      ; iCLK_50     ; 0.000        ; 0.014      ; 1.853      ;
+-------+------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CCD_PIXCLK'                                                                                                                                                                                                                                   ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.564 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 1.757      ;
; 1.564 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 1.757      ;
; 1.564 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 1.757      ;
; 1.564 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 1.757      ;
; 1.564 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 1.757      ;
; 1.564 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 1.757      ;
; 1.564 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 1.757      ;
; 1.564 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.041      ; 1.757      ;
; 1.565 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.040      ; 1.757      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 1.769      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 1.769      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 1.769      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.776      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.776      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 1.769      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.060      ; 1.778      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.776      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.776      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 1.769      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 1.769      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 1.768      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 1.769      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 1.768      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.051      ; 1.769      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 1.768      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.050      ; 1.768      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.566 ; Reset_Delay:u1|oRST_0 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                          ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.049      ; 1.767      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[16]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[17]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[18]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[19]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[20]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[21]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[22]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[23]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[24]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[25]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[26]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[27]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[28]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[29]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[30]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[31]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.022      ; 1.764      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[0]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[1]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[2]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[3]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[4]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[5]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[6]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[7]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[8]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[9]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[10]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[11]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[12]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[13]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[14]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.590 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Y_Cont[15]                                                                                                                                    ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.052      ; 1.794      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[1]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[2]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[3]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[4]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[5]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[6]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[7]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[8]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[9]                                                                                                                                 ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[10]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[11]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[12]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[13]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[14]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|Frame_Cont[15]                                                                                                                                ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.017      ; 1.760      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|mCCD_LVAL                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.060      ; 1.803      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[0]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.801      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[1]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.801      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[2]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.801      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[3]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.801      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[4]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.801      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[5]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.801      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[6]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.801      ;
; 1.591 ; Reset_Delay:u1|oRST_2 ; CCD_Capture:u2|X_Cont[7]                                                                                                                                     ; iCLK_50      ; CCD_PIXCLK  ; 0.000        ; 0.058      ; 1.801      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 3.914 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.914 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.914 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.914 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.914 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.733      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.915 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.734      ;
; 3.916 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.735      ;
; 3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.740      ;
; 3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.740      ;
; 3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.740      ;
; 3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.740      ;
; 3.921 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.740      ;
; 3.984 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 0.804      ;
; 3.984 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 0.804      ;
; 3.984 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 0.804      ;
; 3.984 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 0.804      ;
; 3.984 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.001      ; 0.804      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.989 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.002      ; 0.810      ;
; 3.990 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.808      ;
; 3.990 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.808      ;
; 3.990 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.808      ;
; 3.990 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.808      ;
; 3.990 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.808      ;
; 3.990 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.808      ;
; 3.990 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.808      ;
; 3.990 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.808      ;
; 3.990 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.001     ; 0.808      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.820      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.820      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.820      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.820      ;
; 4.001 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; 0.000      ; 0.820      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 0.821      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 0.821      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 0.821      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 0.821      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 0.821      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 0.821      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 0.821      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 0.821      ;
; 4.007 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.005     ; 0.821      ;
; 4.115 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.932      ;
; 4.115 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.932      ;
; 4.115 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.932      ;
; 4.115 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.932      ;
; 4.115 ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; -3.333       ; -0.002     ; 0.932      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                   ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 15.580 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.732      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.581 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.000      ; 0.733      ;
; 15.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 0.805      ;
; 15.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 0.805      ;
; 15.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 0.805      ;
; 15.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 0.805      ;
; 15.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 0.805      ;
; 15.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr                                    ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 0.805      ;
; 15.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 0.805      ;
; 15.654 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; -0.001     ; 0.805      ;
; 15.782 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.936      ;
; 15.782 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.002      ; 0.936      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2 ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5       ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
; 15.785 ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]  ; vga_pll:u5|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0 ; -15.000      ; 0.001      ; 0.938      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg0 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg1 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg2 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg3 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg4 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg5 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg6 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg7 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_address_reg8 ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg1  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg2  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg3  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg4  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg5  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg6  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg7  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_datain_reg8  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 0.953 ; 3.333        ; 2.380          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
; 0.953 ; 3.333        ; 2.380          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_we_reg       ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'sdram_pll:u6|altpll:altpll_component|_clk1'                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK|datain                          ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|inclk[0] ;
; 3.333 ; 3.333        ; 0.000          ; High Pulse Width ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.333 ; 3.333        ; 0.000          ; Low Pulse Width  ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; u6|altpll_component|_clk1~clkctrl|outclk   ;
; 3.889 ; 6.666        ; 2.777          ; Port Rate        ; sdram_pll:u6|altpll:altpll_component|_clk1 ; Rise       ; oDRAM0_CLK                                 ;
+-------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'oDRAM0_CLK'                                             ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock      ; Clock Edge ; Target     ;
+-------+--------------+----------------+-----------+------------+------------+------------+
; 3.889 ; 6.666        ; 2.777          ; Port Rate ; oDRAM0_CLK ; Rise       ; oDRAM0_CLK ;
+-------+--------------+----------------+-----------+------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CCD_PIXCLK'                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg0 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg1 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg2 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg3 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg4 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg5 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg6 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg7 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_address_reg8 ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg0  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg1  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg2  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg3  ;
; 5.953 ; 8.333        ; 2.380          ; High Pulse Width ; CCD_PIXCLK ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_datain_reg4  ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[10]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[12]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[13]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[14]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[15]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[16]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[17]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[18]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[19]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[20]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[21]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[22]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[23]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[24]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[3]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[4]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[5]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[6]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[7]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[8]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|combo_cnt[9]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|iexposure_adj_delay[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[0]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[10]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[11]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[12]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[13]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[14]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[15]       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[1]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[2]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[3]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[4]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[5]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[6]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[7]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[8]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CLK_DIV[9]        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|mI2C_CTRL_CLK          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[0]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[10]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[11]    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; I2C_CCD_Config:u9|senosr_exposure[12]    ;
+-------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50_2'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; iCLK_50_2|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_2 ; Rise       ; u5|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_2 ; Rise       ; iCLK_50_2                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50_3'                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; iCLK_50_3|combout                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|clk[2]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50_3 ; Rise       ; u6|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50_3 ; Rise       ; iCLK_50_3                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_pll:u5|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~porta_address_reg8 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]                          ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]                           ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6 ;
; 12.873 ; 15.000       ; 2.127          ; High Pulse Width ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7 ;
; 12.873 ; 15.000       ; 2.127          ; Low Pulse Width  ; vga_pll:u5|altpll:altpll_component|_clk0 ; Rise       ; Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CCD_MCLK'                                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target         ;
+--------+--------------+----------------+-----------+----------+------------+----------------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; CCD_MCLK ; Rise       ; GPIO_CLKOUT_N1 ;
+--------+--------------+----------------+-----------+----------+------------+----------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; -0.906 ; -0.906 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; -0.916 ; -0.916 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; -0.936 ; -0.936 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; 1.565  ; 1.565  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; 1.565  ; 1.565  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; 1.449  ; 1.449  ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; 4.506  ; 4.506  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; 4.464  ; 4.464  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; 4.506  ; 4.506  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; 2.573  ; 2.573  ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; 2.573  ; 2.573  ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; 3.195  ; 3.195  ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; 3.195  ; 3.195  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; 0.858  ; 0.858  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; 0.816  ; 0.816  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; 0.806  ; 0.806  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; 0.798  ; 0.798  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; 0.798  ; 0.798  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; 0.755  ; 0.755  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; 0.795  ; 0.795  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; 0.795  ; 0.795  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; 0.762  ; 0.762  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; 0.779  ; 0.779  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; 0.789  ; 0.789  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; 0.789  ; 0.789  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; 0.783  ; 0.783  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; 0.800  ; 0.800  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; 0.790  ; 0.790  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; 0.800  ; 0.800  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; 0.800  ; 0.800  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; 0.797  ; 0.797  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; 0.826  ; 0.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; 0.845  ; 0.845  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; 0.838  ; 0.838  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; 0.858  ; 0.858  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; 4.175  ; 4.175  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; 4.175  ; 4.175  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; 1.022  ; 1.022  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; 1.009  ; 1.009  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; 1.009  ; 1.009  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; 1.019  ; 1.019  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; 1.014  ; 1.014  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; 1.019  ; 1.019  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; 1.014  ; 1.014  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; 0.957  ; 0.957  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; 0.965  ; 0.965  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; 0.957  ; 0.957  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; 0.965  ; 0.965  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; 0.945  ; 0.945  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; 0.992  ; 0.992  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; 1.002  ; 1.002  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; 1.022  ; 1.022  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; -3.244 ; -3.244 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; -3.244 ; -3.244 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; -3.453 ; -3.453 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; -1.670 ; -1.670 ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; -1.670 ; -1.670 ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; -2.223 ; -2.223 ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; -2.223 ; -2.223 ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; -0.730 ; -0.730 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; -0.720 ; -0.720 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; -0.676 ; -0.676 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; -0.693 ; -0.693 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; -0.697 ; -0.697 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; -0.704 ; -0.704 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; -0.711 ; -0.711 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; -0.759 ; -0.759 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; -0.752 ; -0.752 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; -0.772 ; -0.772 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; -3.979 ; -3.979 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; -3.979 ; -3.979 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 6.056  ; 6.056  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 5.972  ; 5.972  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 5.689  ; 5.689  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 6.056  ; 6.056  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 5.776  ; 5.776  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 5.907  ; 5.907  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 5.883  ; 5.883  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 5.990  ; 5.990  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 6.929  ; 6.929  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 6.929  ; 6.929  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 6.569  ; 6.569  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 6.702  ; 6.702  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 6.682  ; 6.682  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 6.752  ; 6.752  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 6.912  ; 6.912  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 6.772  ; 6.772  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 6.771  ; 6.771  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 5.198  ; 5.198  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 5.404  ; 5.404  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 5.320  ; 5.320  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 5.230  ; 5.230  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 6.390  ; 6.390  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 6.771  ; 6.771  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 6.479  ; 6.479  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 4.461  ; 4.461  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 4.026  ; 4.026  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 4.162  ; 4.162  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 4.335  ; 4.335  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 4.169  ; 4.169  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 4.461  ; 4.461  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 4.316  ; 4.316  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 4.307  ; 4.307  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 4.207  ; 4.207  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 4.057  ; 4.057  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 4.060  ; 4.060  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 4.166  ; 4.166  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 4.183  ; 4.183  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 4.175  ; 4.175  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 4.207  ; 4.207  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 4.196  ; 4.196  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 4.507  ; 4.507  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 4.307  ; 4.307  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 4.241  ; 4.241  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 4.238  ; 4.238  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 4.360  ; 4.360  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 4.315  ; 4.315  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 4.375  ; 4.375  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 4.507  ; 4.507  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 4.738  ; 4.738  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 4.672  ; 4.672  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 4.726  ; 4.726  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 4.716  ; 4.716  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 4.717  ; 4.717  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 4.732  ; 4.732  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 4.738  ; 4.738  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 4.607  ; 4.607  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 4.665  ; 4.665  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 4.361  ; 4.361  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 4.519  ; 4.519  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 4.530  ; 4.530  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 4.510  ; 4.510  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 4.385  ; 4.385  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 4.665  ; 4.665  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 4.519  ; 4.519  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 5.123  ; 5.123  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 4.529  ; 4.529  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 4.510  ; 4.510  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 4.685  ; 4.685  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 4.170  ; 4.170  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 5.123  ; 5.123  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 4.457  ; 4.457  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 4.902  ; 4.902  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 5.064  ; 5.064  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 5.094  ; 5.094  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 5.607  ; 5.607  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 5.524  ; 5.524  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 5.265  ; 5.265  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 5.014  ; 5.014  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 5.607  ; 5.607  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 5.734  ; 5.734  ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 5.734  ; 5.734  ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 5.556  ; 5.556  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 5.556  ; 5.556  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 4.689  ; 4.689  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 3.668  ; 3.668  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 2.847  ; 2.847  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 2.795  ; 2.795  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 2.790  ; 2.790  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 2.837  ; 2.837  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 2.802  ; 2.802  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 2.797  ; 2.797  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 2.723  ; 2.723  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 2.803  ; 2.803  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 2.760  ; 2.760  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 2.846  ; 2.846  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 2.847  ; 2.847  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 2.845  ; 2.845  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 2.840  ; 2.840  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 2.806  ; 2.806  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 2.803  ; 2.803  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 2.815  ; 2.815  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 2.761  ; 2.761  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 2.817  ; 2.817  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 2.814  ; 2.814  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 2.754  ; 2.754  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 2.746  ; 2.746  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 2.737  ; 2.737  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 2.739  ; 2.739  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 2.745  ; 2.745  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 2.657  ; 2.657  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 2.826  ; 2.826  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 2.728  ; 2.728  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 2.714  ; 2.714  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 2.735  ; 2.735  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 2.750  ; 2.750  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 2.732  ; 2.732  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 2.756  ; 2.756  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 2.775  ; 2.775  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 2.519  ; 2.519  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 2.391  ; 2.391  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 2.198  ; 2.198  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 2.199  ; 2.199  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 2.360  ; 2.360  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 2.490  ; 2.490  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 2.364  ; 2.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 2.369  ; 2.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 2.342  ; 2.342  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 2.233  ; 2.233  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 2.519  ; 2.519  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 2.317  ; 2.317  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 2.510  ; 2.510  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 2.500  ; 2.500  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 2.156  ; 2.156  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 2.500  ; 2.500  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 2.305  ; 2.305  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 2.205  ; 2.205  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 2.462  ; 2.462  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 2.314  ; 2.314  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 2.335  ; 2.335  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 2.305  ; 2.305  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 2.369  ; 2.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 2.367  ; 2.367  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 2.354  ; 2.354  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 2.227  ; 2.227  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 2.225  ; 2.225  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 2.220  ; 2.220  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 2.215  ; 2.215  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 2.215  ; 2.215  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 2.101  ; 2.101  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 2.363  ; 2.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 2.235  ; 2.235  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 2.369  ; 2.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 2.103  ; 2.103  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 2.334  ; 2.334  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 2.334  ; 2.334  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 2.211  ; 2.211  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 2.789  ; 2.789  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 2.802  ; 2.802  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 2.921  ; 2.921  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 2.659  ; 2.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 2.346  ; 2.346  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 2.934  ; 2.934  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; -0.164 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; -0.164 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; -0.156 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; -0.156 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.488  ; 2.488  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 2.371  ; 2.371  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 2.365  ; 2.365  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 2.390  ; 2.390  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 2.358  ; 2.358  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 2.169  ; 2.169  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 2.256  ; 2.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 2.134  ; 2.134  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 2.210  ; 2.210  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 2.222  ; 2.222  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 2.219  ; 2.219  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 2.219  ; 2.219  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 2.220  ; 2.220  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 2.189  ; 2.189  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 2.488  ; 2.488  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 2.090  ; 2.090  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 2.479  ; 2.479  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 2.321  ; 2.321  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 2.173  ; 2.173  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 2.356  ; 2.356  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 2.177  ; 2.177  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 2.176  ; 2.176  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 2.030  ; 2.030  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 2.174  ; 2.174  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 2.028  ; 2.028  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 2.202  ; 2.202  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 2.623  ; 2.623  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 2.592  ; 2.592  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 5.365  ; 5.365  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 5.642  ; 5.642  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 5.365  ; 5.365  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 5.736  ; 5.736  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 5.452  ; 5.452  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 5.583  ; 5.583  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 5.553  ; 5.553  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 5.663  ; 5.663  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 5.536  ; 5.536  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 5.894  ; 5.894  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 5.536  ; 5.536  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 5.662  ; 5.662  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 5.649  ; 5.649  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 5.719  ; 5.719  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 5.871  ; 5.871  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 5.738  ; 5.738  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 5.082  ; 5.082  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 5.082  ; 5.082  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 5.288  ; 5.288  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 5.201  ; 5.201  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 5.113  ; 5.113  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 6.274  ; 6.274  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 6.655  ; 6.655  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 6.363  ; 6.363  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 3.815  ; 3.815  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 3.815  ; 3.815  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 3.952  ; 3.952  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 4.117  ; 4.117  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 3.958  ; 3.958  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 4.251  ; 4.251  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 4.099  ; 4.099  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 4.096  ; 4.096  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 3.886  ; 3.886  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 3.886  ; 3.886  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 3.890  ; 3.890  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 3.997  ; 3.997  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 4.010  ; 4.010  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 4.003  ; 4.003  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 4.038  ; 4.038  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 4.028  ; 4.028  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 4.062  ; 4.062  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 4.141  ; 4.141  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 4.069  ; 4.069  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 4.062  ; 4.062  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 4.192  ; 4.192  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 4.145  ; 4.145  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 4.203  ; 4.203  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 4.340  ; 4.340  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 4.481  ; 4.481  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 4.541  ; 4.541  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 4.597  ; 4.597  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 4.590  ; 4.590  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 4.588  ; 4.588  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 4.606  ; 4.606  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 4.612  ; 4.612  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 4.481  ; 4.481  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 4.140  ; 4.140  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 4.140  ; 4.140  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 4.298  ; 4.298  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 4.303  ; 4.303  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 4.290  ; 4.290  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 4.165  ; 4.165  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 4.444  ; 4.444  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 4.299  ; 4.299  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 4.170  ; 4.170  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 4.529  ; 4.529  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 4.510  ; 4.510  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 4.685  ; 4.685  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 4.170  ; 4.170  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 5.123  ; 5.123  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 4.457  ; 4.457  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 4.902  ; 4.902  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 5.064  ; 5.064  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 5.094  ; 5.094  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 5.014  ; 5.014  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 5.524  ; 5.524  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 5.265  ; 5.265  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 5.014  ; 5.014  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 5.424  ; 5.424  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 5.734  ; 5.734  ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 5.734  ; 5.734  ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 4.689  ; 4.689  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 5.556  ; 5.556  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 4.689  ; 4.689  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 3.668  ; 3.668  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 1.302  ; 1.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 1.343  ; 1.343  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 1.356  ; 1.356  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 1.359  ; 1.359  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 1.295  ; 1.295  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 1.288  ; 1.288  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 1.282  ; 1.282  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 2.198  ; 2.198  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 2.391  ; 2.391  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 2.198  ; 2.198  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 2.199  ; 2.199  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 2.360  ; 2.360  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 2.490  ; 2.490  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 2.364  ; 2.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 2.369  ; 2.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 2.342  ; 2.342  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 2.233  ; 2.233  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 2.519  ; 2.519  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 2.317  ; 2.317  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 2.510  ; 2.510  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 2.156  ; 2.156  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 2.156  ; 2.156  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 2.500  ; 2.500  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 2.305  ; 2.305  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 2.205  ; 2.205  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 2.462  ; 2.462  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 2.314  ; 2.314  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 2.335  ; 2.335  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 2.305  ; 2.305  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 2.101  ; 2.101  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 2.367  ; 2.367  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 2.354  ; 2.354  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 2.227  ; 2.227  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 2.225  ; 2.225  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 2.220  ; 2.220  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 2.215  ; 2.215  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 2.215  ; 2.215  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 2.101  ; 2.101  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 2.363  ; 2.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 2.235  ; 2.235  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 2.369  ; 2.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 2.103  ; 2.103  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 2.211  ; 2.211  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 2.334  ; 2.334  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 2.211  ; 2.211  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 2.789  ; 2.789  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 2.802  ; 2.802  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 2.921  ; 2.921  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 2.659  ; 2.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 2.346  ; 2.346  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 2.934  ; 2.934  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; -0.164 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; -0.164 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; -0.156 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; -0.156 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.028  ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 2.371  ; 2.371  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 2.365  ; 2.365  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 2.390  ; 2.390  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 2.358  ; 2.358  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 2.169  ; 2.169  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 2.256  ; 2.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 2.134  ; 2.134  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 2.210  ; 2.210  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 2.222  ; 2.222  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 2.219  ; 2.219  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 2.219  ; 2.219  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 2.220  ; 2.220  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 2.189  ; 2.189  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 2.488  ; 2.488  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 2.090  ; 2.090  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 2.479  ; 2.479  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 2.321  ; 2.321  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 2.173  ; 2.173  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 2.356  ; 2.356  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 2.177  ; 2.177  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 2.176  ; 2.176  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 2.030  ; 2.030  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 2.174  ; 2.174  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 2.028  ; 2.028  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 2.202  ; 2.202  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 2.623  ; 2.623  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 2.592  ; 2.592  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.886 ;    ;    ; 4.886 ;
; iUART_RXD  ; oUART_TXD   ; 5.065 ;    ;    ; 5.065 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.886 ;    ;    ; 4.886 ;
; iUART_RXD  ; oUART_TXD   ; 5.065 ;    ;    ; 5.065 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+---------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                       ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                            ; -34.927  ; -0.063 ; -3.959   ; 0.920   ; 0.953               ;
;  CCD_MCLK                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 37.223              ;
;  CCD_PIXCLK                                 ; -34.927  ; 0.215  ; -3.959   ; 1.564   ; 5.953               ;
;  N/C                                        ; -4.572   ; 1.240  ; N/A      ; N/A     ; N/A                 ;
;  iCLK_50                                    ; 14.374   ; -0.063 ; 12.790   ; 0.920   ; 9.000               ;
;  iCLK_50_2                                  ; N/A      ; N/A    ; N/A      ; N/A     ; 10.000              ;
;  iCLK_50_3                                  ; N/A      ; N/A    ; N/A      ; N/A     ; 10.000              ;
;  oDRAM0_CLK                                 ; N/A      ; N/A    ; N/A      ; N/A     ; 3.889               ;
;  sdram_pll:u6|altpll:altpll_component|_clk0 ; -0.330   ; 0.215  ; 1.653    ; 3.914   ; 0.953               ;
;  sdram_pll:u6|altpll:altpll_component|_clk1 ; N/A      ; N/A    ; N/A      ; N/A     ; 3.333               ;
;  vga_pll:u5|altpll:altpll_component|_clk0   ; 20.044   ; 0.215  ; 13.295   ; 15.580  ; 12.873              ;
; Design-wide TNS                             ; -869.041 ; -0.063 ; -900.839 ; 0.0     ; 0.0                 ;
;  CCD_MCLK                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CCD_PIXCLK                                 ; -720.477 ; 0.000  ; -900.839 ; 0.000   ; 0.000               ;
;  N/C                                        ; -142.002 ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  iCLK_50                                    ; 0.000    ; -0.063 ; 0.000    ; 0.000   ; 0.000               ;
;  iCLK_50_2                                  ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  iCLK_50_3                                  ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  oDRAM0_CLK                                 ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  sdram_pll:u6|altpll:altpll_component|_clk0 ; -6.562   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  sdram_pll:u6|altpll:altpll_component|_clk1 ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  vga_pll:u5|altpll:altpll_component|_clk0   ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                           ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; -0.923 ; -0.923 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; -0.933 ; -0.933 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; -0.928 ; -0.928 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; -0.871 ; -0.871 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; -0.879 ; -0.879 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; -0.859 ; -0.859 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; -0.906 ; -0.906 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; -0.916 ; -0.916 ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; -0.936 ; -0.936 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; 2.906  ; 2.906  ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; 2.640  ; 2.640  ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; 8.973  ; 8.973  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; 8.900  ; 8.900  ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; 8.973  ; 8.973  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; 4.877  ; 4.877  ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; 4.877  ; 4.877  ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; 6.232  ; 6.232  ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; 6.232  ; 6.232  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; 1.286  ; 1.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; 1.276  ; 1.276  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; 1.267  ; 1.267  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; 1.222  ; 1.222  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; 1.262  ; 1.262  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; 1.229  ; 1.229  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; 1.246  ; 1.246  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; 1.256  ; 1.256  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; 1.254  ; 1.254  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; 1.270  ; 1.270  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; 1.268  ; 1.268  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; 1.296  ; 1.296  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; 1.317  ; 1.317  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; 1.310  ; 1.310  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; 1.330  ; 1.330  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; 7.254  ; 7.254  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; 7.254  ; 7.254  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------+
; GPIO_1[*]    ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[0]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[1]   ; CCD_PIXCLK ; 1.599  ; 1.599  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[2]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[3]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[4]   ; CCD_PIXCLK ; 1.609  ; 1.609  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[5]   ; CCD_PIXCLK ; 1.602  ; 1.602  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[6]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[7]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[8]   ; CCD_PIXCLK ; 1.544  ; 1.544  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[9]   ; CCD_PIXCLK ; 1.553  ; 1.553  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[10]  ; CCD_PIXCLK ; 1.533  ; 1.533  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[11]  ; CCD_PIXCLK ; 1.578  ; 1.578  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[17]  ; CCD_PIXCLK ; 1.590  ; 1.590  ; Rise       ; CCD_PIXCLK                                 ;
;  GPIO_1[18]  ; CCD_PIXCLK ; 1.610  ; 1.610  ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[2]     ; CCD_PIXCLK ; -1.445 ; -1.445 ; Rise       ; CCD_PIXCLK                                 ;
;  iKEY[3]     ; CCD_PIXCLK ; -1.329 ; -1.329 ; Rise       ; CCD_PIXCLK                                 ;
; iSW[*]       ; CCD_PIXCLK ; -3.244 ; -3.244 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[1]      ; CCD_PIXCLK ; -3.244 ; -3.244 ; Rise       ; CCD_PIXCLK                                 ;
;  iSW[2]      ; CCD_PIXCLK ; -3.453 ; -3.453 ; Rise       ; CCD_PIXCLK                                 ;
; iKEY[*]      ; iCLK_50    ; -1.670 ; -1.670 ; Rise       ; iCLK_50                                    ;
;  iKEY[1]     ; iCLK_50    ; -1.670 ; -1.670 ; Rise       ; iCLK_50                                    ;
; iSW[*]       ; iCLK_50    ; -2.223 ; -2.223 ; Rise       ; iCLK_50                                    ;
;  iSW[0]      ; iCLK_50    ; -2.223 ; -2.223 ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]   ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; iCLK_50_3  ; -0.730 ; -0.730 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; iCLK_50_3  ; -0.720 ; -0.720 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; iCLK_50_3  ; -0.712 ; -0.712 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; iCLK_50_3  ; -0.669 ; -0.669 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; iCLK_50_3  ; -0.709 ; -0.709 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; iCLK_50_3  ; -0.676 ; -0.676 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; iCLK_50_3  ; -0.693 ; -0.693 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; iCLK_50_3  ; -0.703 ; -0.703 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18] ; iCLK_50_3  ; -0.697 ; -0.697 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20] ; iCLK_50_3  ; -0.704 ; -0.704 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22] ; iCLK_50_3  ; -0.714 ; -0.714 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23] ; iCLK_50_3  ; -0.711 ; -0.711 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25] ; iCLK_50_3  ; -0.740 ; -0.740 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28] ; iCLK_50_3  ; -0.759 ; -0.759 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29] ; iCLK_50_3  ; -0.752 ; -0.752 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30] ; iCLK_50_3  ; -0.772 ; -0.772 ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; iSW[*]       ; iCLK_50_2  ; -3.979 ; -3.979 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  iSW[0]      ; iCLK_50_2  ; -3.979 ; -3.979 ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+--------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 11.086 ; 11.086 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 10.978 ; 10.978 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 10.357 ; 10.357 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 11.086 ; 11.086 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 10.567 ; 10.567 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 10.816 ; 10.816 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 10.806 ; 10.806 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 11.041 ; 11.041 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 13.300 ; 13.300 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 13.300 ; 13.300 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 12.545 ; 12.545 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 12.779 ; 12.779 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 12.795 ; 12.795 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 12.970 ; 12.970 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 13.271 ; 13.271 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 13.009 ; 13.009 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 12.867 ; 12.867 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 9.569  ; 9.569  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 10.021 ; 10.021 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 9.812  ; 9.812  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 9.597  ; 9.597  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 11.977 ; 11.977 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 12.867 ; 12.867 ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 12.145 ; 12.145 ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 8.250  ; 8.250  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 7.322  ; 7.322  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 7.591  ; 7.591  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 7.930  ; 7.930  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 7.632  ; 7.632  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 8.250  ; 8.250  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 7.938  ; 7.938  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 7.934  ; 7.934  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 7.663  ; 7.663  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 7.347  ; 7.347  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 7.359  ; 7.359  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 7.617  ; 7.617  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 7.638  ; 7.638  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 7.627  ; 7.627  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 7.663  ; 7.663  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 7.651  ; 7.651  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 8.303  ; 8.303  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 7.868  ; 7.868  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 7.711  ; 7.711  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 7.671  ; 7.671  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 7.991  ; 7.991  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 7.875  ; 7.875  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 7.999  ; 7.999  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 8.303  ; 8.303  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 8.736  ; 8.736  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 8.597  ; 8.597  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 8.723  ; 8.723  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 8.716  ; 8.716  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 8.713  ; 8.713  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 8.723  ; 8.723  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 8.736  ; 8.736  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 8.443  ; 8.443  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 8.640  ; 8.640  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 7.974  ; 7.974  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 8.325  ; 8.325  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 8.324  ; 8.324  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 8.305  ; 8.305  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 8.000  ; 8.000  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 8.640  ; 8.640  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 8.314  ; 8.314  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 9.425  ; 9.425  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 8.350  ; 8.350  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 8.317  ; 8.317  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 8.671  ; 8.671  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 7.449  ; 7.449  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 9.425  ; 9.425  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 8.066  ; 8.066  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 8.918  ; 8.918  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 9.319  ; 9.319  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 9.289  ; 9.289  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 10.508 ; 10.508 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 10.126 ; 10.126 ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 9.521  ; 9.521  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 8.952  ; 8.952  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 10.508 ; 10.508 ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 11.137 ; 11.137 ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 11.137 ; 11.137 ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 10.417 ; 10.417 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 10.417 ; 10.417 ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 9.013  ; 9.013  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 6.818  ; 6.818  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 5.572  ; 5.572  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 5.471  ; 5.471  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 5.442  ; 5.442  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 5.562  ; 5.562  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 5.483  ; 5.483  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 5.468  ; 5.468  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 5.279  ; 5.279  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 5.472  ; 5.472  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 5.403  ; 5.403  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 5.518  ; 5.518  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 5.572  ; 5.572  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 5.571  ; 5.571  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 5.519  ; 5.519  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 5.462  ; 5.462  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 5.457  ; 5.457  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 5.474  ; 5.474  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 5.315  ; 5.315  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 5.552  ; 5.552  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 5.541  ; 5.541  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 5.420  ; 5.420  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 5.408  ; 5.408  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 5.398  ; 5.398  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 5.388  ; 5.388  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 5.404  ; 5.404  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 5.161  ; 5.161  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 5.478  ; 5.478  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 5.380  ; 5.380  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 5.357  ; 5.357  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 5.355  ; 5.355  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 5.403  ; 5.403  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 5.380  ; 5.380  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 5.407  ; 5.407  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 5.502  ; 5.502  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 4.906  ; 4.906  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 4.603  ; 4.603  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 4.244  ; 4.244  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 4.237  ; 4.237  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 4.572  ; 4.572  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 4.849  ; 4.849  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 4.577  ; 4.577  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 4.576  ; 4.576  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 4.541  ; 4.541  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 4.279  ; 4.279  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 4.906  ; 4.906  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 4.523  ; 4.523  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 4.876  ; 4.876  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 4.874  ; 4.874  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 4.117  ; 4.117  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 4.874  ; 4.874  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 4.507  ; 4.507  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 4.247  ; 4.247  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 4.824  ; 4.824  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 4.515  ; 4.515  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 4.543  ; 4.543  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 4.508  ; 4.508  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 4.601  ; 4.601  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 4.601  ; 4.601  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 4.584  ; 4.584  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 4.302  ; 4.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 4.308  ; 4.308  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 4.292  ; 4.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 4.299  ; 4.299  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 4.299  ; 4.299  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 4.016  ; 4.016  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 4.599  ; 4.599  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 4.325  ; 4.325  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 4.600  ; 4.600  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 4.017  ; 4.017  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 4.566  ; 4.566  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 4.566  ; 4.566  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 4.286  ; 4.286  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 5.425  ; 5.425  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 5.493  ; 5.493  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 5.687  ; 5.687  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 5.123  ; 5.123  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 4.565  ; 4.565  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 5.733  ; 5.733  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; 1.169  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; 1.169  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; 1.176  ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; 1.176  ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 4.878  ; 4.878  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 4.587  ; 4.587  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 4.582  ; 4.582  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 4.613  ; 4.613  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 4.566  ; 4.566  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 2.630  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 4.118  ; 4.118  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 4.353  ; 4.353  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 4.073  ; 4.073  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 4.264  ; 4.264  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 4.273  ; 4.273  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 4.283  ; 4.283  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 4.284  ; 4.284  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 4.284  ; 4.284  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 4.240  ; 4.240  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 4.878  ; 4.878  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 3.999  ; 3.999  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 4.859  ; 4.859  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 4.536  ; 4.536  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 4.233  ; 4.233  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 4.591  ; 4.591  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 4.240  ; 4.240  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 4.241  ; 4.241  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 3.930  ; 3.930  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 4.237  ; 4.237  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 3.926  ; 3.926  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 4.272  ; 4.272  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 5.046  ; 5.046  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 5.008  ; 5.008  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 2.630  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------+
; oHEX0_D[*]     ; CCD_PIXCLK ; 5.365  ; 5.365  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[0]    ; CCD_PIXCLK ; 5.642  ; 5.642  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[1]    ; CCD_PIXCLK ; 5.365  ; 5.365  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[2]    ; CCD_PIXCLK ; 5.736  ; 5.736  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[3]    ; CCD_PIXCLK ; 5.452  ; 5.452  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[4]    ; CCD_PIXCLK ; 5.583  ; 5.583  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[5]    ; CCD_PIXCLK ; 5.553  ; 5.553  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX0_D[6]    ; CCD_PIXCLK ; 5.663  ; 5.663  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX1_D[*]     ; CCD_PIXCLK ; 5.536  ; 5.536  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[0]    ; CCD_PIXCLK ; 5.894  ; 5.894  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[1]    ; CCD_PIXCLK ; 5.536  ; 5.536  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[2]    ; CCD_PIXCLK ; 5.662  ; 5.662  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[3]    ; CCD_PIXCLK ; 5.649  ; 5.649  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[4]    ; CCD_PIXCLK ; 5.719  ; 5.719  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[5]    ; CCD_PIXCLK ; 5.871  ; 5.871  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX1_D[6]    ; CCD_PIXCLK ; 5.738  ; 5.738  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX2_D[*]     ; CCD_PIXCLK ; 5.082  ; 5.082  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[0]    ; CCD_PIXCLK ; 5.082  ; 5.082  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[1]    ; CCD_PIXCLK ; 5.288  ; 5.288  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[2]    ; CCD_PIXCLK ; 5.201  ; 5.201  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[3]    ; CCD_PIXCLK ; 5.113  ; 5.113  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[4]    ; CCD_PIXCLK ; 6.274  ; 6.274  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[5]    ; CCD_PIXCLK ; 6.655  ; 6.655  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX2_D[6]    ; CCD_PIXCLK ; 6.363  ; 6.363  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX3_D[*]     ; CCD_PIXCLK ; 3.815  ; 3.815  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[0]    ; CCD_PIXCLK ; 3.815  ; 3.815  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[1]    ; CCD_PIXCLK ; 3.952  ; 3.952  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[2]    ; CCD_PIXCLK ; 4.117  ; 4.117  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[3]    ; CCD_PIXCLK ; 3.958  ; 3.958  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[4]    ; CCD_PIXCLK ; 4.251  ; 4.251  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[5]    ; CCD_PIXCLK ; 4.099  ; 4.099  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX3_D[6]    ; CCD_PIXCLK ; 4.096  ; 4.096  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX4_D[*]     ; CCD_PIXCLK ; 3.886  ; 3.886  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[0]    ; CCD_PIXCLK ; 3.886  ; 3.886  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[1]    ; CCD_PIXCLK ; 3.890  ; 3.890  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[2]    ; CCD_PIXCLK ; 3.997  ; 3.997  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[3]    ; CCD_PIXCLK ; 4.010  ; 4.010  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[4]    ; CCD_PIXCLK ; 4.003  ; 4.003  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[5]    ; CCD_PIXCLK ; 4.038  ; 4.038  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX4_D[6]    ; CCD_PIXCLK ; 4.028  ; 4.028  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX5_D[*]     ; CCD_PIXCLK ; 4.062  ; 4.062  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[0]    ; CCD_PIXCLK ; 4.141  ; 4.141  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[1]    ; CCD_PIXCLK ; 4.069  ; 4.069  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[2]    ; CCD_PIXCLK ; 4.062  ; 4.062  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[3]    ; CCD_PIXCLK ; 4.192  ; 4.192  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[4]    ; CCD_PIXCLK ; 4.145  ; 4.145  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[5]    ; CCD_PIXCLK ; 4.203  ; 4.203  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX5_D[6]    ; CCD_PIXCLK ; 4.340  ; 4.340  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX6_D[*]     ; CCD_PIXCLK ; 4.481  ; 4.481  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[0]    ; CCD_PIXCLK ; 4.541  ; 4.541  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[1]    ; CCD_PIXCLK ; 4.597  ; 4.597  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[2]    ; CCD_PIXCLK ; 4.590  ; 4.590  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[3]    ; CCD_PIXCLK ; 4.588  ; 4.588  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[4]    ; CCD_PIXCLK ; 4.606  ; 4.606  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[5]    ; CCD_PIXCLK ; 4.612  ; 4.612  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX6_D[6]    ; CCD_PIXCLK ; 4.481  ; 4.481  ; Rise       ; CCD_PIXCLK                                 ;
; oHEX7_D[*]     ; CCD_PIXCLK ; 4.140  ; 4.140  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[0]    ; CCD_PIXCLK ; 4.140  ; 4.140  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[1]    ; CCD_PIXCLK ; 4.298  ; 4.298  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[2]    ; CCD_PIXCLK ; 4.303  ; 4.303  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[3]    ; CCD_PIXCLK ; 4.290  ; 4.290  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[4]    ; CCD_PIXCLK ; 4.165  ; 4.165  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[5]    ; CCD_PIXCLK ; 4.444  ; 4.444  ; Rise       ; CCD_PIXCLK                                 ;
;  oHEX7_D[6]    ; CCD_PIXCLK ; 4.299  ; 4.299  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDG[*]       ; CCD_PIXCLK ; 4.170  ; 4.170  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[0]      ; CCD_PIXCLK ; 4.529  ; 4.529  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[1]      ; CCD_PIXCLK ; 4.510  ; 4.510  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[2]      ; CCD_PIXCLK ; 4.685  ; 4.685  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[3]      ; CCD_PIXCLK ; 4.170  ; 4.170  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[4]      ; CCD_PIXCLK ; 5.123  ; 5.123  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[5]      ; CCD_PIXCLK ; 4.457  ; 4.457  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[6]      ; CCD_PIXCLK ; 4.902  ; 4.902  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[7]      ; CCD_PIXCLK ; 5.064  ; 5.064  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDG[8]      ; CCD_PIXCLK ; 5.094  ; 5.094  ; Rise       ; CCD_PIXCLK                                 ;
; oLEDR[*]       ; CCD_PIXCLK ; 5.014  ; 5.014  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[0]      ; CCD_PIXCLK ; 5.524  ; 5.524  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[1]      ; CCD_PIXCLK ; 5.265  ; 5.265  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[10]     ; CCD_PIXCLK ; 5.014  ; 5.014  ; Rise       ; CCD_PIXCLK                                 ;
;  oLEDR[11]     ; CCD_PIXCLK ; 5.424  ; 5.424  ; Rise       ; CCD_PIXCLK                                 ;
; GPIO_0[*]      ; iCLK_50    ; 5.734  ; 5.734  ; Rise       ; iCLK_50                                    ;
;  GPIO_0[2]     ; iCLK_50    ; 5.734  ; 5.734  ; Rise       ; iCLK_50                                    ;
; GPIO_1[*]      ; iCLK_50    ; 4.689  ; 4.689  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[14]    ; iCLK_50    ; 5.556  ; 5.556  ; Rise       ; iCLK_50                                    ;
;  GPIO_1[20]    ; iCLK_50    ; 4.689  ; 4.689  ; Rise       ; iCLK_50                                    ;
; GPIO_CLKOUT_N1 ; iCLK_50    ; 3.668  ; 3.668  ; Rise       ; iCLK_50                                    ;
; DRAM_DQ[*]     ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; iCLK_50_3  ; 1.290  ; 1.290  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; iCLK_50_3  ; 1.302  ; 1.302  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; iCLK_50_3  ; 1.312  ; 1.312  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; iCLK_50_3  ; 1.340  ; 1.340  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; iCLK_50_3  ; 1.343  ; 1.343  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; iCLK_50_3  ; 1.363  ; 1.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; iCLK_50_3  ; 1.356  ; 1.356  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; iCLK_50_3  ; 1.359  ; 1.359  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; iCLK_50_3  ; 1.369  ; 1.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[16]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[17]   ; iCLK_50_3  ; 1.316  ; 1.316  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[18]   ; iCLK_50_3  ; 1.295  ; 1.295  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[19]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[20]   ; iCLK_50_3  ; 1.288  ; 1.288  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[21]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[22]   ; iCLK_50_3  ; 1.298  ; 1.298  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[23]   ; iCLK_50_3  ; 1.281  ; 1.281  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[24]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[25]   ; iCLK_50_3  ; 1.292  ; 1.292  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[26]   ; iCLK_50_3  ; 1.282  ; 1.282  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[27]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[28]   ; iCLK_50_3  ; 1.273  ; 1.273  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[29]   ; iCLK_50_3  ; 1.240  ; 1.240  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[30]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[31]   ; iCLK_50_3  ; 1.260  ; 1.260  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_A[*]    ; iCLK_50_3  ; 2.198  ; 2.198  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[0]   ; iCLK_50_3  ; 2.391  ; 2.391  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[1]   ; iCLK_50_3  ; 2.198  ; 2.198  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[2]   ; iCLK_50_3  ; 2.199  ; 2.199  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[3]   ; iCLK_50_3  ; 2.360  ; 2.360  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[4]   ; iCLK_50_3  ; 2.490  ; 2.490  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[5]   ; iCLK_50_3  ; 2.364  ; 2.364  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[6]   ; iCLK_50_3  ; 2.369  ; 2.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[7]   ; iCLK_50_3  ; 2.342  ; 2.342  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[8]   ; iCLK_50_3  ; 2.233  ; 2.233  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[9]   ; iCLK_50_3  ; 2.519  ; 2.519  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[10]  ; iCLK_50_3  ; 2.317  ; 2.317  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_A[11]  ; iCLK_50_3  ; 2.510  ; 2.510  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_BA[*]   ; iCLK_50_3  ; 2.156  ; 2.156  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[0]  ; iCLK_50_3  ; 2.156  ; 2.156  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM0_BA[1]  ; iCLK_50_3  ; 2.500  ; 2.500  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CAS_N   ; iCLK_50_3  ; 2.305  ; 2.305  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CS_N    ; iCLK_50_3  ; 2.205  ; 2.205  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_LDQM0   ; iCLK_50_3  ; 2.462  ; 2.462  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_RAS_N   ; iCLK_50_3  ; 2.314  ; 2.314  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_UDQM1   ; iCLK_50_3  ; 2.335  ; 2.335  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_WE_N    ; iCLK_50_3  ; 2.305  ; 2.305  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_A[*]    ; iCLK_50_3  ; 2.101  ; 2.101  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[0]   ; iCLK_50_3  ; 2.367  ; 2.367  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[1]   ; iCLK_50_3  ; 2.354  ; 2.354  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[2]   ; iCLK_50_3  ; 2.227  ; 2.227  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[3]   ; iCLK_50_3  ; 2.225  ; 2.225  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[4]   ; iCLK_50_3  ; 2.220  ; 2.220  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[5]   ; iCLK_50_3  ; 2.215  ; 2.215  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[6]   ; iCLK_50_3  ; 2.215  ; 2.215  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[7]   ; iCLK_50_3  ; 2.101  ; 2.101  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[8]   ; iCLK_50_3  ; 2.363  ; 2.363  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[9]   ; iCLK_50_3  ; 2.235  ; 2.235  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[10]  ; iCLK_50_3  ; 2.369  ; 2.369  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_A[11]  ; iCLK_50_3  ; 2.103  ; 2.103  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_BA[*]   ; iCLK_50_3  ; 2.211  ; 2.211  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[0]  ; iCLK_50_3  ; 2.334  ; 2.334  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
;  oDRAM1_BA[1]  ; iCLK_50_3  ; 2.211  ; 2.211  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CAS_N   ; iCLK_50_3  ; 2.789  ; 2.789  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_CS_N    ; iCLK_50_3  ; 2.802  ; 2.802  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_LDQM0   ; iCLK_50_3  ; 2.921  ; 2.921  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_RAS_N   ; iCLK_50_3  ; 2.659  ; 2.659  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_UDQM1   ; iCLK_50_3  ; 2.346  ; 2.346  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM1_WE_N    ; iCLK_50_3  ; 2.934  ; 2.934  ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk0 ;
; oDRAM0_CLK     ; iCLK_50_3  ; -0.164 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM0_CLK     ; iCLK_50_3  ;        ; -0.164 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk1 ;
; oDRAM1_CLK     ; iCLK_50_3  ; -0.156 ;        ; Rise       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; oDRAM1_CLK     ; iCLK_50_3  ;        ; -0.156 ; Fall       ; sdram_pll:u6|altpll:altpll_component|_clk2 ;
; GPIO_0[*]      ; iCLK_50_2  ; 2.028  ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[3]     ; iCLK_50_2  ; 2.371  ; 2.371  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[4]     ; iCLK_50_2  ; 2.365  ; 2.365  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[5]     ; iCLK_50_2  ; 2.390  ; 2.390  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[6]     ; iCLK_50_2  ; 2.358  ; 2.358  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ;        ; 1.357  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[8]     ; iCLK_50_2  ; 2.169  ; 2.169  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[9]     ; iCLK_50_2  ; 2.256  ; 2.256  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[10]    ; iCLK_50_2  ; 2.134  ; 2.134  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[11]    ; iCLK_50_2  ; 2.210  ; 2.210  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[12]    ; iCLK_50_2  ; 2.222  ; 2.222  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[13]    ; iCLK_50_2  ; 2.219  ; 2.219  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[14]    ; iCLK_50_2  ; 2.219  ; 2.219  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[15]    ; iCLK_50_2  ; 2.220  ; 2.220  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[16]    ; iCLK_50_2  ; 2.189  ; 2.189  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[17]    ; iCLK_50_2  ; 2.488  ; 2.488  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[18]    ; iCLK_50_2  ; 2.090  ; 2.090  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[19]    ; iCLK_50_2  ; 2.479  ; 2.479  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[20]    ; iCLK_50_2  ; 2.321  ; 2.321  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[21]    ; iCLK_50_2  ; 2.173  ; 2.173  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[22]    ; iCLK_50_2  ; 2.356  ; 2.356  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[23]    ; iCLK_50_2  ; 2.177  ; 2.177  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[24]    ; iCLK_50_2  ; 2.176  ; 2.176  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[25]    ; iCLK_50_2  ; 2.030  ; 2.030  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[26]    ; iCLK_50_2  ; 2.174  ; 2.174  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[27]    ; iCLK_50_2  ; 2.028  ; 2.028  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[28]    ; iCLK_50_2  ; 2.202  ; 2.202  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_N0 ; iCLK_50_2  ; 2.623  ; 2.623  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_CLKOUT_P0 ; iCLK_50_2  ; 2.592  ; 2.592  ; Rise       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
; GPIO_0[*]      ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
;  GPIO_0[7]     ; iCLK_50_2  ; 1.357  ;        ; Fall       ; vga_pll:u5|altpll:altpll_component|_clk0   ;
+----------------+------------+--------+--------+------------+--------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 8.567 ;    ;    ; 8.567 ;
; iUART_RXD  ; oUART_TXD   ; 8.893 ;    ;    ; 8.893 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; iKEY[0]    ; GPIO_0[29]  ; 4.886 ;    ;    ; 4.886 ;
; iUART_RXD  ; oUART_TXD   ; 5.065 ;    ;    ; 5.065 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; CCD_PIXCLK                                 ; CCD_PIXCLK                                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; CCD_PIXCLK                                 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 3072         ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C                                        ; 128          ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 13843        ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path   ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 8342         ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
; CCD_PIXCLK                                 ; CCD_PIXCLK                                 ; > 2147483647 ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; CCD_PIXCLK                                 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 3072         ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; N/C                                        ; 128          ; 0        ; 0        ; 0        ;
; CCD_PIXCLK                                 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 20           ; 0        ; 0        ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 13843        ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path   ; 0        ; 0        ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path   ; 0        ; 0        ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 8342         ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; iCLK_50                                    ; CCD_PIXCLK                                 ; 277        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 538        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path ; 0        ; false path ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0          ; 60       ; 0          ; 0        ;
; iCLK_50                                    ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path ; 0        ; false path ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 0          ; 30       ; 0          ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                       ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
; iCLK_50                                    ; CCD_PIXCLK                                 ; 277        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; iCLK_50                                    ; 538        ; 0        ; 0          ; 0        ;
; iCLK_50                                    ; sdram_pll:u6|altpll:altpll_component|_clk0 ; false path ; 0        ; false path ; 0        ;
; sdram_pll:u6|altpll:altpll_component|_clk0 ; sdram_pll:u6|altpll:altpll_component|_clk0 ; 0          ; 60       ; 0          ; 0        ;
; iCLK_50                                    ; vga_pll:u5|altpll:altpll_component|_clk0   ; false path ; 0        ; false path ; 0        ;
; vga_pll:u5|altpll:altpll_component|_clk0   ; vga_pll:u5|altpll:altpll_component|_clk0   ; 0          ; 30       ; 0          ; 0        ;
+--------------------------------------------+--------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 10    ; 48   ;
; Unconstrained Input Port Paths  ; 158   ; 196  ;
; Unconstrained Output Ports      ; 148   ; 148  ;
; Unconstrained Output Port Paths ; 330   ; 330  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 24 17:26:29 2016
Info: Command: quartus_sta DE2_70 -c DE2_70
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_m2o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info (332104): Reading SDC File: 'DE2_70.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {sdram_pll:u6|altpll:altpll_component|_clk0} {u6|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name {sdram_pll:u6|altpll:altpll_component|_clk1} {u6|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|pll|inclk[0]} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name {sdram_pll:u6|altpll:altpll_component|_clk2} {u6|altpll_component|pll|clk[2]}
    Info (332110): create_generated_clock -source {u5|altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {vga_pll:u5|altpll:altpll_component|_clk0} {u5|altpll_component|pll|clk[0]}
Warning (332174): Ignored filter at DE2_70.sdc(100): CCD_Capture:u2|mCCD_DATA could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(100): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u2|mCCD_DATA}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(101): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u2|mCCD_DATA}]
Warning (332174): Ignored filter at DE2_70.sdc(103): CCD_Capture:u3|Pre_FVAL could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(103): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u3|Pre_FVAL}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(104): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u3|Pre_FVAL}]
Warning (332174): Ignored filter at DE2_70.sdc(106): CCD_Capture:u3|mCCD_LVAL could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(106): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {CCD_Capture:u3|mCCD_LVAL}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(107): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {CCD_Capture:u3|mCCD_LVAL}]
Warning (332174): Ignored filter at DE2_70.sdc(112): Sdram_Control_4Port:u6|mDATAOUT could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(112): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {Sdram_Control_4Port:u6|mDATAOUT}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(113): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {Sdram_Control_4Port:u6|mDATAOUT}]
Warning (332174): Ignored filter at DE2_70.sdc(115): Sdram_Control_4Port:u11|mDATAOUT could not be matched with a port
Warning (332049): Ignored set_output_delay at DE2_70.sdc(115): Argument <targets> is an empty collection
    Info (332050): set_output_delay 0.0 -clock "N/C" [get_ports {Sdram_Control_4Port:u11|mDATAOUT}]
Warning (332049): Ignored set_max_delay at DE2_70.sdc(116): Argument <to> is an empty collection
    Info (332050): set_max_delay 1 -from [get_keepers *] -to [get_ports {Sdram_Control_4Port:u11|mDATAOUT}]
Warning (332174): Ignored filter at DE2_70.sdc(126): GPIO_CLKOUT_N1 could not be matched with a clock
Warning (332174): Ignored filter at DE2_70.sdc(126): GPIO_CLKIN_N1 could not be matched with a clock
Warning (332060): Node: Reset_Delay:u1|oRST_1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u9|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -34.927
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -34.927      -720.477 CCD_PIXCLK 
    Info (332119):    -4.572      -142.002 N/C 
    Info (332119):    -0.330        -6.562 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    14.374         0.000 iCLK_50 
    Info (332119):    20.044         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case hold slack is -0.063
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.063        -0.063 iCLK_50 
    Info (332119):     0.391         0.000 CCD_PIXCLK 
    Info (332119):     0.391         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     0.391         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):     2.476         0.000 N/C 
Info (332146): Worst-case recovery slack is -3.959
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.959      -900.839 CCD_PIXCLK 
    Info (332119):     1.653         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    12.790         0.000 iCLK_50 
    Info (332119):    13.295         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case removal slack is 1.522
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.522         0.000 iCLK_50 
    Info (332119):     2.545         0.000 CCD_PIXCLK 
    Info (332119):     4.364         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    16.031         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case minimum pulse width slack is 0.953
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.953         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     3.333         0.000 sdram_pll:u6|altpll:altpll_component|_clk1 
    Info (332119):     3.889         0.000 oDRAM0_CLK 
    Info (332119):     5.953         0.000 CCD_PIXCLK 
    Info (332119):     9.000         0.000 iCLK_50 
    Info (332119):    10.000         0.000 iCLK_50_2 
    Info (332119):    10.000         0.000 iCLK_50_3 
    Info (332119):    12.873         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    37.223         0.000 CCD_MCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -34.927
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -34.927 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : RAW2RGB:u3|rRed[3]
    Info (332115): To Node      : Greyscale:wine1|ogrey_checkd1[0]
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.821      2.821  R        clock network delay
    Info (332115):      3.071      0.250     uTco  RAW2RGB:u3|rRed[3]
    Info (332115):      3.071      0.000 FF  CELL  u3|rRed[3]|regout
    Info (332115):      3.483      0.412 FF    IC  wine1|Mult0|mult_core|romout[0][4]~23|dataa
    Info (332115):      3.921      0.438 FF  CELL  wine1|Mult0|mult_core|romout[0][4]~23|combout
    Info (332115):      4.379      0.458 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0|datab
    Info (332115):      4.772      0.393 FF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0|cout
    Info (332115):      4.772      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2|cin
    Info (332115):      4.843      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2|cout
    Info (332115):      4.843      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4|cin
    Info (332115):      4.914      0.071 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4|cout
    Info (332115):      4.914      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|cin
    Info (332115):      4.985      0.071 FR  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6|cout
    Info (332115):      4.985      0.000 RR    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cin
    Info (332115):      5.056      0.071 RF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8|cout
    Info (332115):      5.056      0.000 FF    IC  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|cin
    Info (332115):      5.466      0.410 FF  CELL  wine1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10|combout
    Info (332115):      6.450      0.984 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2|datab
    Info (332115):      6.843      0.393 FR  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2|cout
    Info (332115):      6.843      0.000 RR    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4|cin
    Info (332115):      6.914      0.071 RF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4|cout
    Info (332115):      6.914      0.000 FF    IC  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6|cin
    Info (332115):      7.324      0.410 FF  CELL  wine1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6|combout
    Info (332115):      8.293      0.969 FF    IC  wine1|Add0~20|dataa
    Info (332115):      8.707      0.414 FF  CELL  wine1|Add0~20|cout
    Info (332115):      8.707      0.000 FF    IC  wine1|Add0~22|cin
    Info (332115):      8.853      0.146 FR  CELL  wine1|Add0~22|cout
    Info (332115):      8.853      0.000 RR    IC  wine1|Add0~24|cin
    Info (332115):      9.263      0.410 RR  CELL  wine1|Add0~24|combout
    Info (332115):      9.960      0.697 RR    IC  wine1|Add1~22|datab
    Info (332115):     10.445      0.485 RF  CELL  wine1|Add1~22|cout
    Info (332115):     10.445      0.000 FF    IC  wine1|Add1~24|cin
    Info (332115):     10.516      0.071 FR  CELL  wine1|Add1~24|cout
    Info (332115):     10.516      0.000 RR    IC  wine1|Add1~26|cin
    Info (332115):     10.587      0.071 RF  CELL  wine1|Add1~26|cout
    Info (332115):     10.587      0.000 FF    IC  wine1|Add1~28|cin
    Info (332115):     10.658      0.071 FR  CELL  wine1|Add1~28|cout
    Info (332115):     10.658      0.000 RR    IC  wine1|Add1~30|cin
    Info (332115):     10.729      0.071 RF  CELL  wine1|Add1~30|cout
    Info (332115):     10.729      0.000 FF    IC  wine1|Add1~32|cin
    Info (332115):     11.139      0.410 FF  CELL  wine1|Add1~32|combout
    Info (332115):     11.628      0.489 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~4|dataa
    Info (332115):     12.042      0.414 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~4|cout
    Info (332115):     12.042      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~6|cin
    Info (332115):     12.201      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~6|cout
    Info (332115):     12.201      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~8|cin
    Info (332115):     12.272      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~8|cout
    Info (332115):     12.272      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~10|cin
    Info (332115):     12.343      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~10|cout
    Info (332115):     12.343      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12|cin
    Info (332115):     12.414      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~12|cout
    Info (332115):     12.414      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14|cin
    Info (332115):     12.485      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~14|cout
    Info (332115):     12.485      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16|cin
    Info (332115):     12.556      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16|cout
    Info (332115):     12.556      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cin
    Info (332115):     12.627      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cout
    Info (332115):     12.627      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cin
    Info (332115):     12.698      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cout
    Info (332115):     12.698      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|cin
    Info (332115):     13.108      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|combout
    Info (332115):     13.571      0.463 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[214]~410|datad
    Info (332115):     13.721      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[214]~410|combout
    Info (332115):     14.711      0.990 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2|datab
    Info (332115):     15.104      0.393 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2|cout
    Info (332115):     15.104      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4|cin
    Info (332115):     15.175      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4|cout
    Info (332115):     15.175      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6|cin
    Info (332115):     15.334      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6|cout
    Info (332115):     15.334      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cin
    Info (332115):     15.405      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cout
    Info (332115):     15.405      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cin
    Info (332115):     15.476      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cout
    Info (332115):     15.476      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cin
    Info (332115):     15.547      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cout
    Info (332115):     15.547      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cin
    Info (332115):     15.618      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cout
    Info (332115):     15.618      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cin
    Info (332115):     15.689      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cout
    Info (332115):     15.689      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cin
    Info (332115):     15.760      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cout
    Info (332115):     15.760      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cin
    Info (332115):     15.831      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cout
    Info (332115):     15.831      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|cin
    Info (332115):     16.241      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|combout
    Info (332115):     17.273      1.032 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[228]~426|datac
    Info (332115):     17.548      0.275 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[228]~426|combout
    Info (332115):     18.287      0.739 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|datab
    Info (332115):     18.680      0.393 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|cout
    Info (332115):     18.680      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cin
    Info (332115):     18.751      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cout
    Info (332115):     18.751      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cin
    Info (332115):     18.822      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cout
    Info (332115):     18.822      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cin
    Info (332115):     18.893      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cout
    Info (332115):     18.893      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cin
    Info (332115):     18.964      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cout
    Info (332115):     18.964      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cin
    Info (332115):     19.035      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cout
    Info (332115):     19.035      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cin
    Info (332115):     19.106      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cout
    Info (332115):     19.106      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cin
    Info (332115):     19.265      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cout
    Info (332115):     19.265      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cin
    Info (332115):     19.336      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cout
    Info (332115):     19.336      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cin
    Info (332115):     19.407      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cout
    Info (332115):     19.407      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cin
    Info (332115):     19.478      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cout
    Info (332115):     19.478      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|cin
    Info (332115):     19.888      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|combout
    Info (332115):     20.923      1.035 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[245]~689|datac
    Info (332115):     21.198      0.275 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[245]~689|combout
    Info (332115):     21.969      0.771 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|datab
    Info (332115):     22.362      0.393 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cout
    Info (332115):     22.362      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cin
    Info (332115):     22.433      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cout
    Info (332115):     22.433      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cin
    Info (332115):     22.592      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cout
    Info (332115):     22.592      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cin
    Info (332115):     22.663      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cout
    Info (332115):     22.663      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cin
    Info (332115):     22.734      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cout
    Info (332115):     22.734      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cin
    Info (332115):     22.805      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cout
    Info (332115):     22.805      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cin
    Info (332115):     22.876      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cout
    Info (332115):     22.876      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cin
    Info (332115):     22.947      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cout
    Info (332115):     22.947      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cin
    Info (332115):     23.018      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cout
    Info (332115):     23.018      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|cin
    Info (332115):     23.428      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|combout
    Info (332115):     24.454      1.026 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[258]~591|datad
    Info (332115):     24.604      0.150 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[258]~591|combout
    Info (332115):     25.302      0.698 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|dataa
    Info (332115):     25.716      0.414 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|cout
    Info (332115):     25.716      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cin
    Info (332115):     25.787      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cout
    Info (332115):     25.787      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cin
    Info (332115):     25.858      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cout
    Info (332115):     25.858      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cin
    Info (332115):     26.017      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cout
    Info (332115):     26.017      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cin
    Info (332115):     26.088      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cout
    Info (332115):     26.088      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cin
    Info (332115):     26.159      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cout
    Info (332115):     26.159      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cin
    Info (332115):     26.230      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cout
    Info (332115):     26.230      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cin
    Info (332115):     26.301      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cout
    Info (332115):     26.301      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cin
    Info (332115):     26.372      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cout
    Info (332115):     26.372      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cin
    Info (332115):     26.443      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cout
    Info (332115):     26.443      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cin
    Info (332115):     26.514      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cout
    Info (332115):     26.514      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|cin
    Info (332115):     26.924      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|combout
    Info (332115):     27.916      0.992 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[273]~602|datad
    Info (332115):     28.066      0.150 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[273]~602|combout
    Info (332115):     28.798      0.732 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|datab
    Info (332115):     29.191      0.393 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|cout
    Info (332115):     29.191      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cin
    Info (332115):     29.262      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cout
    Info (332115):     29.262      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cin
    Info (332115):     29.333      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cout
    Info (332115):     29.333      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cin
    Info (332115):     29.404      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cout
    Info (332115):     29.404      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cin
    Info (332115):     29.475      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cout
    Info (332115):     29.475      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cin
    Info (332115):     29.546      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cout
    Info (332115):     29.546      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cin
    Info (332115):     29.617      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cout
    Info (332115):     29.617      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cin
    Info (332115):     29.776      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cout
    Info (332115):     29.776      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cin
    Info (332115):     29.847      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cout
    Info (332115):     29.847      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cin
    Info (332115):     29.918      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cout
    Info (332115):     29.918      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cin
    Info (332115):     29.989      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cout
    Info (332115):     29.989      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|cin
    Info (332115):     30.399      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|combout
    Info (332115):     31.168      0.769 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[288]~613|datad
    Info (332115):     31.318      0.150 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[288]~613|combout
    Info (332115):     32.092      0.774 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|dataa
    Info (332115):     32.506      0.414 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|cout
    Info (332115):     32.506      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cin
    Info (332115):     32.577      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cout
    Info (332115):     32.577      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cin
    Info (332115):     32.648      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cout
    Info (332115):     32.648      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cin
    Info (332115):     32.719      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cout
    Info (332115):     32.719      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cin
    Info (332115):     32.790      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cout
    Info (332115):     32.790      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cin
    Info (332115):     32.949      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cout
    Info (332115):     32.949      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cin
    Info (332115):     33.020      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cout
    Info (332115):     33.020      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cin
    Info (332115):     33.091      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cout
    Info (332115):     33.091      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cin
    Info (332115):     33.162      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cout
    Info (332115):     33.162      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cin
    Info (332115):     33.233      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cout
    Info (332115):     33.233      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cin
    Info (332115):     33.304      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cout
    Info (332115):     33.304      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|cin
    Info (332115):     33.714      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|combout
    Info (332115):     34.746      1.032 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[303]~623|datad
    Info (332115):     34.896      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[303]~623|combout
    Info (332115):     35.631      0.735 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|dataa
    Info (332115):     36.045      0.414 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|cout
    Info (332115):     36.045      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cin
    Info (332115):     36.116      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cout
    Info (332115):     36.116      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cin
    Info (332115):     36.187      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cout
    Info (332115):     36.187      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cin
    Info (332115):     36.258      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cout
    Info (332115):     36.258      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cin
    Info (332115):     36.329      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cout
    Info (332115):     36.329      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cin
    Info (332115):     36.400      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cout
    Info (332115):     36.400      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cin
    Info (332115):     36.559      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cout
    Info (332115):     36.559      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cin
    Info (332115):     36.630      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cout
    Info (332115):     36.630      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cin
    Info (332115):     36.701      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cout
    Info (332115):     36.701      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cin
    Info (332115):     36.772      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cout
    Info (332115):     36.772      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cin
    Info (332115):     36.843      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cout
    Info (332115):     36.843      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|cin
    Info (332115):     37.253      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|combout
    Info (332115):     38.238      0.985 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[318]~634|datad
    Info (332115):     38.388      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[318]~634|combout
    Info (332115):     39.105      0.717 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~0|dataa
    Info (332115):     39.519      0.414 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~0|cout
    Info (332115):     39.519      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|cin
    Info (332115):     39.590      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|cout
    Info (332115):     39.590      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cin
    Info (332115):     39.661      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cout
    Info (332115):     39.661      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cin
    Info (332115):     39.820      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cout
    Info (332115):     39.820      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cin
    Info (332115):     39.891      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cout
    Info (332115):     39.891      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cin
    Info (332115):     39.962      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cout
    Info (332115):     39.962      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cin
    Info (332115):     40.033      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cout
    Info (332115):     40.033      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cin
    Info (332115):     40.104      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cout
    Info (332115):     40.104      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cin
    Info (332115):     40.175      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cout
    Info (332115):     40.175      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cin
    Info (332115):     40.246      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cout
    Info (332115):     40.246      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cin
    Info (332115):     40.317      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cout
    Info (332115):     40.317      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|cin
    Info (332115):     40.727      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|combout
    Info (332115):     41.767      1.040 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[333]~645|datad
    Info (332115):     41.917      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[333]~645|combout
    Info (332115):     42.633      0.716 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0|dataa
    Info (332115):     43.047      0.414 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0|cout
    Info (332115):     43.047      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2|cin
    Info (332115):     43.118      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2|cout
    Info (332115):     43.118      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cin
    Info (332115):     43.189      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cout
    Info (332115):     43.189      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cin
    Info (332115):     43.260      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cout
    Info (332115):     43.260      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cin
    Info (332115):     43.331      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cout
    Info (332115):     43.331      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cin
    Info (332115):     43.490      0.159 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cout
    Info (332115):     43.490      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cin
    Info (332115):     43.561      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cout
    Info (332115):     43.561      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cin
    Info (332115):     43.632      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cout
    Info (332115):     43.632      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cin
    Info (332115):     43.703      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cout
    Info (332115):     43.703      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cin
    Info (332115):     43.774      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cout
    Info (332115):     43.774      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cin
    Info (332115):     43.845      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cout
    Info (332115):     43.845      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|cin
    Info (332115):     44.255      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|combout
    Info (332115):     45.289      1.034 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[348]~657|datad
    Info (332115):     45.439      0.150 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[348]~657|combout
    Info (332115):     46.162      0.723 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~0|datab
    Info (332115):     46.555      0.393 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~0|cout
    Info (332115):     46.555      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~2|cin
    Info (332115):     46.626      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~2|cout
    Info (332115):     46.626      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~4|cin
    Info (332115):     46.697      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~4|cout
    Info (332115):     46.697      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~6|cin
    Info (332115):     46.768      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~6|cout
    Info (332115):     46.768      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~8|cin
    Info (332115):     46.839      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~8|cout
    Info (332115):     46.839      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~10|cin
    Info (332115):     46.910      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~10|cout
    Info (332115):     46.910      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~12|cin
    Info (332115):     47.069      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~12|cout
    Info (332115):     47.069      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~14|cin
    Info (332115):     47.140      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~14|cout
    Info (332115):     47.140      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~16|cin
    Info (332115):     47.211      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~16|cout
    Info (332115):     47.211      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~18|cin
    Info (332115):     47.282      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~18|cout
    Info (332115):     47.282      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cin
    Info (332115):     47.353      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cout
    Info (332115):     47.353      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|cin
    Info (332115):     47.763      0.410 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|combout
    Info (332115):     48.562      0.799 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[363]~667|datac
    Info (332115):     48.837      0.275 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[363]~667|combout
    Info (332115):     49.585      0.748 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~0|dataa
    Info (332115):     49.999      0.414 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~0|cout
    Info (332115):     49.999      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~2|cin
    Info (332115):     50.070      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~2|cout
    Info (332115):     50.070      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~4|cin
    Info (332115):     50.141      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~4|cout
    Info (332115):     50.141      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~6|cin
    Info (332115):     50.212      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~6|cout
    Info (332115):     50.212      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~8|cin
    Info (332115):     50.283      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~8|cout
    Info (332115):     50.283      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~10|cin
    Info (332115):     50.442      0.159 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~10|cout
    Info (332115):     50.442      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~12|cin
    Info (332115):     50.513      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~12|cout
    Info (332115):     50.513      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~14|cin
    Info (332115):     50.584      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~14|cout
    Info (332115):     50.584      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~16|cin
    Info (332115):     50.655      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~16|cout
    Info (332115):     50.655      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~18|cin
    Info (332115):     50.726      0.071 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~18|cout
    Info (332115):     50.726      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~21|cin
    Info (332115):     50.797      0.071 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~21|cout
    Info (332115):     50.797      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~22|cin
    Info (332115):     51.207      0.410 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~22|combout
    Info (332115):     51.994      0.787 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[379]~568|datad
    Info (332115):     52.144      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[379]~568|combout
    Info (332115):     52.879      0.735 RR    IC  wine1|ogrey_checkd1[0]~4|datab
    Info (332115):     53.272      0.393 RF  CELL  wine1|ogrey_checkd1[0]~4|cout
    Info (332115):     53.272      0.000 FF    IC  wine1|ogrey_checkd1[0]~6|cin
    Info (332115):     53.343      0.071 FR  CELL  wine1|ogrey_checkd1[0]~6|cout
    Info (332115):     53.343      0.000 RR    IC  wine1|ogrey_checkd1[0]~8|cin
    Info (332115):     53.414      0.071 RF  CELL  wine1|ogrey_checkd1[0]~8|cout
    Info (332115):     53.414      0.000 FF    IC  wine1|ogrey_checkd1[0]~10|cin
    Info (332115):     53.485      0.071 FR  CELL  wine1|ogrey_checkd1[0]~10|cout
    Info (332115):     53.485      0.000 RR    IC  wine1|ogrey_checkd1[0]~12|cin
    Info (332115):     53.644      0.159 RF  CELL  wine1|ogrey_checkd1[0]~12|cout
    Info (332115):     53.644      0.000 FF    IC  wine1|ogrey_checkd1[0]~14|cin
    Info (332115):     53.715      0.071 FR  CELL  wine1|ogrey_checkd1[0]~14|cout
    Info (332115):     53.715      0.000 RR    IC  wine1|ogrey_checkd1[0]~16|cin
    Info (332115):     53.786      0.071 RF  CELL  wine1|ogrey_checkd1[0]~16|cout
    Info (332115):     53.786      0.000 FF    IC  wine1|ogrey_checkd1[0]~18|cin
    Info (332115):     53.857      0.071 FR  CELL  wine1|ogrey_checkd1[0]~18|cout
    Info (332115):     53.857      0.000 RR    IC  wine1|ogrey_checkd1[0]~20|cin
    Info (332115):     53.928      0.071 RF  CELL  wine1|ogrey_checkd1[0]~20|cout
    Info (332115):     53.928      0.000 FF    IC  wine1|ogrey_checkd1[0]~22|cin
    Info (332115):     53.999      0.071 FR  CELL  wine1|ogrey_checkd1[0]~22|cout
    Info (332115):     53.999      0.000 RR    IC  wine1|ogrey_checkd1[0]~23|cin
    Info (332115):     54.409      0.410 RR  CELL  wine1|ogrey_checkd1[0]~23|combout
    Info (332115):     54.409      0.000 RR    IC  wine1|ogrey_checkd1[0]|datain
    Info (332115):     54.493      0.084 RR  CELL  Greyscale:wine1|ogrey_checkd1[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.667     16.667           latch edge time
    Info (332115):     19.530      2.863  R        clock network delay
    Info (332115):     19.566      0.036     uTsu  Greyscale:wine1|ogrey_checkd1[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.493
    Info (332115): Data Required Time :    19.566
    Info (332115): Slack              :   -34.927 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.572
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -4.572 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]
    Info (332115): To Node      : DRAM_DQ[9]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.262      0.262  R        clock network delay
    Info (332115):      0.471      0.209     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]
    Info (332115):      0.559      0.088 RR  CELL  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9|portadataout[0]
    Info (332115):      2.170      1.611 RR    IC  u7|mDATAIN[9]~9|datac
    Info (332115):      2.441      0.271 RR  CELL  u7|mDATAIN[9]~9|combout
    Info (332115):      2.900      0.459 RR    IC  DRAM_DQ[9]|datain
    Info (332115):      5.572      2.672 RR  CELL  DRAM_DQ[9]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      1.000      0.000  R        clock network delay
    Info (332115):      1.000      0.000  R  oExt  DRAM_DQ[9]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.572
    Info (332115): Data Required Time :     1.000
    Info (332115): Slack              :    -4.572 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.330
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.330 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : DRAM_DQ[30]
    Info (332115): To Node      : Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  iExt  DRAM_DQ[30]
    Info (332115):      1.229      1.229 RR  CELL  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      0.975     -0.025  R        clock network delay
    Info (332115):      0.899     -0.076     uTsu  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.229
    Info (332115): Data Required Time :     0.899
    Info (332115): Slack              :    -0.330 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.374
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 14.374 
    Info (332115): ===================================================================
    Info (332115): From Node    : lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115): To Node      : lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.452      3.452  R        clock network delay
    Info (332115):      3.702      0.250     uTco  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115):      3.702      0.000 RR  CELL  u11|u0|mI2S_CLK|regout
    Info (332115):      6.165      2.463 RR    IC  u11|u0|mI2S_CLK~0|datac
    Info (332115):      6.440      0.275 RR  CELL  u11|u0|mI2S_CLK~0|combout
    Info (332115):      8.881      2.441 RR    IC  u11|u0|mI2S_CLK~feeder|datad
    Info (332115):      9.030      0.149 RR  CELL  u11|u0|mI2S_CLK~feeder|combout
    Info (332115):      9.030      0.000 RR    IC  u11|u0|mI2S_CLK|datain
    Info (332115):      9.114      0.084 RR  CELL  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.452      3.452  R        clock network delay
    Info (332115):     23.488      0.036     uTsu  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.114
    Info (332115): Data Required Time :    23.488
    Info (332115): Slack              :    14.374 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 20.044
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 20.044 
    Info (332115): ===================================================================
    Info (332115): From Node    : touch_tcon:u10|x_cnt[7]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.158      0.158  R        clock network delay
    Info (332115):      0.408      0.250     uTco  touch_tcon:u10|x_cnt[7]
    Info (332115):      0.408      0.000 RR  CELL  u10|x_cnt[7]|regout
    Info (332115):      0.912      0.504 RR    IC  u10|LessThan4~0|datab
    Info (332115):      1.305      0.393 RR  CELL  u10|LessThan4~0|combout
    Info (332115):      1.559      0.254 RR    IC  u10|LessThan0~0|datac
    Info (332115):      1.834      0.275 RR  CELL  u10|LessThan0~0|combout
    Info (332115):      2.094      0.260 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0|dataa
    Info (332115):      2.532      0.438 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0|combout
    Info (332115):      3.240      0.708 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1|datab
    Info (332115):      3.628      0.388 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1|combout
    Info (332115):      6.930      3.302 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena|datad
    Info (332115):      7.080      0.150 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena|combout
    Info (332115):      7.506      0.426 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2|datac
    Info (332115):      7.781      0.275 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2|combout
    Info (332115):      8.058      0.277 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4|datab
    Info (332115):      8.474      0.416 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4|combout
    Info (332115):      8.939      0.465 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5|datab
    Info (332115):      9.359      0.420 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5|combout
    Info (332115):      9.637      0.278 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8|dataa
    Info (332115):     10.075      0.438 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8|combout
    Info (332115):     10.075      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]|datain
    Info (332115):     10.159      0.084 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     30.167      0.167  R        clock network delay
    Info (332115):     30.203      0.036     uTsu  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.159
    Info (332115): Data Required Time :    30.203
    Info (332115): Slack              :    20.044 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.063
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is -0.063 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|Cont[21]
    Info (332115): To Node      : Reset_Delay:u1|oRST_1
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.813      2.813  R        clock network delay
    Info (332115):      3.063      0.250     uTco  Reset_Delay:u1|Cont[21]
    Info (332115):      3.063      0.000 RR  CELL  u1|Cont[21]|regout
    Info (332115):      3.805      0.742 RR    IC  u1|oRST_1~1|datac
    Info (332115):      4.076      0.271 RR  CELL  u1|oRST_1~1|combout
    Info (332115):      4.076      0.000 RR    IC  u1|oRST_1|datain
    Info (332115):      4.160      0.084 RR  CELL  Reset_Delay:u1|oRST_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.957      3.957  R        clock network delay
    Info (332115):      4.223      0.266      uTh  Reset_Delay:u1|oRST_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.160
    Info (332115): Data Required Time :     4.223
    Info (332115): Slack              :    -0.063 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : CCD_Capture:u2|mSTART
    Info (332115): To Node      : CCD_Capture:u2|mSTART
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.884      2.884  R        clock network delay
    Info (332115):      3.134      0.250     uTco  CCD_Capture:u2|mSTART
    Info (332115):      3.134      0.000 RR  CELL  u2|mSTART|regout
    Info (332115):      3.134      0.000 RR    IC  u2|mSTART~0|datac
    Info (332115):      3.457      0.323 RR  CELL  u2|mSTART~0|combout
    Info (332115):      3.457      0.000 RR    IC  u2|mSTART|datain
    Info (332115):      3.541      0.084 RR  CELL  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.884      2.884  R        clock network delay
    Info (332115):      3.150      0.266      uTh  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.541
    Info (332115): Data Required Time :     3.150
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.186      0.186  R        clock network delay
    Info (332115):      0.436      0.250     uTco  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115):      0.436      0.000 RR  CELL  u7|control1|init_timer[0]|regout
    Info (332115):      0.436      0.000 RR    IC  u7|control1|init_timer[0]~43|datac
    Info (332115):      0.759      0.323 RR  CELL  u7|control1|init_timer[0]~43|combout
    Info (332115):      0.759      0.000 RR    IC  u7|control1|init_timer[0]|datain
    Info (332115):      0.843      0.084 RR  CELL  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.186      0.186  R        clock network delay
    Info (332115):      0.452      0.266      uTh  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.843
    Info (332115): Data Required Time :     0.452
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.168      0.168  R        clock network delay
    Info (332115):      0.418      0.250     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115):      0.418      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|regout
    Info (332115):      0.418      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|datac
    Info (332115):      0.741      0.323 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|combout
    Info (332115):      0.741      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|datain
    Info (332115):      0.825      0.084 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.168      0.168  R        clock network delay
    Info (332115):      0.434      0.266      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.825
    Info (332115): Data Required Time :     0.434
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.476
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 2.476 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115): To Node      : DRAM_DQ[29]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.005     -0.005  R        clock network delay
    Info (332115):      0.147      0.152     uTco  Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115):      2.476      2.329 RR  CELL  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  oExt  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.476
    Info (332115): Data Required Time :     0.000
    Info (332115): Slack              :     2.476 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -3.959
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -3.959 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : RAW2RGB:u3|wData2_d1[10]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.000  166720.000           launch edge time
    Info (332115): 166723.957      3.957  R        clock network delay
    Info (332115): 166724.207      0.250     uTco  Reset_Delay:u1|oRST_1
    Info (332115): 166724.207      0.000 RR  CELL  u1|oRST_1|regout
    Info (332115): 166724.849      0.642 RR    IC  u1|oRST_1~clkctrl|inclk[0]
    Info (332115): 166724.849      0.000 RR  CELL  u1|oRST_1~clkctrl|outclk
    Info (332115): 166726.087      1.238 RR    IC  u3|wData2_d1[10]|aclr
    Info (332115): 166726.843      0.756 RR  CELL  RAW2RGB:u3|wData2_d1[10]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.001  166720.001           latch edge time
    Info (332115): 166722.848      2.847  R        clock network delay
    Info (332115): 166722.884      0.036     uTsu  RAW2RGB:u3|wData2_d1[10]
    Info (332115): 
    Info (332115): Data Arrival Time  : 166726.843
    Info (332115): Data Required Time : 166722.884
    Info (332115): Slack              :    -3.959 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.653
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.653 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.554      0.221  F        clock network delay
    Info (332115):      3.804      0.250     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.804      0.000 RR  CELL  u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      4.513      0.709 RR    IC  u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]|aclr
    Info (332115):      5.269      0.756 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.666      6.666           latch edge time
    Info (332115):      6.886      0.220  R        clock network delay
    Info (332115):      6.922      0.036     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.269
    Info (332115): Data Required Time :     6.922
    Info (332115): Slack              :     1.653 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.790
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.790 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.957      3.957  R        clock network delay
    Info (332115):      4.207      0.250     uTco  Reset_Delay:u1|oRST_1
    Info (332115):      4.207      0.000 FF  CELL  u1|oRST_1|regout
    Info (332115):      7.719      3.512 FF    IC  u9|i2c_reset~0|datac
    Info (332115):      7.994      0.275 FR  CELL  u9|i2c_reset~0|combout
    Info (332115):      8.234      0.240 RR    IC  u9|i2c_reset|datad
    Info (332115):      8.383      0.149 RR  CELL  u9|i2c_reset|combout
    Info (332115):      9.343      0.960 RR    IC  u9|mI2C_CLK_DIV[0]|aclr
    Info (332115):     10.099      0.756 RF  CELL  I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.853      2.853  R        clock network delay
    Info (332115):     22.889      0.036     uTsu  I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.099
    Info (332115): Data Required Time :    22.889
    Info (332115): Slack              :    12.790 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.295
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.295 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.165      0.165  F        clock network delay
    Info (332115):     15.415      0.250     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.415      0.000 RR  CELL  u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     16.153      0.738 RR    IC  u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]|aclr
    Info (332115):     16.909      0.756 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     30.168      0.168  R        clock network delay
    Info (332115):     30.204      0.036     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.909
    Info (332115): Data Required Time :    30.204
    Info (332115): Slack              :    13.295 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.522
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.522 
    Info (332115): ===================================================================
    Info (332115): From Node    : I2C_CCD_Config:u9|iexposure_adj_delay[3]
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.838      2.838  R        clock network delay
    Info (332115):      3.088      0.250     uTco  I2C_CCD_Config:u9|iexposure_adj_delay[3]
    Info (332115):      3.088      0.000 RR  CELL  u9|iexposure_adj_delay[3]|regout
    Info (332115):      3.398      0.310 RR    IC  u9|i2c_reset~0|datad
    Info (332115):      3.548      0.150 RR  CELL  u9|i2c_reset~0|combout
    Info (332115):      3.788      0.240 RR    IC  u9|i2c_reset|datad
    Info (332115):      3.937      0.149 RR  CELL  u9|i2c_reset|combout
    Info (332115):      4.956      1.019 RR    IC  u9|mI2C_CTRL_CLK|aclr
    Info (332115):      5.712      0.756 RF  CELL  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.924      3.924  R        clock network delay
    Info (332115):      4.190      0.266      uTh  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.712
    Info (332115): Data Required Time :     4.190
    Info (332115): Slack              :     1.522 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.545
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.545 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_0
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.813      2.813  R        clock network delay
    Info (332115):      3.063      0.250     uTco  Reset_Delay:u1|oRST_0
    Info (332115):      3.063      0.000 RR  CELL  u1|oRST_0|regout
    Info (332115):      3.695      0.632 RR    IC  u1|oRST_0~clkctrl|inclk[0]
    Info (332115):      3.695      0.000 RR  CELL  u1|oRST_0~clkctrl|outclk
    Info (332115):      4.909      1.214 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]|aclr
    Info (332115):      5.665      0.756 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.854      2.854  R        clock network delay
    Info (332115):      3.120      0.266      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.665
    Info (332115): Data Required Time :     3.120
    Info (332115): Slack              :     2.545 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.364
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 4.364 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.535      0.202  F        clock network delay
    Info (332115):      3.785      0.250     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.785      0.000 RR  CELL  u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      4.076      0.291 RR    IC  u8|write_fifo2|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):      4.832      0.756 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.202      0.202  R        clock network delay
    Info (332115):      0.468      0.266      uTh  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.832
    Info (332115): Data Required Time :     0.468
    Info (332115): Slack              :     4.364 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 16.031
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 16.031 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.168      0.168  F        clock network delay
    Info (332115):     15.418      0.250     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.418      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     15.709      0.291 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|aclr
    Info (332115):     16.465      0.756 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.168      0.168  R        clock network delay
    Info (332115):      0.434      0.266      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.465
    Info (332115): Data Required Time :     0.434
    Info (332115): Slack              :    16.031 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 0.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.989      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      3.039      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -2.594     -5.633 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):     -1.546      1.048 RR    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.546      0.000 RR  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.399      1.147 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      0.237      0.636 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      3.333      3.333           launch edge time
    Info (332113):      3.333      0.000           source latency
    Info (332113):      3.333      0.000           iCLK_50_3
    Info (332113):      4.322      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      6.372      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):      0.739     -5.633 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):      1.787      1.048 FF    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):      1.787      0.000 FF  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):      2.934      1.147 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      3.570      0.636 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     0.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.333 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     -1.666     -1.666           launch edge time
    Info (332113):     -1.666      0.000           source latency
    Info (332113):     -1.666      0.000           iCLK_50_3
    Info (332113):     -0.677      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      1.373      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -4.260     -5.633 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):     -3.212      1.048 RR    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):     -3.212      0.000 RR  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):     -1.610      1.602 RR    IC  oDRAM0_CLK|datain
    Info (332113):      1.169      2.779 RR  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      1.667      1.667           launch edge time
    Info (332113):      1.667      0.000           source latency
    Info (332113):      1.667      0.000           iCLK_50_3
    Info (332113):      2.656      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113):      4.706      2.050 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -0.927     -5.633 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):      0.121      1.048 FF    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):      0.121      0.000 FF  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):      1.723      1.602 FF    IC  oDRAM0_CLK|datain
    Info (332113):      4.502      2.779 FF  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     3.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889
    Info (332113): Targets: [get_clocks {oDRAM0_CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.889 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : oDRAM0_CLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :     6.666
    Info (332113): Slack            :     3.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953
    Info (332113): Targets: [get_clocks {CCD_PIXCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 5.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): Clock            : CCD_PIXCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           GPIO_CLKIN_N1
    Info (332113):      0.989      0.989 RR  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      1.103      0.114 RR    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      1.103      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):      2.248      1.145 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):      2.937      0.689 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           GPIO_CLKIN_N1
    Info (332113):      9.322      0.989 FF  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      9.436      0.114 FF    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      9.436      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):     10.581      1.145 FF    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):     11.270      0.689 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     5.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000
    Info (332113): Targets: [get_clocks {iCLK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.000 
    Info (332113): ===================================================================
    Info (332113): Node             : I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): Clock            : iCLK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50
    Info (332113):      0.959      0.959 RR  CELL  iCLK_50|combout
    Info (332113):      1.071      0.112 RR    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):      1.071      0.000 RR  CELL  iCLK_50~clkctrl|outclk
    Info (332113):      2.294      1.223 RR    IC  u9|combo_cnt[0]|clk
    Info (332113):      2.831      0.537 RR  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50
    Info (332113):     10.959      0.959 FF  CELL  iCLK_50|combout
    Info (332113):     11.071      0.112 FF    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):     11.071      0.000 FF  CELL  iCLK_50~clkctrl|outclk
    Info (332113):     12.294      1.223 FF    IC  u9|combo_cnt[0]|clk
    Info (332113):     12.831      0.537 FF  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     9.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_2}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_2|combout
    Info (332113): Clock            : iCLK_50_2
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.979      0.979 RR  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_2
    Info (332113):     10.979      0.979 FF  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_3}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_3|combout
    Info (332113): Clock            : iCLK_50_3
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.989      0.989 RR  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_3
    Info (332113):     10.989      0.989 FF  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873
    Info (332113): Targets: [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.873 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): Clock            : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.979      0.979 RR  CELL  iCLK_50_2|combout
    Info (332113):      3.025      2.046 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     -2.608     -5.633 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     -1.570      1.038 RR    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.570      0.000 RR  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.453      1.117 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):      0.182      0.635 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     15.000     15.000           launch edge time
    Info (332113):     15.000      0.000           source latency
    Info (332113):     15.000      0.000           iCLK_50_2
    Info (332113):     15.979      0.979 RR  CELL  iCLK_50_2|combout
    Info (332113):     18.025      2.046 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     12.392     -5.633 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     13.430      1.038 FF    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     13.430      0.000 FF  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     14.547      1.117 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):     15.182      0.635 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    15.000
    Info (332113): Slack            :    12.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223
    Info (332113): Targets: [get_clocks {CCD_MCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.223 
    Info (332113): ===================================================================
    Info (332113): Node             : GPIO_CLKOUT_N1
    Info (332113): Clock            : CCD_MCLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.223
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332060): Node: Reset_Delay:u1|oRST_1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u9|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.293
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.293       -51.099 CCD_PIXCLK 
    Info (332119):    -1.847       -56.895 N/C 
    Info (332119):     0.142         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    17.373         0.000 iCLK_50 
    Info (332119):    25.323         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case hold slack is 0.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.088         0.000 iCLK_50 
    Info (332119):     0.215         0.000 CCD_PIXCLK 
    Info (332119):     0.215         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     0.215         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):     1.240         0.000 N/C 
Info (332146): Worst-case recovery slack is -2.122
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.122      -517.373 CCD_PIXCLK 
    Info (332119):     2.431         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    14.095         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    16.554         0.000 iCLK_50 
Info (332146): Worst-case removal slack is 0.920
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.920         0.000 iCLK_50 
    Info (332119):     1.564         0.000 CCD_PIXCLK 
    Info (332119):     3.914         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):    15.580         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
Info (332146): Worst-case minimum pulse width slack is 0.953
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.953         0.000 sdram_pll:u6|altpll:altpll_component|_clk0 
    Info (332119):     3.333         0.000 sdram_pll:u6|altpll:altpll_component|_clk1 
    Info (332119):     3.889         0.000 oDRAM0_CLK 
    Info (332119):     5.953         0.000 CCD_PIXCLK 
    Info (332119):     9.000         0.000 iCLK_50 
    Info (332119):    10.000         0.000 iCLK_50_2 
    Info (332119):    10.000         0.000 iCLK_50_3 
    Info (332119):    12.873         0.000 vga_pll:u5|altpll:altpll_component|_clk0 
    Info (332119):    37.223         0.000 CCD_MCLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -6.293
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -6.293 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : RAW2RGB:u3|rGreen[3]
    Info (332115): To Node      : Greyscale:wine1|ogrey_checkd1[0]
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.751      1.751  R        clock network delay
    Info (332115):      1.892      0.141     uTco  RAW2RGB:u3|rGreen[3]
    Info (332115):      1.892      0.000 RR  CELL  u3|rGreen[3]|regout
    Info (332115):      2.254      0.362 RR    IC  wine1|Mult1|mult_core|romout[0][5]|dataa
    Info (332115):      2.434      0.180 RR  CELL  wine1|Mult1|mult_core|romout[0][5]|combout
    Info (332115):      2.634      0.200 RR    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0|dataa
    Info (332115):      2.784      0.150 RR  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0|cout
    Info (332115):      2.784      0.000 RR    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2|cin
    Info (332115):      2.819      0.035 RF  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2|cout
    Info (332115):      2.819      0.000 FF    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4|cin
    Info (332115):      2.854      0.035 FR  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4|cout
    Info (332115):      2.854      0.000 RR    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6|cin
    Info (332115):      2.889      0.035 RF  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6|cout
    Info (332115):      2.889      0.000 FF    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8|cin
    Info (332115):      2.924      0.035 FR  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8|cout
    Info (332115):      2.924      0.000 RR    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10|cin
    Info (332115):      2.959      0.035 RF  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10|cout
    Info (332115):      2.959      0.000 FF    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12|cin
    Info (332115):      2.994      0.035 FR  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12|cout
    Info (332115):      2.994      0.000 RR    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14|cin
    Info (332115):      3.088      0.094 RF  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      3.088      0.000 FF    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      3.123      0.035 FR  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16|cout
    Info (332115):      3.123      0.000 RR    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18|cin
    Info (332115):      3.158      0.035 RF  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18|cout
    Info (332115):      3.158      0.000 FF    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20|cin
    Info (332115):      3.193      0.035 FR  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20|cout
    Info (332115):      3.193      0.000 RR    IC  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22|cin
    Info (332115):      3.363      0.170 RR  CELL  wine1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22|combout
    Info (332115):      3.684      0.321 RR    IC  wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|datab
    Info (332115):      3.882      0.198 RF  CELL  wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14|cout
    Info (332115):      3.882      0.000 FF    IC  wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|cin
    Info (332115):      4.052      0.170 FF  CELL  wine1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16|combout
    Info (332115):      4.499      0.447 FF    IC  wine1|Add0~32|dataa
    Info (332115):      4.649      0.150 FF  CELL  wine1|Add0~32|cout
    Info (332115):      4.649      0.000 FF    IC  wine1|Add0~34|cin
    Info (332115):      4.684      0.035 FR  CELL  wine1|Add0~34|cout
    Info (332115):      4.684      0.000 RR    IC  wine1|Add0~36|cin
    Info (332115):      4.719      0.035 RF  CELL  wine1|Add0~36|cout
    Info (332115):      4.719      0.000 FF    IC  wine1|Add0~38|cin
    Info (332115):      4.813      0.094 FR  CELL  wine1|Add0~38|cout
    Info (332115):      4.813      0.000 RR    IC  wine1|Add0~40|cin
    Info (332115):      4.983      0.170 RR  CELL  wine1|Add0~40|combout
    Info (332115):      5.199      0.216 RR    IC  wine1|Add1~38|datab
    Info (332115):      5.397      0.198 RF  CELL  wine1|Add1~38|cout
    Info (332115):      5.397      0.000 FF    IC  wine1|Add1~40|cin
    Info (332115):      5.432      0.035 FR  CELL  wine1|Add1~40|cout
    Info (332115):      5.432      0.000 RR    IC  wine1|Add1~42|cin
    Info (332115):      5.467      0.035 RF  CELL  wine1|Add1~42|cout
    Info (332115):      5.467      0.000 FF    IC  wine1|Add1~44|cin
    Info (332115):      5.637      0.170 FF  CELL  wine1|Add1~44|combout
    Info (332115):      5.844      0.207 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16|dataa
    Info (332115):      5.994      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~16|cout
    Info (332115):      5.994      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cin
    Info (332115):      6.029      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~18|cout
    Info (332115):      6.029      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cin
    Info (332115):      6.064      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~21|cout
    Info (332115):      6.064      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|cin
    Info (332115):      6.234      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~22|combout
    Info (332115):      6.449      0.215 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[213]~413|datad
    Info (332115):      6.508      0.059 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[213]~413|combout
    Info (332115):      6.936      0.428 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0|datab
    Info (332115):      7.079      0.143 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~0|cout
    Info (332115):      7.079      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2|cin
    Info (332115):      7.114      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~2|cout
    Info (332115):      7.114      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4|cin
    Info (332115):      7.149      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~4|cout
    Info (332115):      7.149      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6|cin
    Info (332115):      7.243      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~6|cout
    Info (332115):      7.243      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cin
    Info (332115):      7.278      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~8|cout
    Info (332115):      7.278      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cin
    Info (332115):      7.313      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~10|cout
    Info (332115):      7.313      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cin
    Info (332115):      7.348      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~12|cout
    Info (332115):      7.348      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cin
    Info (332115):      7.383      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~14|cout
    Info (332115):      7.383      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cin
    Info (332115):      7.418      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~16|cout
    Info (332115):      7.418      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cin
    Info (332115):      7.453      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~18|cout
    Info (332115):      7.453      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cin
    Info (332115):      7.488      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~21|cout
    Info (332115):      7.488      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|cin
    Info (332115):      7.658      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~22|combout
    Info (332115):      8.129      0.471 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[228]~426|datac
    Info (332115):      8.236      0.107 RF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[228]~426|combout
    Info (332115):      8.566      0.330 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|datab
    Info (332115):      8.709      0.143 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~0|cout
    Info (332115):      8.709      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cin
    Info (332115):      8.744      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~2|cout
    Info (332115):      8.744      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cin
    Info (332115):      8.779      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~4|cout
    Info (332115):      8.779      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cin
    Info (332115):      8.814      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~6|cout
    Info (332115):      8.814      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cin
    Info (332115):      8.849      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~8|cout
    Info (332115):      8.849      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cin
    Info (332115):      8.884      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~10|cout
    Info (332115):      8.884      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cin
    Info (332115):      8.919      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~12|cout
    Info (332115):      8.919      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cin
    Info (332115):      9.013      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~14|cout
    Info (332115):      9.013      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cin
    Info (332115):      9.048      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[12]~16|cout
    Info (332115):      9.048      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cin
    Info (332115):      9.083      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[13]~18|cout
    Info (332115):      9.083      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cin
    Info (332115):      9.118      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[14]~21|cout
    Info (332115):      9.118      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|cin
    Info (332115):      9.288      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_16_result_int[15]~22|combout
    Info (332115):      9.750      0.462 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[245]~689|datac
    Info (332115):      9.883      0.133 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[245]~689|combout
    Info (332115):     10.233      0.350 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|datab
    Info (332115):     10.376      0.143 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~4|cout
    Info (332115):     10.376      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cin
    Info (332115):     10.411      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~6|cout
    Info (332115):     10.411      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cin
    Info (332115):     10.505      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~8|cout
    Info (332115):     10.505      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cin
    Info (332115):     10.540      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~10|cout
    Info (332115):     10.540      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cin
    Info (332115):     10.575      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~12|cout
    Info (332115):     10.575      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cin
    Info (332115):     10.610      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~14|cout
    Info (332115):     10.610      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cin
    Info (332115):     10.645      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[12]~16|cout
    Info (332115):     10.645      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cin
    Info (332115):     10.680      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[13]~18|cout
    Info (332115):     10.680      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cin
    Info (332115):     10.715      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[14]~21|cout
    Info (332115):     10.715      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|cin
    Info (332115):     10.885      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_17_result_int[15]~22|combout
    Info (332115):     11.349      0.464 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[258]~591|datad
    Info (332115):     11.408      0.059 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[258]~591|combout
    Info (332115):     11.713      0.305 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|dataa
    Info (332115):     11.863      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~0|cout
    Info (332115):     11.863      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cin
    Info (332115):     11.898      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~2|cout
    Info (332115):     11.898      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cin
    Info (332115):     11.933      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~4|cout
    Info (332115):     11.933      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cin
    Info (332115):     12.027      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~6|cout
    Info (332115):     12.027      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cin
    Info (332115):     12.062      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~8|cout
    Info (332115):     12.062      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cin
    Info (332115):     12.097      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~10|cout
    Info (332115):     12.097      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cin
    Info (332115):     12.132      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~12|cout
    Info (332115):     12.132      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cin
    Info (332115):     12.167      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~14|cout
    Info (332115):     12.167      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cin
    Info (332115):     12.202      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[12]~16|cout
    Info (332115):     12.202      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cin
    Info (332115):     12.237      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[13]~18|cout
    Info (332115):     12.237      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cin
    Info (332115):     12.272      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[14]~21|cout
    Info (332115):     12.272      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|cin
    Info (332115):     12.442      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_18_result_int[15]~22|combout
    Info (332115):     12.883      0.441 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[273]~602|datad
    Info (332115):     12.942      0.059 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[273]~602|combout
    Info (332115):     13.261      0.319 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|datab
    Info (332115):     13.404      0.143 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~0|cout
    Info (332115):     13.404      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cin
    Info (332115):     13.439      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~2|cout
    Info (332115):     13.439      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cin
    Info (332115):     13.474      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~4|cout
    Info (332115):     13.474      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cin
    Info (332115):     13.509      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[7]~6|cout
    Info (332115):     13.509      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cin
    Info (332115):     13.544      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[8]~8|cout
    Info (332115):     13.544      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cin
    Info (332115):     13.579      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[9]~10|cout
    Info (332115):     13.579      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cin
    Info (332115):     13.614      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[10]~12|cout
    Info (332115):     13.614      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cin
    Info (332115):     13.708      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[11]~14|cout
    Info (332115):     13.708      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cin
    Info (332115):     13.743      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[12]~16|cout
    Info (332115):     13.743      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cin
    Info (332115):     13.778      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[13]~18|cout
    Info (332115):     13.778      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cin
    Info (332115):     13.813      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[14]~21|cout
    Info (332115):     13.813      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|cin
    Info (332115):     13.983      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_19_result_int[15]~22|combout
    Info (332115):     14.325      0.342 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[288]~613|datad
    Info (332115):     14.384      0.059 FR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[288]~613|combout
    Info (332115):     14.732      0.348 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|dataa
    Info (332115):     14.882      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~0|cout
    Info (332115):     14.882      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cin
    Info (332115):     14.917      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~2|cout
    Info (332115):     14.917      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cin
    Info (332115):     14.952      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~4|cout
    Info (332115):     14.952      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cin
    Info (332115):     14.987      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[7]~6|cout
    Info (332115):     14.987      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cin
    Info (332115):     15.022      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[8]~8|cout
    Info (332115):     15.022      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cin
    Info (332115):     15.116      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[9]~10|cout
    Info (332115):     15.116      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cin
    Info (332115):     15.151      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[10]~12|cout
    Info (332115):     15.151      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cin
    Info (332115):     15.186      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[11]~14|cout
    Info (332115):     15.186      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cin
    Info (332115):     15.221      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[12]~16|cout
    Info (332115):     15.221      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cin
    Info (332115):     15.256      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[13]~18|cout
    Info (332115):     15.256      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cin
    Info (332115):     15.291      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[14]~21|cout
    Info (332115):     15.291      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|cin
    Info (332115):     15.461      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_20_result_int[15]~22|combout
    Info (332115):     15.929      0.468 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[303]~623|datad
    Info (332115):     15.988      0.059 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[303]~623|combout
    Info (332115):     16.316      0.328 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|dataa
    Info (332115):     16.466      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~0|cout
    Info (332115):     16.466      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cin
    Info (332115):     16.501      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~2|cout
    Info (332115):     16.501      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cin
    Info (332115):     16.536      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~4|cout
    Info (332115):     16.536      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cin
    Info (332115):     16.571      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[7]~6|cout
    Info (332115):     16.571      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cin
    Info (332115):     16.606      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[8]~8|cout
    Info (332115):     16.606      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cin
    Info (332115):     16.641      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[9]~10|cout
    Info (332115):     16.641      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cin
    Info (332115):     16.735      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[10]~12|cout
    Info (332115):     16.735      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cin
    Info (332115):     16.770      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[11]~14|cout
    Info (332115):     16.770      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cin
    Info (332115):     16.805      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[12]~16|cout
    Info (332115):     16.805      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cin
    Info (332115):     16.840      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[13]~18|cout
    Info (332115):     16.840      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cin
    Info (332115):     16.875      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[14]~21|cout
    Info (332115):     16.875      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|cin
    Info (332115):     17.045      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_21_result_int[15]~22|combout
    Info (332115):     17.491      0.446 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[318]~634|datad
    Info (332115):     17.550      0.059 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[318]~634|combout
    Info (332115):     17.871      0.321 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~0|dataa
    Info (332115):     18.021      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~0|cout
    Info (332115):     18.021      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|cin
    Info (332115):     18.056      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~2|cout
    Info (332115):     18.056      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cin
    Info (332115):     18.091      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~4|cout
    Info (332115):     18.091      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cin
    Info (332115):     18.185      0.094 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[7]~6|cout
    Info (332115):     18.185      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cin
    Info (332115):     18.220      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[8]~8|cout
    Info (332115):     18.220      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cin
    Info (332115):     18.255      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[9]~10|cout
    Info (332115):     18.255      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cin
    Info (332115):     18.290      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[10]~12|cout
    Info (332115):     18.290      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cin
    Info (332115):     18.325      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[11]~14|cout
    Info (332115):     18.325      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cin
    Info (332115):     18.360      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[12]~16|cout
    Info (332115):     18.360      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cin
    Info (332115):     18.395      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[13]~18|cout
    Info (332115):     18.395      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cin
    Info (332115):     18.430      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[14]~21|cout
    Info (332115):     18.430      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|cin
    Info (332115):     18.600      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_22_result_int[15]~22|combout
    Info (332115):     19.071      0.471 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[333]~645|datad
    Info (332115):     19.130      0.059 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[333]~645|combout
    Info (332115):     19.448      0.318 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0|dataa
    Info (332115):     19.598      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~0|cout
    Info (332115):     19.598      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2|cin
    Info (332115):     19.633      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~2|cout
    Info (332115):     19.633      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cin
    Info (332115):     19.668      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~4|cout
    Info (332115):     19.668      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cin
    Info (332115):     19.703      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[7]~6|cout
    Info (332115):     19.703      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cin
    Info (332115):     19.738      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[8]~8|cout
    Info (332115):     19.738      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cin
    Info (332115):     19.832      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[9]~10|cout
    Info (332115):     19.832      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cin
    Info (332115):     19.867      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[10]~12|cout
    Info (332115):     19.867      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cin
    Info (332115):     19.902      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[11]~14|cout
    Info (332115):     19.902      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cin
    Info (332115):     19.937      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[12]~16|cout
    Info (332115):     19.937      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cin
    Info (332115):     19.972      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[13]~18|cout
    Info (332115):     19.972      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cin
    Info (332115):     20.007      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[14]~21|cout
    Info (332115):     20.007      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|cin
    Info (332115):     20.177      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_23_result_int[15]~22|combout
    Info (332115):     20.663      0.486 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[348]~656|datad
    Info (332115):     20.722      0.059 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[348]~656|combout
    Info (332115):     21.018      0.296 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~0|dataa
    Info (332115):     21.168      0.150 RR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~0|cout
    Info (332115):     21.168      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~2|cin
    Info (332115):     21.203      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~2|cout
    Info (332115):     21.203      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~4|cin
    Info (332115):     21.238      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~4|cout
    Info (332115):     21.238      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~6|cin
    Info (332115):     21.273      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[7]~6|cout
    Info (332115):     21.273      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~8|cin
    Info (332115):     21.308      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[8]~8|cout
    Info (332115):     21.308      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~10|cin
    Info (332115):     21.343      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[9]~10|cout
    Info (332115):     21.343      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~12|cin
    Info (332115):     21.437      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[10]~12|cout
    Info (332115):     21.437      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~14|cin
    Info (332115):     21.472      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[11]~14|cout
    Info (332115):     21.472      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~16|cin
    Info (332115):     21.507      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[12]~16|cout
    Info (332115):     21.507      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~18|cin
    Info (332115):     21.542      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[13]~18|cout
    Info (332115):     21.542      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cin
    Info (332115):     21.577      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[14]~21|cout
    Info (332115):     21.577      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|cin
    Info (332115):     21.747      0.170 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_24_result_int[15]~22|combout
    Info (332115):     22.102      0.355 FF    IC  wine1|Div0|auto_generated|divider|divider|StageOut[363]~667|datac
    Info (332115):     22.235      0.133 FF  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[363]~667|combout
    Info (332115):     22.568      0.333 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~0|dataa
    Info (332115):     22.718      0.150 FF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~0|cout
    Info (332115):     22.718      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~2|cin
    Info (332115):     22.753      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~2|cout
    Info (332115):     22.753      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~4|cin
    Info (332115):     22.788      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~4|cout
    Info (332115):     22.788      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~6|cin
    Info (332115):     22.823      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~6|cout
    Info (332115):     22.823      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~8|cin
    Info (332115):     22.858      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~8|cout
    Info (332115):     22.858      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~10|cin
    Info (332115):     22.952      0.094 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~10|cout
    Info (332115):     22.952      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~12|cin
    Info (332115):     22.987      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[10]~12|cout
    Info (332115):     22.987      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~14|cin
    Info (332115):     23.022      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[11]~14|cout
    Info (332115):     23.022      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~16|cin
    Info (332115):     23.057      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[12]~16|cout
    Info (332115):     23.057      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~18|cin
    Info (332115):     23.092      0.035 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[13]~18|cout
    Info (332115):     23.092      0.000 RR    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~21|cin
    Info (332115):     23.127      0.035 RF  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[14]~21|cout
    Info (332115):     23.127      0.000 FF    IC  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~22|cin
    Info (332115):     23.297      0.170 FR  CELL  wine1|Div0|auto_generated|divider|divider|add_sub_25_result_int[15]~22|combout
    Info (332115):     23.656      0.359 RR    IC  wine1|Div0|auto_generated|divider|divider|StageOut[379]~568|datad
    Info (332115):     23.715      0.059 RR  CELL  wine1|Div0|auto_generated|divider|divider|StageOut[379]~568|combout
    Info (332115):     24.047      0.332 RR    IC  wine1|ogrey_checkd1[0]~4|datab
    Info (332115):     24.190      0.143 RF  CELL  wine1|ogrey_checkd1[0]~4|cout
    Info (332115):     24.190      0.000 FF    IC  wine1|ogrey_checkd1[0]~6|cin
    Info (332115):     24.225      0.035 FR  CELL  wine1|ogrey_checkd1[0]~6|cout
    Info (332115):     24.225      0.000 RR    IC  wine1|ogrey_checkd1[0]~8|cin
    Info (332115):     24.260      0.035 RF  CELL  wine1|ogrey_checkd1[0]~8|cout
    Info (332115):     24.260      0.000 FF    IC  wine1|ogrey_checkd1[0]~10|cin
    Info (332115):     24.295      0.035 FR  CELL  wine1|ogrey_checkd1[0]~10|cout
    Info (332115):     24.295      0.000 RR    IC  wine1|ogrey_checkd1[0]~12|cin
    Info (332115):     24.389      0.094 RF  CELL  wine1|ogrey_checkd1[0]~12|cout
    Info (332115):     24.389      0.000 FF    IC  wine1|ogrey_checkd1[0]~14|cin
    Info (332115):     24.424      0.035 FR  CELL  wine1|ogrey_checkd1[0]~14|cout
    Info (332115):     24.424      0.000 RR    IC  wine1|ogrey_checkd1[0]~16|cin
    Info (332115):     24.459      0.035 RF  CELL  wine1|ogrey_checkd1[0]~16|cout
    Info (332115):     24.459      0.000 FF    IC  wine1|ogrey_checkd1[0]~18|cin
    Info (332115):     24.494      0.035 FR  CELL  wine1|ogrey_checkd1[0]~18|cout
    Info (332115):     24.494      0.000 RR    IC  wine1|ogrey_checkd1[0]~20|cin
    Info (332115):     24.529      0.035 RF  CELL  wine1|ogrey_checkd1[0]~20|cout
    Info (332115):     24.529      0.000 FF    IC  wine1|ogrey_checkd1[0]~22|cin
    Info (332115):     24.564      0.035 FR  CELL  wine1|ogrey_checkd1[0]~22|cout
    Info (332115):     24.564      0.000 RR    IC  wine1|ogrey_checkd1[0]~23|cin
    Info (332115):     24.734      0.170 RR  CELL  wine1|ogrey_checkd1[0]~23|combout
    Info (332115):     24.734      0.000 RR    IC  wine1|ogrey_checkd1[0]|datain
    Info (332115):     24.776      0.042 RR  CELL  Greyscale:wine1|ogrey_checkd1[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.667     16.667           latch edge time
    Info (332115):     18.451      1.784  R        clock network delay
    Info (332115):     18.483      0.032     uTsu  Greyscale:wine1|ogrey_checkd1[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.776
    Info (332115): Data Required Time :    18.483
    Info (332115): Slack              :    -6.293 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.847
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -1.847 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]
    Info (332115): To Node      : DRAM_DQ[9]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.170      0.170  R        clock network delay
    Info (332115):      0.292      0.122     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]
    Info (332115):      0.346      0.054 RR  CELL  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a9|portadataout[0]
    Info (332115):      1.076      0.730 RR    IC  u7|mDATAIN[9]~9|datac
    Info (332115):      1.183      0.107 RR  CELL  u7|mDATAIN[9]~9|combout
    Info (332115):      1.399      0.216 RR    IC  DRAM_DQ[9]|datain
    Info (332115):      2.847      1.448 RR  CELL  DRAM_DQ[9]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      1.000      0.000  R        clock network delay
    Info (332115):      1.000      0.000  R  oExt  DRAM_DQ[9]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.847
    Info (332115): Data Required Time :     1.000
    Info (332115): Slack              :    -1.847 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.142
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.142 
    Info (332115): ===================================================================
    Info (332115): From Node    : DRAM_DQ[30]
    Info (332115): To Node      : Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): Launch Clock : n/a
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Max Delay Exception      : 1.000
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  iExt  DRAM_DQ[30]
    Info (332115):      0.711      0.711 RR  CELL  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      0.888     -0.112  R        clock network delay
    Info (332115):      0.853     -0.035     uTsu  Sdram_Control_4Port:u8|mDATAOUT[14]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.711
    Info (332115): Data Required Time :     0.853
    Info (332115): Slack              :     0.142 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.373
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 17.373 
    Info (332115): ===================================================================
    Info (332115): From Node    : lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115): To Node      : lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.887      1.887  R        clock network delay
    Info (332115):      2.028      0.141     uTco  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115):      2.028      0.000 RR  CELL  u11|u0|mI2S_CLK|regout
    Info (332115):      3.203      1.175 RR    IC  u11|u0|mI2S_CLK~0|datac
    Info (332115):      3.310      0.107 RR  CELL  u11|u0|mI2S_CLK~0|combout
    Info (332115):      4.445      1.135 RR    IC  u11|u0|mI2S_CLK~feeder|datad
    Info (332115):      4.504      0.059 RR  CELL  u11|u0|mI2S_CLK~feeder|combout
    Info (332115):      4.504      0.000 RR    IC  u11|u0|mI2S_CLK|datain
    Info (332115):      4.546      0.042 RR  CELL  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.887      1.887  R        clock network delay
    Info (332115):     21.919      0.032     uTsu  lcd_3wire_config:u11|I2S_Controller:u0|mI2S_CLK
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.546
    Info (332115): Data Required Time :    21.919
    Info (332115): Slack              :    17.373 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.323
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.323 
    Info (332115): ===================================================================
    Info (332115): From Node    : touch_tcon:u10|x_cnt[7]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.070      0.070  R        clock network delay
    Info (332115):      0.211      0.141     uTco  touch_tcon:u10|x_cnt[7]
    Info (332115):      0.211      0.000 RR  CELL  u10|x_cnt[7]|regout
    Info (332115):      0.448      0.237 RR    IC  u10|LessThan4~0|datab
    Info (332115):      0.628      0.180 RR  CELL  u10|LessThan4~0|combout
    Info (332115):      0.736      0.108 RR    IC  u10|LessThan0~0|datac
    Info (332115):      0.869      0.133 RR  CELL  u10|LessThan0~0|combout
    Info (332115):      0.979      0.110 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0|dataa
    Info (332115):      1.159      0.180 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0|combout
    Info (332115):      1.466      0.307 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1|datab
    Info (332115):      1.646      0.180 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1|combout
    Info (332115):      3.370      1.724 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena|datad
    Info (332115):      3.429      0.059 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdcnt_addr_ena|combout
    Info (332115):      3.622      0.193 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2|datac
    Info (332115):      3.757      0.135 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2|combout
    Info (332115):      3.880      0.123 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4|datab
    Info (332115):      4.060      0.180 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4|combout
    Info (332115):      4.266      0.206 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5|datab
    Info (332115):      4.446      0.180 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5|combout
    Info (332115):      4.569      0.123 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8|dataa
    Info (332115):      4.749      0.180 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]~8|combout
    Info (332115):      4.749      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[8]|datain
    Info (332115):      4.791      0.042 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     30.082      0.082  R        clock network delay
    Info (332115):     30.114      0.032     uTsu  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.791
    Info (332115): Data Required Time :    30.114
    Info (332115): Slack              :    25.323 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.088
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.088 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|Cont[21]
    Info (332115): To Node      : Reset_Delay:u1|oRST_1
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.734      1.734  R        clock network delay
    Info (332115):      1.875      0.141     uTco  Reset_Delay:u1|Cont[21]
    Info (332115):      1.875      0.000 RR  CELL  u1|Cont[21]|regout
    Info (332115):      2.230      0.355 RR    IC  u1|oRST_1~1|datac
    Info (332115):      2.337      0.107 RR  CELL  u1|oRST_1~1|combout
    Info (332115):      2.337      0.000 RR    IC  u1|oRST_1|datain
    Info (332115):      2.379      0.042 RR  CELL  Reset_Delay:u1|oRST_1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.139      2.139  R        clock network delay
    Info (332115):      2.291      0.152      uTh  Reset_Delay:u1|oRST_1
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.379
    Info (332115): Data Required Time :     2.291
    Info (332115): Slack              :     0.088 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : CCD_Capture:u2|mSTART
    Info (332115): To Node      : CCD_Capture:u2|mSTART
    Info (332115): Launch Clock : CCD_PIXCLK
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.802      1.802  R        clock network delay
    Info (332115):      1.943      0.141     uTco  CCD_Capture:u2|mSTART
    Info (332115):      1.943      0.000 RR  CELL  u2|mSTART|regout
    Info (332115):      1.943      0.000 RR    IC  u2|mSTART~0|datac
    Info (332115):      2.127      0.184 RR  CELL  u2|mSTART~0|combout
    Info (332115):      2.127      0.000 RR    IC  u2|mSTART|datain
    Info (332115):      2.169      0.042 RR  CELL  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.802      1.802  R        clock network delay
    Info (332115):      1.954      0.152      uTh  CCD_Capture:u2|mSTART
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.169
    Info (332115): Data Required Time :     1.954
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): To Node      : Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.087      0.087  R        clock network delay
    Info (332115):      0.228      0.141     uTco  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115):      0.228      0.000 RR  CELL  u7|control1|init_timer[0]|regout
    Info (332115):      0.228      0.000 RR    IC  u7|control1|init_timer[0]~43|datac
    Info (332115):      0.412      0.184 RR  CELL  u7|control1|init_timer[0]~43|combout
    Info (332115):      0.412      0.000 RR    IC  u7|control1|init_timer[0]|datain
    Info (332115):      0.454      0.042 RR  CELL  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.087      0.087  R        clock network delay
    Info (332115):      0.239      0.152      uTh  Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.454
    Info (332115): Data Required Time :     0.239
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.083      0.083  R        clock network delay
    Info (332115):      0.224      0.141     uTco  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115):      0.224      0.000 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|regout
    Info (332115):      0.224      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|datac
    Info (332115):      0.408      0.184 RR  CELL  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]~2|combout
    Info (332115):      0.408      0.000 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[3]|datain
    Info (332115):      0.450      0.042 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.083      0.083  R        clock network delay
    Info (332115):      0.235      0.152      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.450
    Info (332115): Data Required Time :     0.235
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.240
    Info (332115): -to_clock [get_clocks {N/C}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.240 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115): To Node      : DRAM_DQ[29]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): Latch Clock  : N/C
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.102     -0.102  R        clock network delay
    Info (332115):     -0.005      0.097     uTco  Sdram_Control_4Port:u8|command:command1|OE~_Duplicate_13
    Info (332115):      1.240      1.245 RR  CELL  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  oExt  DRAM_DQ[29]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.240
    Info (332115): Data Required Time :     0.000
    Info (332115): Slack              :     1.240 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -2.122
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -2.122 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : RAW2RGB:u3|wData2_d1[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.000  166720.000           launch edge time
    Info (332115): 166722.139      2.139  R        clock network delay
    Info (332115): 166722.280      0.141     uTco  Reset_Delay:u1|oRST_1
    Info (332115): 166722.280      0.000 RR  CELL  u1|oRST_1|regout
    Info (332115): 166722.649      0.369 RR    IC  u1|oRST_1~clkctrl|inclk[0]
    Info (332115): 166722.649      0.000 RR  CELL  u1|oRST_1~clkctrl|outclk
    Info (332115): 166723.473      0.824 RR    IC  u3|wData2_d1[0]|aclr
    Info (332115): 166723.918      0.445 RR  CELL  RAW2RGB:u3|wData2_d1[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115): 166720.001  166720.001           latch edge time
    Info (332115): 166721.764      1.763  R        clock network delay
    Info (332115): 166721.796      0.032     uTsu  RAW2RGB:u3|wData2_d1[0]
    Info (332115): 
    Info (332115): Data Arrival Time  : 166723.918
    Info (332115): Data Required Time : 166721.796
    Info (332115): Slack              :    -2.122 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.431
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.431 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.454      0.121  F        clock network delay
    Info (332115):      3.595      0.141     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.595      0.000 RR  CELL  u8|write_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      3.941      0.346 RR    IC  u8|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]|aclr
    Info (332115):      4.386      0.445 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      6.666      6.666           latch edge time
    Info (332115):      6.785      0.119  R        clock network delay
    Info (332115):      6.817      0.032     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.386
    Info (332115): Data Required Time :     6.817
    Info (332115): Slack              :     2.431 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.095
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.095 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.081      0.081  F        clock network delay
    Info (332115):     15.222      0.141     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.222      0.000 RR  CELL  u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     15.574      0.352 RR    IC  u8|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter7a[0]|aclr
    Info (332115):     16.019      0.445 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           latch edge time
    Info (332115):     30.082      0.082  R        clock network delay
    Info (332115):     30.114      0.032     uTsu  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.019
    Info (332115): Data Required Time :    30.114
    Info (332115): Slack              :    14.095 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.554
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.554 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_1
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.139      2.139  R        clock network delay
    Info (332115):      2.280      0.141     uTco  Reset_Delay:u1|oRST_1
    Info (332115):      2.280      0.000 FF  CELL  u1|oRST_1|regout
    Info (332115):      4.097      1.817 FF    IC  u9|i2c_reset~0|datac
    Info (332115):      4.204      0.107 FR  CELL  u9|i2c_reset~0|combout
    Info (332115):      4.307      0.103 RR    IC  u9|i2c_reset|datad
    Info (332115):      4.366      0.059 RR  CELL  u9|i2c_reset|combout
    Info (332115):      4.806      0.440 RR    IC  u9|mI2C_CLK_DIV[0]|aclr
    Info (332115):      5.251      0.445 RF  CELL  I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.773      1.773  R        clock network delay
    Info (332115):     21.805      0.032     uTsu  I2C_CCD_Config:u9|mI2C_CLK_DIV[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.251
    Info (332115): Data Required Time :    21.805
    Info (332115): Slack              :    16.554 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.920
    Info (332115): -to_clock [get_clocks {iCLK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.920 
    Info (332115): ===================================================================
    Info (332115): From Node    : I2C_CCD_Config:u9|iexposure_adj_delay[3]
    Info (332115): To Node      : I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : iCLK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.759      1.759  R        clock network delay
    Info (332115):      1.900      0.141     uTco  I2C_CCD_Config:u9|iexposure_adj_delay[3]
    Info (332115):      1.900      0.000 RR  CELL  u9|iexposure_adj_delay[3]|regout
    Info (332115):      2.052      0.152 RR    IC  u9|i2c_reset~0|datad
    Info (332115):      2.111      0.059 RR  CELL  u9|i2c_reset~0|combout
    Info (332115):      2.214      0.103 RR    IC  u9|i2c_reset|datad
    Info (332115):      2.273      0.059 RR  CELL  u9|i2c_reset|combout
    Info (332115):      2.744      0.471 RR    IC  u9|mI2C_CTRL_CLK|aclr
    Info (332115):      3.189      0.445 RF  CELL  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.117      2.117  R        clock network delay
    Info (332115):      2.269      0.152      uTh  I2C_CCD_Config:u9|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.189
    Info (332115): Data Required Time :     2.269
    Info (332115): Slack              :     0.920 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.564
    Info (332115): -to_clock [get_clocks {CCD_PIXCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.564 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reset_Delay:u1|oRST_0
    Info (332115): To Node      : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]
    Info (332115): Launch Clock : iCLK_50
    Info (332115): Latch Clock  : CCD_PIXCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.734      1.734  R        clock network delay
    Info (332115):      1.875      0.141     uTco  Reset_Delay:u1|oRST_0
    Info (332115):      1.875      0.000 RR  CELL  u1|oRST_0|regout
    Info (332115):      2.240      0.365 RR    IC  u1|oRST_0~clkctrl|inclk[0]
    Info (332115):      2.240      0.000 RR  CELL  u1|oRST_0~clkctrl|outclk
    Info (332115):      3.046      0.806 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe22|dffe23a[4]|aclr
    Info (332115):      3.491      0.445 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.775      1.775  R        clock network delay
    Info (332115):      1.927      0.152      uTh  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.491
    Info (332115): Data Required Time :     1.927
    Info (332115): Slack              :     1.564 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.914
    Info (332115): -to_clock [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 3.914 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : sdram_pll:u6|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      3.333      3.333           launch edge time
    Info (332115):      3.436      0.103  F        clock network delay
    Info (332115):      3.577      0.141     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):      3.577      0.000 RR  CELL  u8|write_fifo2|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):      3.724      0.147 RR    IC  u8|write_fifo2|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):      4.169      0.445 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.103      0.103  R        clock network delay
    Info (332115):      0.255      0.152      uTh  Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.169
    Info (332115): Data Required Time :     0.255
    Info (332115): Slack              :     3.914 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 15.580
    Info (332115): -to_clock [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 15.580 
    Info (332115): ===================================================================
    Info (332115): From Node    : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115): To Node      : Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): Launch Clock : vga_pll:u5|altpll:altpll_component|_clk0 (INVERTED)
    Info (332115): Latch Clock  : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.000     15.000           launch edge time
    Info (332115):     15.081      0.081  F        clock network delay
    Info (332115):     15.222      0.141     uTco  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]
    Info (332115):     15.222      0.000 RR  CELL  u8|read_fifo1|dcfifo_component|auto_generated|rdaclr|dffe16a[0]|regout
    Info (332115):     15.368      0.146 RR    IC  u8|read_fifo1|dcfifo_component|auto_generated|p0addr|aclr
    Info (332115):     15.813      0.445 RR  CELL  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.081      0.081  R        clock network delay
    Info (332115):      0.233      0.152      uTh  Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|p0addr
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.813
    Info (332115): Data Required Time :     0.233
    Info (332115): Slack              :    15.580 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 0.953
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 0.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.571      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      1.976      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -1.775     -3.751 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):     -1.023      0.752 RR    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.023      0.000 RR  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.262      0.761 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      0.149      0.411 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      3.333      3.333           launch edge time
    Info (332113):      3.333      0.000           source latency
    Info (332113):      3.333      0.000           iCLK_50_3
    Info (332113):      3.904      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      5.309      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):      1.558     -3.751 RR  CELL  u6|altpll_component|pll|clk[0]
    Info (332113):      2.310      0.752 FF    IC  u6|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):      2.310      0.000 FF  CELL  u6|altpll_component|_clk0~clkctrl|outclk
    Info (332113):      3.071      0.761 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk1
    Info (332113):      3.482      0.411 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     0.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.333
    Info (332113): Targets: [get_clocks {sdram_pll:u6|altpll:altpll_component|_clk1}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.333 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : sdram_pll:u6|altpll:altpll_component|_clk1
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     -1.666     -1.666           launch edge time
    Info (332113):     -1.666      0.000           source latency
    Info (332113):     -1.666      0.000           iCLK_50_3
    Info (332113):     -1.095      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      0.310      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -3.441     -3.751 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):     -2.689      0.752 RR    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):     -2.689      0.000 RR  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):     -1.682      1.007 RR    IC  oDRAM0_CLK|datain
    Info (332113):     -0.164      1.518 RR  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      1.667      1.667           launch edge time
    Info (332113):      1.667      0.000           source latency
    Info (332113):      1.667      0.000           iCLK_50_3
    Info (332113):      2.238      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113):      3.643      1.405 RR    IC  u6|altpll_component|pll|inclk[0]
    Info (332113):     -0.108     -3.751 RR  CELL  u6|altpll_component|pll|clk[1]
    Info (332113):      0.644      0.752 FF    IC  u6|altpll_component|_clk1~clkctrl|inclk[0]
    Info (332113):      0.644      0.000 FF  CELL  u6|altpll_component|_clk1~clkctrl|outclk
    Info (332113):      1.651      1.007 FF    IC  oDRAM0_CLK|datain
    Info (332113):      3.169      1.518 FF  CELL  oDRAM0_CLK
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     3.333
    Info (332113): Slack            :     3.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.889
    Info (332113): Targets: [get_clocks {oDRAM0_CLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 3.889 
    Info (332113): ===================================================================
    Info (332113): Node             : oDRAM0_CLK
    Info (332113): Clock            : oDRAM0_CLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :     6.666
    Info (332113): Slack            :     3.889
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 5.953
    Info (332113): Targets: [get_clocks {CCD_PIXCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 5.953 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): Clock            : CCD_PIXCLK
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           GPIO_CLKIN_N1
    Info (332113):      0.571      0.571 RR  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      0.640      0.069 RR    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      0.640      0.000 RR  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):      1.407      0.767 RR    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):      1.838      0.431 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           GPIO_CLKIN_N1
    Info (332113):      8.904      0.571 FF  CELL  GPIO_CLKIN_N1|combout
    Info (332113):      8.973      0.069 FF    IC  GPIO_CLKIN_N1~clkctrl|inclk[0]
    Info (332113):      8.973      0.000 FF  CELL  GPIO_CLKIN_N1~clkctrl|outclk
    Info (332113):      9.740      0.767 FF    IC  u7|write_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a0|clk1
    Info (332113):     10.171      0.431 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.380
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     5.953
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.000
    Info (332113): Targets: [get_clocks {iCLK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.000 
    Info (332113): ===================================================================
    Info (332113): Node             : I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): Clock            : iCLK_50
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50
    Info (332113):      0.541      0.541 RR  CELL  iCLK_50|combout
    Info (332113):      0.609      0.068 RR    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):      0.609      0.000 RR  CELL  iCLK_50~clkctrl|outclk
    Info (332113):      1.431      0.822 RR    IC  u9|combo_cnt[0]|clk
    Info (332113):      1.753      0.322 RR  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50
    Info (332113):     10.541      0.541 FF  CELL  iCLK_50|combout
    Info (332113):     10.609      0.068 FF    IC  iCLK_50~clkctrl|inclk[0]
    Info (332113):     10.609      0.000 FF  CELL  iCLK_50~clkctrl|outclk
    Info (332113):     11.431      0.822 FF    IC  u9|combo_cnt[0]|clk
    Info (332113):     11.753      0.322 FF  CELL  I2C_CCD_Config:u9|combo_cnt[0]
    Info (332113): 
    Info (332113): Required Width   :     1.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :     9.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_2}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_2|combout
    Info (332113): Clock            : iCLK_50_2
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.561      0.561 RR  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_2
    Info (332113):     10.561      0.561 FF  CELL  iCLK_50_2|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 10.000
    Info (332113): Targets: [get_clocks {iCLK_50_3}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 10.000 
    Info (332113): ===================================================================
    Info (332113): Node             : iCLK_50_3|combout
    Info (332113): Clock            : iCLK_50_3
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_3
    Info (332113):      0.571      0.571 RR  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           iCLK_50_3
    Info (332113):     10.571      0.571 FF  CELL  iCLK_50_3|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    10.000
    Info (332113): Slack            :    10.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.873
    Info (332113): Targets: [get_clocks {vga_pll:u5|altpll:altpll_component|_clk0}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.873 
    Info (332113): ===================================================================
    Info (332113): Node             : Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): Clock            : vga_pll:u5|altpll:altpll_component|_clk0
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           iCLK_50_2
    Info (332113):      0.561      0.561 RR  CELL  iCLK_50_2|combout
    Info (332113):      1.964      1.403 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     -1.787     -3.751 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     -1.040      0.747 RR    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.040      0.000 RR  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.303      0.737 RR    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):      0.106      0.409 RR  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     15.000     15.000           launch edge time
    Info (332113):     15.000      0.000           source latency
    Info (332113):     15.000      0.000           iCLK_50_2
    Info (332113):     15.561      0.561 RR  CELL  iCLK_50_2|combout
    Info (332113):     16.964      1.403 RR    IC  u5|altpll_component|pll|inclk[0]
    Info (332113):     13.213     -3.751 RR  CELL  u5|altpll_component|pll|clk[0]
    Info (332113):     13.960      0.747 FF    IC  u5|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     13.960      0.000 FF  CELL  u5|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     14.697      0.737 FF    IC  u7|read_fifo1|dcfifo_component|auto_generated|fifo_ram|altsyncram14|ram_block15a2|clk0
    Info (332113):     15.106      0.409 FF  CELL  Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    15.000
    Info (332113): Slack            :    12.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.223
    Info (332113): Targets: [get_clocks {CCD_MCLK}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 37.223 
    Info (332113): ===================================================================
    Info (332113): Node             : GPIO_CLKOUT_N1
    Info (332113): Clock            : CCD_MCLK
    Info (332113): Type             : Port Rate
    Info (332113): Required Width   :     2.777
    Info (332113): Actual Width     :    40.000
    Info (332113): Slack            :    37.223
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 475 megabytes
    Info: Processing ended: Tue May 24 17:26:34 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


