INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/clk_div_generic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_div_generic'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/fun_gen_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_gen_sr'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/square_wave_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'square_wave_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/diff_out_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'diff_out_test'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/fun_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/pulsing_leds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulsing_leds'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/test_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_values'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/test_fun_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fun_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/test_synth.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_synth'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sources_1/new/SerialTx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SerialTx'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sim_1/new/EdgeDetector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EdgeDetector_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sim_1/new/SerialTx_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SerialTx_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sim_1/new/fun_gen_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fun_gen_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gwrw/fir1/fir1.srcs/sim_1/new/test_values_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_values_tb'
