{"vcs1":{"timestamp_begin":1696907794.816584107, "rt":0.83, "ut":0.37, "st":0.28}}
{"vcselab":{"timestamp_begin":1696907795.817177429, "rt":0.91, "ut":0.54, "st":0.27}}
{"link":{"timestamp_begin":1696907796.865013316, "rt":0.53, "ut":0.17, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696907793.991988864}
{"VCS_COMP_START_TIME": 1696907793.991988864}
{"VCS_COMP_END_TIME": 1696907797.570552967}
{"VCS_USER_OPTIONS": "-sverilog mController.sve hw3.sv -debug"}
{"vcs1": {"peak_mem": 338116}}
{"stitch_vcselab": {"peak_mem": 239032}}
