

================================================================
== Vitis HLS Report for 'aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4'
================================================================
* Date:           Thu Apr 25 11:55:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- aesDecryptLoop3_aesDecryptLoop4  |       16|       16|         2|          1|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    160|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln741_1_fu_131_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln741_fu_105_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln745_fu_194_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln746_1_fu_188_p2     |         +|   0|  0|  13|           4|           4|
    |add_ln746_fu_177_p2       |         +|   0|  0|  13|           4|           4|
    |icmp_ln741_fu_99_p2       |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln745_fu_117_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln741_1_fu_137_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln741_fu_123_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  88|          30|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten29_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |i_fu_46                                 |   9|          2|    3|          6|
    |indvar_flatten29_fu_50                  |   9|          2|    5|         10|
    |j_fu_42                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln746_1_reg_248      |  4|   0|    4|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_46                  |  3|   0|    3|          0|
    |indvar_flatten29_fu_50   |  5|   0|    5|          0|
    |j_fu_42                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  aes_Pipeline_aesDecryptLoop3_aesDecryptLoop4|  return value|
|block_r_address0              |  out|    4|   ap_memory|                                       block_r|         array|
|block_r_ce0                   |  out|    1|   ap_memory|                                       block_r|         array|
|block_r_q0                    |   in|    8|   ap_memory|                                       block_r|         array|
|decryptedtext_array_address0  |  out|    4|   ap_memory|                           decryptedtext_array|         array|
|decryptedtext_array_ce0       |  out|    1|   ap_memory|                           decryptedtext_array|         array|
|decryptedtext_array_we0       |  out|    1|   ap_memory|                           decryptedtext_array|         array|
|decryptedtext_array_d0        |  out|    8|   ap_memory|                           decryptedtext_array|         array|
+------------------------------+-----+-----+------------+----------------------------------------------+--------------+

