{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651500884517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651500884527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 16:14:44 2022 " "Processing started: Mon May 02 16:14:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651500884527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500884527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500884527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651500884997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651500884997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setfixtimeanddate.v 1 1 " "Found 1 design units, including 1 entities, in source file setfixtimeanddate.v" { { "Info" "ISGN_ENTITY_NAME" "1 setFixTimeAndDate " "Found entity 1: setFixTimeAndDate" {  } { { "setFixTimeAndDate.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/setFixTimeAndDate.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500898577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500898577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdsteuerung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdsteuerung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDsteuerung-a " "Found design unit 1: LCDsteuerung-a" {  } { { "LCDsteuerung.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/LCDsteuerung.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899088 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDsteuerung " "Found entity 1: LCDsteuerung" {  } { { "LCDsteuerung.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/LCDsteuerung.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcddriver-communicate " "Found design unit 1: lcddriver-communicate" {  } { { "lcddriver.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899090 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcddriver " "Found entity 1: lcddriver" {  } { { "lcddriver.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genclockdcf.v 1 1 " "Found 1 design units, including 1 entities, in source file genclockdcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenClockDCF " "Found entity 1: GenClockDCF" {  } { { "GenClockDCF.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/GenClockDCF.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/FIFO.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899093 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/FIFO.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Experiment5 " "Found entity 1: Experiment5" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "setClock.v(274) " "Verilog HDL information at setClock.v(274): always construct contains both blocking and non-blocking assignments" {  } { { "setClock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v" 274 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651500899096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setclock.v 1 1 " "Found 1 design units, including 1 entities, in source file setclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 setClock " "Found entity 1: setClock" {  } { { "setClock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcf77_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file dcf77_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcf77_decoder " "Found entity 1: dcf77_decoder" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkGen_verilog " "Found entity 1: clkGen_verilog" {  } { { "clkGen_verilog.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/clkGen_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllexp5.v 1 1 " "Found 1 design units, including 1 entities, in source file pllexp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllexp5 " "Found entity 1: pllexp5" {  } { { "pllexp5.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/pllexp5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_statemachines.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_statemachines.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_statemachines " "Found entity 1: tb_statemachines" {  } { { "tb_statemachines.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/tb_statemachines.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651500899103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899103 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "using implicit port connections tb_statemachines.v(89) " "Verilog HDL error at tb_statemachines.v(89): using implicit port connections is a SystemVerilog feature" {  } { { "tb_statemachines.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/tb_statemachines.v" 89 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1651500899219 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA_Lab/FPGA_Lab/experiment5/output_files/experiment5.map.smsg " "Generated suppressed messages file F:/FPGA_Lab/FPGA_Lab/experiment5/output_files/experiment5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899293 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651500899351 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 02 16:14:59 2022 " "Processing ended: Mon May 02 16:14:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651500899351 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651500899351 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651500899351 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899351 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651500899992 ""}
