# Common Cells

This repository contains common cells(Verilog) for use in projects.

# Module List

### Datapath Elements

|           Name          |                     Description                     |    Status    | 
|:-----------------------:|:---------------------------------------------------:|:------------:|
| `FloatAdder`            | (32 bit) float point adder                          | finish       |
| `FloatMul`              | (32 bit) float point multiplier                     | finish       |