\hypertarget{group___r_c_c___p_l_l2___clock___output}{}\doxysection{RCC PLL2 Clock Output}
\label{group___r_c_c___p_l_l2___clock___output}\index{RCC PLL2 Clock Output@{RCC PLL2 Clock Output}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l2___clock___output_gad1a8a81a015f275a253b4d399c0016b9}{RCC\+\_\+\+PLL2\+\_\+\+DIVP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca3e05cfb6969a05de3f2c8cee6acdf}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP2\+EN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l2___clock___output_ga06627c6c5a9c03fafd82d1bbb8916dd8}{RCC\+\_\+\+PLL2\+\_\+\+DIVQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc699729fccc8ad744d4a98443bcaa1}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ2\+EN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l2___clock___output_ga23a9f811301522d6b81ad0b1cc249d1e}{RCC\+\_\+\+PLL2\+\_\+\+DIVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146df7cb2ee76d273adec13edc490e96}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR2\+EN}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l2___clock___output_gad1a8a81a015f275a253b4d399c0016b9}\label{group___r_c_c___p_l_l2___clock___output_gad1a8a81a015f275a253b4d399c0016b9}} 
\index{RCC PLL2 Clock Output@{RCC PLL2 Clock Output}!RCC\_PLL2\_DIVP@{RCC\_PLL2\_DIVP}}
\index{RCC\_PLL2\_DIVP@{RCC\_PLL2\_DIVP}!RCC PLL2 Clock Output@{RCC PLL2 Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL2\_DIVP}{RCC\_PLL2\_DIVP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL2\+\_\+\+DIVP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ca3e05cfb6969a05de3f2c8cee6acdf}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVP2\+EN}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00466}{466}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l2___clock___output_ga06627c6c5a9c03fafd82d1bbb8916dd8}\label{group___r_c_c___p_l_l2___clock___output_ga06627c6c5a9c03fafd82d1bbb8916dd8}} 
\index{RCC PLL2 Clock Output@{RCC PLL2 Clock Output}!RCC\_PLL2\_DIVQ@{RCC\_PLL2\_DIVQ}}
\index{RCC\_PLL2\_DIVQ@{RCC\_PLL2\_DIVQ}!RCC PLL2 Clock Output@{RCC PLL2 Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL2\_DIVQ}{RCC\_PLL2\_DIVQ}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL2\+\_\+\+DIVQ~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc699729fccc8ad744d4a98443bcaa1}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVQ2\+EN}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00467}{467}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___p_l_l2___clock___output_ga23a9f811301522d6b81ad0b1cc249d1e}\label{group___r_c_c___p_l_l2___clock___output_ga23a9f811301522d6b81ad0b1cc249d1e}} 
\index{RCC PLL2 Clock Output@{RCC PLL2 Clock Output}!RCC\_PLL2\_DIVR@{RCC\_PLL2\_DIVR}}
\index{RCC\_PLL2\_DIVR@{RCC\_PLL2\_DIVR}!RCC PLL2 Clock Output@{RCC PLL2 Clock Output}}
\doxysubsubsection{\texorpdfstring{RCC\_PLL2\_DIVR}{RCC\_PLL2\_DIVR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLL2\+\_\+\+DIVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146df7cb2ee76d273adec13edc490e96}{RCC\+\_\+\+PLLCFGR\+\_\+\+DIVR2\+EN}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l00468}{468}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

