/*
 * dspbridge/src/hal/omap3/prcm/PRCMAccInt.h
 *
 * DSP-BIOS Bridge driver support functions for TI OMAP processors.
 *
 * Copyright (C) 2007 Texas Instruments, Inc.
 *
 * This package is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * THIS PACKAGE IS PROVIDED ``AS IS'' AND WITHOUT ANY EXPRESS OR
 * IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED
 * WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
 */

#ifndef _PRCM_ACC_INT_H
#define _PRCM_ACC_INT_H

#if defined(__cplusplus)
extern "C" {
#endif  /* defined(__cplusplus) */


/*****************************************************************************
* EXPORTED DEFINITIONS
******************************************************************************
*/

/* Mappings of level 1 EASI function numbers to function names */

#define EASIL1_PRCMPRCM_REVISIONReadRegister32 PRCM_BASE_EASIL1 + 0
#define EASIL1_PRCMPRCM_REVISIONRevRead32   PRCM_BASE_EASIL1 + 1
#define EASIL1_PRCMPRCM_REVISIONRevGet32 PRCM_BASE_EASIL1 + 2
#define EASIL1_PRCMPRCM_SYSCONFIGReadRegister32  PRCM_BASE_EASIL1 + 3
#define EASIL1_PRCMPRCM_SYSCONFIGWriteRegister32 PRCM_BASE_EASIL1 + 4
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleRead32  PRCM_BASE_EASIL1 + 5
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleReadIsAG_off32 PRCM_BASE_EASIL1 + 6
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleReadIsAG_on32 PRCM_BASE_EASIL1 + 7
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleGet32   PRCM_BASE_EASIL1 + 8
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleIsAG_off32  PRCM_BASE_EASIL1 + 9
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleIsAG_on32  PRCM_BASE_EASIL1 + 10
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleWrite32  PRCM_BASE_EASIL1 + 11
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleWriteAG_off32 PRCM_BASE_EASIL1 + 12
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleWriteAG_on32  PRCM_BASE_EASIL1 + 13
#define EASIL1_PRCMPRCM_SYSCONFIGAutoIdleSet32       PRCM_BASE_EASIL1 + 14
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUReadRegister32  PRCM_BASE_EASIL1 + 15
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWriteRegister32     PRCM_BASE_EASIL1 + 16
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stRead32 PRCM_BASE_EASIL1 + 17
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stReadIsIRQ_fal_r32 \
						PRCM_BASE_EASIL1 + 18
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stReadIsIRQ_tru_r32\
						PRCM_BASE_EASIL1 + 19
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stGet32   PRCM_BASE_EASIL1 + 20
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stIsIRQ_fal_r\
						PRCM_BASE_EASIL1 + 21
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stIsIRQ_tru_r32\
						PRCM_BASE_EASIL1 + 22
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stWrite32 PRCM_BASE_EASIL1 + 23
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stWriteSt_un_w32\
						PRCM_BASE_EASIL1 + 24
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 25
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUTransition_stSet32  PRCM_BASE_EASIL1 + 26
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stRead32 PRCM_BASE_EASIL1 + 27
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stReadIsIRQ_fal_r32  \
						PRCM_BASE_EASIL1 + 28
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stReadIsIRQ_tru_r32 \
						PRCM_BASE_EASIL1 + 29
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stGet32   PRCM_BASE_EASIL1 + 30
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stIsIRQ_fal_r32 \
						PRCM_BASE_EASIL1 + 31
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stIsIRQ_tru_r32\
						PRCM_BASE_EASIL1 + 32
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stWrite32 PRCM_BASE_EASIL1 + 33
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stWriteSt_un_w32\
						PRCM_BASE_EASIL1 + 34
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stWriteSt_rst_w32 \
						PRCM_BASE_EASIL1 + 35
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stSet32   PRCM_BASE_EASIL1 + 36
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stRead32  PRCM_BASE_EASIL1 + 37
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stReadIsIRQ_fal_r32 \
						PRCM_BASE_EASIL1 + 38
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stReadIsIRQ_tru_r32 \
						PRCM_BASE_EASIL1 + 39
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stGet32 PRCM_BASE_EASIL1 + 40
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stIsIRQ_fal_r32 \
					PRCM_BASE_EASIL1 + 41
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stIsIRQ_tru_r32 \
						PRCM_BASE_EASIL1 + 42
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stWrite32 PRCM_BASE_EASIL1 + 43
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stWriteSt_un_w32 \
						PRCM_BASE_EASIL1 + 44
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stWriteSt_rst_w32 \
						PRCM_BASE_EASIL1 + 45
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUEvGenON_stSet32 PRCM_BASE_EASIL1 + 46
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stRead32 PRCM_BASE_EASIL1 + 47
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stReadIsIRQ_fal_r32\
						PRCM_BASE_EASIL1 + 48
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stReadIsIRQ_tru_r32\
						PRCM_BASE_EASIL1 + 49
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stGet32 PRCM_BASE_EASIL1 + 50
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stIsIRQ_fal_r32     \
						PRCM_BASE_EASIL1 + 51
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stIsIRQ_tru_r32   \
						PRCM_BASE_EASIL1 + 52
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stWrite32  PRCM_BASE_EASIL1 + 53
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stWriteSt_un_w32   \
						PRCM_BASE_EASIL1 + 54
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stWriteSt_rst_w32 \
						PRCM_BASE_EASIL1 + 55
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUVoltTrans_stSet32 PRCM_BASE_EASIL1 + 56
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stRead32 PRCM_BASE_EASIL1 + 57
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stReadIsIRQ_fal_r32  \
						PRCM_BASE_EASIL1 + 58
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stReadIsIRQ_tru_r32  \
						PRCM_BASE_EASIL1 + 59
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stGet32 PRCM_BASE_EASIL1 + 60
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stIsIRQ_fal_r32 PRCM_BASE_EASIL1 + 61
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stIsIRQ_tru_r32 PRCM_BASE_EASIL1 + 62
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stWrite32 PRCM_BASE_EASIL1 + 63
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stWriteSt_un_w32\
						PRCM_BASE_EASIL1 + 64
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stWriteSt_rst_w32 \
						PRCM_BASE_EASIL1 + 65
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup2_stSet32 PRCM_BASE_EASIL1 + 66
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stRead32 PRCM_BASE_EASIL1 + 67
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stReadIsIRQ_fal_r32\
						PRCM_BASE_EASIL1 + 68
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stReadIsIRQ_tru_r32 \
						PRCM_BASE_EASIL1 + 69
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stGet32 PRCM_BASE_EASIL1 + 70
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stIsIRQ_fal_r32 PRCM_BASE_EASIL1 + 71
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stIsIRQ_tru_r32 PRCM_BASE_EASIL1 + 72
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stWrite32 PRCM_BASE_EASIL1 + 73
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stWriteSt_un_w32\
						PRCM_BASE_EASIL1 + 74
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stWriteSt_rst_w32 \
						PRCM_BASE_EASIL1 + 75
#define EASIL1_PRCMPRCM_IRQSTATUS_MPUWkup1_stSet32 PRCM_BASE_EASIL1 + 76
#define EASIL1_PRCMPRCM_IRQENABLE_MPUReadRegister32 PRCM_BASE_EASIL1 + 77
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWriteRegister32 PRCM_BASE_EASIL1 + 78
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enRead32 PRCM_BASE_EASIL1 + 79
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enReadIsirq_msk32 \
						PRCM_BASE_EASIL1 + 80
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enReadIsirq_en32   \
						PRCM_BASE_EASIL1 + 81
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enGet32 PRCM_BASE_EASIL1 + 82
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enIsirq_msk32 \
						PRCM_BASE_EASIL1 + 83
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enIsirq_en32 \
						PRCM_BASE_EASIL1 + 84
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enWrite32 PRCM_BASE_EASIL1 + 85
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enWriteirq_msk32 \
						PRCM_BASE_EASIL1 + 86
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enWriteirq_en32 \
						PRCM_BASE_EASIL1 + 87
#define EASIL1_PRCMPRCM_IRQENABLE_MPUTransition_enSet32 PRCM_BASE_EASIL1 + 88
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enRead32 PRCM_BASE_EASIL1 + 89
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enReadIsirq_msk32\
						PRCM_BASE_EASIL1 + 90
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enReadIsirq_en32 \
						PRCM_BASE_EASIL1 + 91
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enGet32 PRCM_BASE_EASIL1 + 92
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enIsirq_msk32 \
						PRCM_BASE_EASIL1 + 93
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enIsirq_en32 \
						PRCM_BASE_EASIL1 + 94
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enWrite32 PRCM_BASE_EASIL1 + 95
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enWriteirq_msk32 \
						PRCM_BASE_EASIL1 + 96
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enWriteirq_en32 \
						PRCM_BASE_EASIL1 + 97
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenOFF_enSet32 PRCM_BASE_EASIL1 + 98
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enRead32 PRCM_BASE_EASIL1 + 99
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enReadIsirq_msk32\
					PRCM_BASE_EASIL1 + 100
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enReadIsirq_en32 \
					PRCM_BASE_EASIL1 + 101
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enGet32 PRCM_BASE_EASIL1 + 102
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enIsirq_msk32 \
					PRCM_BASE_EASIL1 + 103
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enIsirq_en3 \
						PRCM_BASE_EASIL1 + 104
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enWrite32 PRCM_BASE_EASIL1 + 105
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enWriteirq_msk32 \
						PRCM_BASE_EASIL1 + 106
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enWriteirq_en32 \
						PRCM_BASE_EASIL1 + 107
#define EASIL1_PRCMPRCM_IRQENABLE_MPUEvGenON_enSet32 PRCM_BASE_EASIL1 + 108
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enRead32 PRCM_BASE_EASIL1 + 109
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enReadIsirq_msk32 \
						PRCM_BASE_EASIL1 + 110
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enReadIsirq_en32 \
						PRCM_BASE_EASIL1 + 111
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enGet32 PRCM_BASE_EASIL1 + 112
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enIsirq_msk32  \
						PRCM_BASE_EASIL1 + 113
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enIsirq_en32\
						PRCM_BASE_EASIL1 + 114
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enWrite32 PRCM_BASE_EASIL1 + 115
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enWriteirq_msk32 \
						PRCM_BASE_EASIL1 + 116
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enWriteirq_en32 \
						PRCM_BASE_EASIL1 + 117
#define EASIL1_PRCMPRCM_IRQENABLE_MPUVoltTrans_enSet32 PRCM_BASE_EASIL1 + 118
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enRead32 PRCM_BASE_EASIL1 + 119
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enReadIsirq_msk32 \
					PRCM_BASE_EASIL1 + 120
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enReadIsirq_en32 \
					PRCM_BASE_EASIL1 + 121
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enGet32 PRCM_BASE_EASIL1 + 122
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enIsirq_msk32 PRCM_BASE_EASIL1 + 123
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enIsirq_en32 PRCM_BASE_EASIL1 + 124
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enWrite32 PRCM_BASE_EASIL1 + 125
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enWriteirq_msk32 \
						PRCM_BASE_EASIL1 + 126
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enWriteirq_en32 \
						PRCM_BASE_EASIL1 + 127
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup2_enSet32 PRCM_BASE_EASIL1 + 128
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enRead32 PRCM_BASE_EASIL1 + 129
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enReadIsirq_msk32 \
					PRCM_BASE_EASIL1 + 130
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enReadIsirq_en32 \
						PRCM_BASE_EASIL1 + 131
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enGet32 PRCM_BASE_EASIL1 + 132
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enIsirq_msk32 PRCM_BASE_EASIL1 + 133
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enIsirq_en32 PRCM_BASE_EASIL1 + 134
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enWrite32 PRCM_BASE_EASIL1 + 135
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enWriteirq_msk32 \
						PRCM_BASE_EASIL1 + 136
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enWriteirq_en32 \
						PRCM_BASE_EASIL1 + 137
#define EASIL1_PRCMPRCM_IRQENABLE_MPUWkup1_enSet32 PRCM_BASE_EASIL1 + 138
#define EASIL1_PRCMPRCM_VOLTCTRLReadRegister32 PRCM_BASE_EASIL1 + 139
#define EASIL1_PRCMPRCM_VOLTCTRLWriteRegister32 PRCM_BASE_EASIL1 + 140
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltRead32 PRCM_BASE_EASIL1 + 141
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltReadIsL032 PRCM_BASE_EASIL1 + 142
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltReadIsAuto32 PRCM_BASE_EASIL1 + 143
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltGet32 PRCM_BASE_EASIL1 + 144
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltIsL03 PRCM_BASE_EASIL1 + 145
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltIsAuto32 PRCM_BASE_EASIL1 + 146
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltWrite32 PRCM_BASE_EASIL1 + 147
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltWriteL032 PRCM_BASE_EASIL1 + 148
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltWriteAuto32  PRCM_BASE_EASIL1 + 149
#define EASIL1_PRCMPRCM_VOLTCTRLAUTO_ExtVoltSet32  PRCM_BASE_EASIL1 + 150
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltRead32 PRCM_BASE_EASIL1 + 151
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltReadIsAuto32 PRCM_BASE_EASIL1 + 152
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltReadIsImmediate32 \
						PRCM_BASE_EASIL1 + 153
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltGet32 PRCM_BASE_EASIL1 + 154
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltIsAuto32  PRCM_BASE_EASIL1 + 155
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltIsImmediate32 \
						PRCM_BASE_EASIL1 + 156
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltWrite32 PRCM_BASE_EASIL1 + 157
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltWriteAuto32 PRCM_BASE_EASIL1 + 158
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltWriteImmediate32 \
						PRCM_BASE_EASIL1 + 159
#define EASIL1_PRCMPRCM_VOLTCTRLFORCE_ExtVoltSet32 PRCM_BASE_EASIL1 + 160
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelRead32 PRCM_BASE_EASIL1 + 161
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelReadIsOFFL032 PRCM_BASE_EASIL1 + 162
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelReadIsOFFL132 PRCM_BASE_EASIL1 + 163
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelReadIsReserved132\
						PRCM_BASE_EASIL1 + 164
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelReadIsReserved232 \
						PRCM_BASE_EASIL1 + 165
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelGet32    PRCM_BASE_EASIL1 + 166
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelIsOFFL032  PRCM_BASE_EASIL1 + 167
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelIsOFFL132 PRCM_BASE_EASIL1 + 168
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelIsReserved132 PRCM_BASE_EASIL1 + 169
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelIsReserved232 PRCM_BASE_EASIL1 + 170
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelWrite32 PRCM_BASE_EASIL1 + 171
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelWriteOFFL032 PRCM_BASE_EASIL1 + 172
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelWriteOFFL132 PRCM_BASE_EASIL1 + 173
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelWriteReserved132 \
						PRCM_BASE_EASIL1 + 174
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelWriteReserved232 \
						PRCM_BASE_EASIL1 + 175
#define EASIL1_PRCMPRCM_VOLTCTRLSETOFF_LevelSet32 PRCM_BASE_EASIL1 + 176
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlRead32 PRCM_BASE_EASIL1 + 177
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlReadIsDIS32 PRCM_BASE_EASIL1 + 178
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlReadIsEN32 PRCM_BASE_EASIL1 + 179
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlGet32 PRCM_BASE_EASIL1 + 180
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlIsDIS32 PRCM_BASE_EASIL1 + 181
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlIsEN32 PRCM_BASE_EASIL1 + 182
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlWrite32 PRCM_BASE_EASIL1 + 183
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlWriteDIS32 PRCM_BASE_EASIL1 + 184
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlWriteEN32 PRCM_BASE_EASIL1 + 185
#define EASIL1_PRCMPRCM_VOLTCTRLMemRetCtrlSet32 PRCM_BASE_EASIL1 + 186
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelRead32 PRCM_BASE_EASIL1 + 187
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelReadIsRETL032 PRCM_BASE_EASIL1 + 188
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelReadIsRETL132 PRCM_BASE_EASIL1 + 189
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelReadIsReserved132\
						PRCM_BASE_EASIL1 + 190
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelReadIsReserved232 \
						PRCM_BASE_EASIL1 + 191
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelGet32 PRCM_BASE_EASIL1 + 192
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelIsRETL032 PRCM_BASE_EASIL1 + 193
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelIsRETL132 PRCM_BASE_EASIL1 + 194
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelIsReserved132 PRCM_BASE_EASIL1 + 195
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelIsReserved232 PRCM_BASE_EASIL1 + 196
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelWrite32 PRCM_BASE_EASIL1 + 197
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelWriteRETL032 PRCM_BASE_EASIL1 + 198
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelWriteRETL132 PRCM_BASE_EASIL1 + 199
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelWriteReserved132 \
						PRCM_BASE_EASIL1 + 200
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelWriteReserved232 \
						PRCM_BASE_EASIL1 + 201
#define EASIL1_PRCMPRCM_VOLTCTRLSETRET_LevelSet32 PRCM_BASE_EASIL1 + 202
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelRead32 PRCM_BASE_EASIL1 + 203
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelReadIsL032 PRCM_BASE_EASIL1 + 204
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelReadIsL132 PRCM_BASE_EASIL1 + 205
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelReadIsReserved132 \
					PRCM_BASE_EASIL1 + 206
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelReadIsReserved232 \
					PRCM_BASE_EASIL1 + 207
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelGet32 PRCM_BASE_EASIL1 + 208
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelIsL032 PRCM_BASE_EASIL1 + 209
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelIsL132 PRCM_BASE_EASIL1 + 210
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelIsReserved132 PRCM_BASE_EASIL1 + 211
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelIsReserved232 PRCM_BASE_EASIL1 + 212
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelWrite32  PRCM_BASE_EASIL1 + 213
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelWriteL032 PRCM_BASE_EASIL1 + 214
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelWriteL132 PRCM_BASE_EASIL1 + 215
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelWriteReserved132 \
						PRCM_BASE_EASIL1 + 216
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelWriteReserved232 \
						PRCM_BASE_EASIL1 + 217
#define EASIL1_PRCMPRCM_VOLTCTRLVOLT_levelSet32 PRCM_BASE_EASIL1 + 218
#define EASIL1_PRCMPRCM_VOLTSTReadRegister32 PRCM_BASE_EASIL1 + 219
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelRead32 PRCM_BASE_EASIL1 + 220
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelReadIsL032 PRCM_BASE_EASIL1 + 221
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelReadIsL132 PRCM_BASE_EASIL1 + 222
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelReadIsReserved132 \
					PRCM_BASE_EASIL1 + 223
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelReadIsReserved232 \
					PRCM_BASE_EASIL1 + 224
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelGet32 PRCM_BASE_EASIL1 + 225
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelIsL032 PRCM_BASE_EASIL1 + 226
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelIsL132 PRCM_BASE_EASIL1 + 227
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelIsReserved132 PRCM_BASE_EASIL1 + 228
#define EASIL1_PRCMPRCM_VOLTSTST_VoltLevelIsReserved232 PRCM_BASE_EASIL1 + 229
#define EASIL1_PRCMPRCM_CLKSRC_CTRLReadRegister32 PRCM_BASE_EASIL1 + 230
#define EASIL1_PRCMPRCM_CLKSRC_CTRLWriteRegister32 PRCM_BASE_EASIL1 + 231
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivRead32 PRCM_BASE_EASIL1 + 232
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivReadIsReserved132 \
					PRCM_BASE_EASIL1 + 233
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivReadIsDiv132 PRCM_BASE_EASIL1 + 234
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivReadIsDiv232 PRCM_BASE_EASIL1 + 235
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivReadIsReserved232 \
						PRCM_BASE_EASIL1 + 236
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivGet32 PRCM_BASE_EASIL1 + 237
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivIsReserved132 PRCM_BASE_EASIL1 + 238
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivIsDiv132 PRCM_BASE_EASIL1 + 239
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivIsDiv232 PRCM_BASE_EASIL1 + 240
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivIsReserved232 PRCM_BASE_EASIL1 + 241
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivWrite32 PRCM_BASE_EASIL1 + 242
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivWriteReserved132 \
						PRCM_BASE_EASIL1 + 243
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivWriteDiv132 PRCM_BASE_EASIL1 + 244
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivWriteDiv232 PRCM_BASE_EASIL1 + 245
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivWriteReserved232   \
						PRCM_BASE_EASIL1 + 246
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkDivSet32 PRCM_BASE_EASIL1 + 247
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeRead32 PRCM_BASE_EASIL1 + 248
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeReadIsAct32 \
						PRCM_BASE_EASIL1 + 249
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeReadIsPwdOFF32  \
						PRCM_BASE_EASIL1 + 250
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeReadIsReserved32  \
						PRCM_BASE_EASIL1 + 251
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeReadIsPwdRET32  \
						PRCM_BASE_EASIL1 + 252
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeGet32 PRCM_BASE_EASIL1 + 253
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeIsAct32 PRCM_BASE_EASIL1 + 254
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeIsPwdOFF32 \
						PRCM_BASE_EASIL1 + 255
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeIsReserved32  \
						PRCM_BASE_EASIL1 + 256
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeIsPwdRET32 \
						PRCM_BASE_EASIL1 + 257
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeWrite32 PRCM_BASE_EASIL1 + 258
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeWriteAct32   \
						PRCM_BASE_EASIL1 + 259
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeWritePwdOFF32   \
						PRCM_BASE_EASIL1 + 260
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeWriteReserved32 \
						PRCM_BASE_EASIL1 + 261
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeWritePwdRET32 \
						PRCM_BASE_EASIL1 + 262
#define EASIL1_PRCMPRCM_CLKSRC_CTRLAutoExtClkModeSet32 PRCM_BASE_EASIL1 + 263
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelRead32 PRCM_BASE_EASIL1 + 264
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelReadIsExt32 PRCM_BASE_EASIL1 + 265
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelReadIsOsc32 PRCM_BASE_EASIL1 + 266
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelReadIsReserved32 \
						PRCM_BASE_EASIL1 + 267
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelReadIsDefault32  \
						PRCM_BASE_EASIL1 + 268
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelGet32   PRCM_BASE_EASIL1 + 269
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelIsExt32 PRCM_BASE_EASIL1 + 270
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelIsOsc32 PRCM_BASE_EASIL1 + 271
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelIsReserved32   \
						PRCM_BASE_EASIL1 + 272
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelIsDefault32 PRCM_BASE_EASIL1 + 273
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelWrite32 PRCM_BASE_EASIL1 + 274
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelWriteExt32 PRCM_BASE_EASIL1 + 275
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelWriteOsc32 PRCM_BASE_EASIL1 + 276
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelWriteReserved32 \
						PRCM_BASE_EASIL1 + 277
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelWriteDefault32   \
						PRCM_BASE_EASIL1 + 278
#define EASIL1_PRCMPRCM_CLKSRC_CTRLSysClkSelSet32 PRCM_BASE_EASIL1 + 279
#define EASIL1_PRCMPRCM_CLKOUT_CTRLReadRegister32 PRCM_BASE_EASIL1 + 280
#define EASIL1_PRCMPRCM_CLKOUT_CTRLWriteRegister32 PRCM_BASE_EASIL1 + 281
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enRead32 PRCM_BASE_EASIL1 + 282
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enReadIsDIS32 PRCM_BASE_EASIL1 + 283
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enReadIsEN32 PRCM_BASE_EASIL1 + 284
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enGet32 PRCM_BASE_EASIL1 + 285
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enIsDIS32 PRCM_BASE_EASIL1 + 286
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enIsEN32 PRCM_BASE_EASIL1 + 287
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enWrite32 PRCM_BASE_EASIL1 + 288
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enWriteDIS32 PRCM_BASE_EASIL1 + 289
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enWriteEN32 PRCM_BASE_EASIL1 + 290
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_enSet32 PRCM_BASE_EASIL1 + 291
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divRead32 PRCM_BASE_EASIL1 + 292
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divReadIssel032 PRCM_BASE_EASIL1 + 293
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divReadIssel132 PRCM_BASE_EASIL1 + 294
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divReadIssel232 PRCM_BASE_EASIL1 + 295
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divReadIssel332 PRCM_BASE_EASIL1 + 296
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divReadIssel432 PRCM_BASE_EASIL1 + 297
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divGet32 PRCM_BASE_EASIL1 + 298
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divIssel032 PRCM_BASE_EASIL1 + 299
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divIssel132 PRCM_BASE_EASIL1 + 300
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divIssel232 PRCM_BASE_EASIL1 + 301
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divIssel332 PRCM_BASE_EASIL1 + 302
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divIssel432 PRCM_BASE_EASIL1 + 303
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divWrite32 PRCM_BASE_EASIL1 + 304
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divWritesel032 PRCM_BASE_EASIL1 + 305
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divWritesel132 PRCM_BASE_EASIL1 + 306
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divWritesel232 PRCM_BASE_EASIL1 + 307
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divWritesel332 PRCM_BASE_EASIL1 + 308
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divWritesel432 PRCM_BASE_EASIL1 + 309
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_divSet32 PRCM_BASE_EASIL1 + 310
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceRead32 PRCM_BASE_EASIL1 + 311
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceReadIsDPLL32 \
						PRCM_BASE_EASIL1 + 312
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceReadIsSYS32 \
						PRCM_BASE_EASIL1 + 313
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceReadIs96M32 \
						PRCM_BASE_EASIL1 + 314
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceReadIs54M32   \
						PRCM_BASE_EASIL1 + 315
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceGet32 PRCM_BASE_EASIL1 + 316
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceIsDPLL32 PRCM_BASE_EASIL1 + 317
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceIsSYS32 PRCM_BASE_EASIL1 + 318
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceIs96M32 PRCM_BASE_EASIL1 + 319
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceIs54M32 PRCM_BASE_EASIL1 + 320
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceWrite32 PRCM_BASE_EASIL1 + 321
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceWriteDPLL32  \
						PRCM_BASE_EASIL1 + 322
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceWriteSYS32 \
						PRCM_BASE_EASIL1 + 323
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceWrite96M32  \
						PRCM_BASE_EASIL1 + 324
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceWrite54M32  \
						PRCM_BASE_EASIL1 + 325
#define EASIL1_PRCMPRCM_CLKOUT_CTRLClkOut_sourceSet32 PRCM_BASE_EASIL1 + 326
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLReadRegister32 PRCM_BASE_EASIL1 + 327
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLWriteRegister32 PRCM_BASE_EASIL1 + 328
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENRead32 PRCM_BASE_EASIL1 + 329
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENReadIsDIS32 \
						PRCM_BASE_EASIL1 + 330
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENReadIsEN32  \
						PRCM_BASE_EASIL1 + 331
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENGet32 PRCM_BASE_EASIL1 + 332
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENIsDIS32 PRCM_BASE_EASIL1 + 333
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENIsEN32 PRCM_BASE_EASIL1 + 334
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENWrite32  PRCM_BASE_EASIL1 + 335
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENWriteDIS32 \
						PRCM_BASE_EASIL1 + 336
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENWriteEN32 PRCM_BASE_EASIL1 + 337
#define EASIL1_PRCMPRCM_CLKEMUL_CTRLEmulation_ENSet32 PRCM_BASE_EASIL1 + 338
#define EASIL1_PRCMPRCM_CLKCFG_CTRLReadRegister32 PRCM_BASE_EASIL1 + 339
#define EASIL1_PRCMPRCM_CLKCFG_CTRLWriteRegister32 PRCM_BASE_EASIL1 + 340
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configRead32 PRCM_BASE_EASIL1 + 341
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configReadIsUpdated32\
						PRCM_BASE_EASIL1 + 342
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configReadIsClk_valid32 \
						PRCM_BASE_EASIL1 + 343
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configGet32 \
						PRCM_BASE_EASIL1 + 344
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configIsUpdated32   \
						PRCM_BASE_EASIL1 + 345
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configIsClk_valid32 \
						PRCM_BASE_EASIL1 + 346
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configWrite32 PRCM_BASE_EASIL1 + 347
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configWriteUpdated32  \
						PRCM_BASE_EASIL1 + 348
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configWriteClk_valid32  \
						PRCM_BASE_EASIL1 + 349
#define EASIL1_PRCMPRCM_CLKCFG_CTRLValid_configSet32 PRCM_BASE_EASIL1 + 350
#define EASIL1_PRCMPRCM_CLKCFG_STATUSReadRegister32 PRCM_BASE_EASIL1 + 351
#define EASIL1_PRCMPRCM_CLKCFG_STATUSConfig_statusRead32  PRCM_BASE_EASIL1 + 352
#define EASIL1_PRCMPRCM_CLKCFG_STATUSConfig_statusReadIsNo_error32  \
						PRCM_BASE_EASIL1 + 353
#define EASIL1_PRCMPRCM_CLKCFG_STATUSConfig_statusReadIsError32 \
						PRCM_BASE_EASIL1 + 354
#define EASIL1_PRCMPRCM_CLKCFG_STATUSConfig_statusGet32 PRCM_BASE_EASIL1 + 355
#define EASIL1_PRCMPRCM_CLKCFG_STATUSConfig_statusIsNo_error32   \
						PRCM_BASE_EASIL1 + 356
#define EASIL1_PRCMPRCM_CLKCFG_STATUSConfig_statusIsError32  \
						PRCM_BASE_EASIL1 + 357
#define EASIL1_PRCMPRCM_VOLTSETUPReadRegister32 PRCM_BASE_EASIL1 + 358
#define EASIL1_PRCMPRCM_VOLTSETUPWriteRegister32 PRCM_BASE_EASIL1 + 359
#define EASIL1_PRCMPRCM_VOLTSETUPSETUP_TimeRead32 PRCM_BASE_EASIL1 + 360
#define EASIL1_PRCMPRCM_VOLTSETUPSETUP_TimeGet32 PRCM_BASE_EASIL1 + 361
#define EASIL1_PRCMPRCM_VOLTSETUPSETUP_TimeWrite32 PRCM_BASE_EASIL1 + 362
#define EASIL1_PRCMPRCM_VOLTSETUPSETUP_TimeSet32 PRCM_BASE_EASIL1 + 363
#define EASIL1_PRCMPRCM_CLKSSETUPReadRegister32  PRCM_BASE_EASIL1 + 364
#define EASIL1_PRCMPRCM_CLKSSETUPWriteRegister32 PRCM_BASE_EASIL1 + 365
#define EASIL1_PRCMPRCM_CLKSSETUPSETUP_TimeRead32 PRCM_BASE_EASIL1 + 366
#define EASIL1_PRCMPRCM_CLKSSETUPSETUP_TimeGet32 PRCM_BASE_EASIL1 + 367
#define EASIL1_PRCMPRCM_CLKSSETUPSETUP_TimeWrite32 PRCM_BASE_EASIL1 + 368
#define EASIL1_PRCMPRCM_CLKSSETUPSETUP_TimeSet32 PRCM_BASE_EASIL1 + 369
#define EASIL1_PRCMPRCM_POLCTRLReadRegister32   PRCM_BASE_EASIL1 + 370
#define EASIL1_PRCMPRCM_POLCTRLWriteRegister32  PRCM_BASE_EASIL1 + 371
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polRead32 PRCM_BASE_EASIL1 + 372
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polReadIslow32 PRCM_BASE_EASIL1 + 373
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polReadIshigh32 PRCM_BASE_EASIL1 + 374
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polGet32 PRCM_BASE_EASIL1 + 375
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polIslow32  PRCM_BASE_EASIL1 + 376
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polIshigh32 PRCM_BASE_EASIL1 + 377
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polWrite32  PRCM_BASE_EASIL1 + 378
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polWritelow32 PRCM_BASE_EASIL1 + 379
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polWritehigh32 PRCM_BASE_EASIL1 + 380
#define EASIL1_PRCMPRCM_POLCTRLClkOut_polSet32  PRCM_BASE_EASIL1 + 381
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polRead32 PRCM_BASE_EASIL1 + 382
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polReadIslow32 PRCM_BASE_EASIL1 + 383
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polReadIshigh32 PRCM_BASE_EASIL1 + 384
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polGet32 PRCM_BASE_EASIL1 + 385
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polIslow32 PRCM_BASE_EASIL1 + 386
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polIshigh32 PRCM_BASE_EASIL1 + 387
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polWrite32 PRCM_BASE_EASIL1 + 388
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polWritelow32  PRCM_BASE_EASIL1 + 389
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polWritehigh32 PRCM_BASE_EASIL1 + 390
#define EASIL1_PRCMPRCM_POLCTRLClkREQ_polSet32  PRCM_BASE_EASIL1 + 391
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polRead32   PRCM_BASE_EASIL1 + 392
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polReadIslow32   PRCM_BASE_EASIL1 + 393
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polReadIshigh32  PRCM_BASE_EASIL1 + 394
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polGet32   PRCM_BASE_EASIL1 + 395
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polIslow32  PRCM_BASE_EASIL1 + 396
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polIshigh32 PRCM_BASE_EASIL1 + 397
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polWrite32  PRCM_BASE_EASIL1 + 398
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polWritelow32    PRCM_BASE_EASIL1 + 399
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polWritehigh32  PRCM_BASE_EASIL1 + 400
#define EASIL1_PRCMPRCM_POLCTRLExtVol_polSet32   PRCM_BASE_EASIL1 + 401
#define EASIL1_PRCMGENERAL_PURPOSE1ReadRegister32  PRCM_BASE_EASIL1 + 402
#define EASIL1_PRCMGENERAL_PURPOSE1WriteRegister32   PRCM_BASE_EASIL1 + 403
#define EASIL1_PRCMGENERAL_PURPOSE1DataRead32  PRCM_BASE_EASIL1 + 404
#define EASIL1_PRCMGENERAL_PURPOSE1DataGet32  PRCM_BASE_EASIL1 + 405
#define EASIL1_PRCMGENERAL_PURPOSE1DataWrite32   PRCM_BASE_EASIL1 + 406
#define EASIL1_PRCMGENERAL_PURPOSE1DataSet32    PRCM_BASE_EASIL1 + 407
#define EASIL1_PRCMGENERAL_PURPOSE2ReadRegister32  PRCM_BASE_EASIL1 + 408
#define EASIL1_PRCMGENERAL_PURPOSE2WriteRegister32   PRCM_BASE_EASIL1 + 409
#define EASIL1_PRCMGENERAL_PURPOSE2DataRead32    PRCM_BASE_EASIL1 + 410
#define EASIL1_PRCMGENERAL_PURPOSE2DataGet32    PRCM_BASE_EASIL1 + 411
#define EASIL1_PRCMGENERAL_PURPOSE2DataWrite32  PRCM_BASE_EASIL1 + 412
#define EASIL1_PRCMGENERAL_PURPOSE2DataSet32    PRCM_BASE_EASIL1 + 413
#define EASIL1_PRCMGENERAL_PURPOSE3ReadRegister32  PRCM_BASE_EASIL1 + 414
#define EASIL1_PRCMGENERAL_PURPOSE3WriteRegister32 PRCM_BASE_EASIL1 + 415
#define EASIL1_PRCMGENERAL_PURPOSE3DataRead32   PRCM_BASE_EASIL1 + 416
#define EASIL1_PRCMGENERAL_PURPOSE3DataGet32    PRCM_BASE_EASIL1 + 417
#define EASIL1_PRCMGENERAL_PURPOSE3DataWrite32   PRCM_BASE_EASIL1 + 418
#define EASIL1_PRCMGENERAL_PURPOSE3DataSet32    PRCM_BASE_EASIL1 + 419
#define EASIL1_PRCMGENERAL_PURPOSE4ReadRegister32  PRCM_BASE_EASIL1 + 420
#define EASIL1_PRCMGENERAL_PURPOSE4WriteRegister32 PRCM_BASE_EASIL1 + 421
#define EASIL1_PRCMGENERAL_PURPOSE4DataRead32  PRCM_BASE_EASIL1 + 422
#define EASIL1_PRCMGENERAL_PURPOSE4DataGet32   PRCM_BASE_EASIL1 + 423
#define EASIL1_PRCMGENERAL_PURPOSE4DataWrite32   PRCM_BASE_EASIL1 + 424
#define EASIL1_PRCMGENERAL_PURPOSE4DataSet32   PRCM_BASE_EASIL1 + 425
#define EASIL1_PRCMGENERAL_PURPOSE5ReadRegister32   PRCM_BASE_EASIL1 + 426
#define EASIL1_PRCMGENERAL_PURPOSE5WriteRegister32  PRCM_BASE_EASIL1 + 427
#define EASIL1_PRCMGENERAL_PURPOSE5DataRead32  PRCM_BASE_EASIL1 + 428
#define EASIL1_PRCMGENERAL_PURPOSE5DataGet32    PRCM_BASE_EASIL1 + 429
#define EASIL1_PRCMGENERAL_PURPOSE5DataWrite32  PRCM_BASE_EASIL1 + 430
#define EASIL1_PRCMGENERAL_PURPOSE5DataSet32   PRCM_BASE_EASIL1 + 431
#define EASIL1_PRCMGENERAL_PURPOSE6ReadRegister32   PRCM_BASE_EASIL1 + 432
#define EASIL1_PRCMGENERAL_PURPOSE6WriteRegister32   PRCM_BASE_EASIL1 + 433
#define EASIL1_PRCMGENERAL_PURPOSE6DataRead32   PRCM_BASE_EASIL1 + 434
#define EASIL1_PRCMGENERAL_PURPOSE6DataGet32   PRCM_BASE_EASIL1 + 435
#define EASIL1_PRCMGENERAL_PURPOSE6DataWrite32  PRCM_BASE_EASIL1 + 436
#define EASIL1_PRCMGENERAL_PURPOSE6DataSet32  PRCM_BASE_EASIL1 + 437
#define EASIL1_PRCMGENERAL_PURPOSE7ReadRegister32  PRCM_BASE_EASIL1 + 438
#define EASIL1_PRCMGENERAL_PURPOSE7WriteRegister32 PRCM_BASE_EASIL1 + 439
#define EASIL1_PRCMGENERAL_PURPOSE7DataRead32  PRCM_BASE_EASIL1 + 440
#define EASIL1_PRCMGENERAL_PURPOSE7DataGet32    PRCM_BASE_EASIL1 + 441
#define EASIL1_PRCMGENERAL_PURPOSE7DataWrite32  PRCM_BASE_EASIL1 + 442
#define EASIL1_PRCMGENERAL_PURPOSE7DataSet32    PRCM_BASE_EASIL1 + 443
#define EASIL1_PRCMGENERAL_PURPOSE8ReadRegister32  PRCM_BASE_EASIL1 + 444
#define EASIL1_PRCMGENERAL_PURPOSE8WriteRegister32  PRCM_BASE_EASIL1 + 445
#define EASIL1_PRCMGENERAL_PURPOSE8DataRead32 PRCM_BASE_EASIL1 + 446
#define EASIL1_PRCMGENERAL_PURPOSE8DataGet32    PRCM_BASE_EASIL1 + 447
#define EASIL1_PRCMGENERAL_PURPOSE8DataWrite32   PRCM_BASE_EASIL1 + 448
#define EASIL1_PRCMGENERAL_PURPOSE8DataSet32    PRCM_BASE_EASIL1 + 449
#define EASIL1_PRCMGENERAL_PURPOSE9ReadRegister32 PRCM_BASE_EASIL1 + 450
#define EASIL1_PRCMGENERAL_PURPOSE9WriteRegister32  PRCM_BASE_EASIL1 + 451
#define EASIL1_PRCMGENERAL_PURPOSE9DataRead32   PRCM_BASE_EASIL1 + 452
#define EASIL1_PRCMGENERAL_PURPOSE9DataGet32   PRCM_BASE_EASIL1 + 453
#define EASIL1_PRCMGENERAL_PURPOSE9DataWrite32   PRCM_BASE_EASIL1 + 454
#define EASIL1_PRCMGENERAL_PURPOSE9DataSet32    PRCM_BASE_EASIL1 + 455
#define EASIL1_PRCMGENERAL_PURPOSE10ReadRegister32   PRCM_BASE_EASIL1 + 456
#define EASIL1_PRCMGENERAL_PURPOSE10WriteRegister32   PRCM_BASE_EASIL1 + 457
#define EASIL1_PRCMGENERAL_PURPOSE10DataRead32   PRCM_BASE_EASIL1 + 458
#define EASIL1_PRCMGENERAL_PURPOSE10DataGet32   PRCM_BASE_EASIL1 + 459
#define EASIL1_PRCMGENERAL_PURPOSE10DataWrite32  PRCM_BASE_EASIL1 + 460
#define EASIL1_PRCMGENERAL_PURPOSE10DataSet32    PRCM_BASE_EASIL1 + 461
#define EASIL1_PRCMGENERAL_PURPOSE11ReadRegister32 PRCM_BASE_EASIL1 + 462
#define EASIL1_PRCMGENERAL_PURPOSE11WriteRegister32  PRCM_BASE_EASIL1 + 463
#define EASIL1_PRCMGENERAL_PURPOSE11DataRead32          PRCM_BASE_EASIL1 + 464
#define EASIL1_PRCMGENERAL_PURPOSE11DataGet32           PRCM_BASE_EASIL1 + 465
#define EASIL1_PRCMGENERAL_PURPOSE11DataWrite32          PRCM_BASE_EASIL1 + 466
#define EASIL1_PRCMGENERAL_PURPOSE11DataSet32            PRCM_BASE_EASIL1 + 467
#define EASIL1_PRCMGENERAL_PURPOSE12ReadRegister32     PRCM_BASE_EASIL1 + 468
#define EASIL1_PRCMGENERAL_PURPOSE12WriteRegister32     PRCM_BASE_EASIL1 + 469
#define EASIL1_PRCMGENERAL_PURPOSE12DataRead32      PRCM_BASE_EASIL1 + 470
#define EASIL1_PRCMGENERAL_PURPOSE12DataGet32           PRCM_BASE_EASIL1 + 471
#define EASIL1_PRCMGENERAL_PURPOSE12DataWrite32       PRCM_BASE_EASIL1 + 472
#define EASIL1_PRCMGENERAL_PURPOSE12DataSet32          PRCM_BASE_EASIL1 + 473
#define EASIL1_PRCMGENERAL_PURPOSE13ReadRegister32      PRCM_BASE_EASIL1 + 474
#define EASIL1_PRCMGENERAL_PURPOSE13WriteRegister32  PRCM_BASE_EASIL1 + 475
#define EASIL1_PRCMGENERAL_PURPOSE13DataRead32      PRCM_BASE_EASIL1 + 476
#define EASIL1_PRCMGENERAL_PURPOSE13DataGet32       PRCM_BASE_EASIL1 + 477
#define EASIL1_PRCMGENERAL_PURPOSE13DataWrite32     PRCM_BASE_EASIL1 + 478
#define EASIL1_PRCMGENERAL_PURPOSE13DataSet32       PRCM_BASE_EASIL1 + 479
#define EASIL1_PRCMGENERAL_PURPOSE14ReadRegister32  PRCM_BASE_EASIL1 + 480
#define EASIL1_PRCMGENERAL_PURPOSE14WriteRegister32 PRCM_BASE_EASIL1 + 481
#define EASIL1_PRCMGENERAL_PURPOSE14DataRead32      PRCM_BASE_EASIL1 + 482
#define EASIL1_PRCMGENERAL_PURPOSE14DataGet32       PRCM_BASE_EASIL1 + 483
#define EASIL1_PRCMGENERAL_PURPOSE14DataWrite32     PRCM_BASE_EASIL1 + 484
#define EASIL1_PRCMGENERAL_PURPOSE14DataSet32       PRCM_BASE_EASIL1 + 485
#define EASIL1_PRCMGENERAL_PURPOSE15ReadRegister32  PRCM_BASE_EASIL1 + 486
#define EASIL1_PRCMGENERAL_PURPOSE15WriteRegister32 PRCM_BASE_EASIL1 + 487
#define EASIL1_PRCMGENERAL_PURPOSE15DataRead32      PRCM_BASE_EASIL1 + 488
#define EASIL1_PRCMGENERAL_PURPOSE15DataGet32       PRCM_BASE_EASIL1 + 489
#define EASIL1_PRCMGENERAL_PURPOSE15DataWrite32     PRCM_BASE_EASIL1 + 490
#define EASIL1_PRCMGENERAL_PURPOSE15DataSet32       PRCM_BASE_EASIL1 + 491
#define EASIL1_PRCMGENERAL_PURPOSE16ReadRegister32  PRCM_BASE_EASIL1 + 492
#define EASIL1_PRCMGENERAL_PURPOSE16WriteRegister32 PRCM_BASE_EASIL1 + 493
#define EASIL1_PRCMGENERAL_PURPOSE16DataRead32      PRCM_BASE_EASIL1 + 494
#define EASIL1_PRCMGENERAL_PURPOSE16DataGet32       PRCM_BASE_EASIL1 + 495
#define EASIL1_PRCMGENERAL_PURPOSE16DataWrite32     PRCM_BASE_EASIL1 + 496
#define EASIL1_PRCMGENERAL_PURPOSE16DataSet32       PRCM_BASE_EASIL1 + 497
#define EASIL1_PRCMGENERAL_PURPOSE17ReadRegister32  PRCM_BASE_EASIL1 + 498
#define EASIL1_PRCMGENERAL_PURPOSE17WriteRegister32 PRCM_BASE_EASIL1 + 499
#define EASIL1_PRCMGENERAL_PURPOSE17DataRead32      PRCM_BASE_EASIL1 + 500
#define EASIL1_PRCMGENERAL_PURPOSE17DataGet32       PRCM_BASE_EASIL1 + 501
#define EASIL1_PRCMGENERAL_PURPOSE17DataWrite32     PRCM_BASE_EASIL1 + 502
#define EASIL1_PRCMGENERAL_PURPOSE17DataSet32       PRCM_BASE_EASIL1 + 503
#define EASIL1_PRCMGENERAL_PURPOSE18ReadRegister32  PRCM_BASE_EASIL1 + 504
#define EASIL1_PRCMGENERAL_PURPOSE18WriteRegister32 PRCM_BASE_EASIL1 + 505
#define EASIL1_PRCMGENERAL_PURPOSE18DataRead32      PRCM_BASE_EASIL1 + 506
#define EASIL1_PRCMGENERAL_PURPOSE18DataGet32       PRCM_BASE_EASIL1 + 507
#define EASIL1_PRCMGENERAL_PURPOSE18DataWrite32     PRCM_BASE_EASIL1 + 508
#define EASIL1_PRCMGENERAL_PURPOSE18DataSet32       PRCM_BASE_EASIL1 + 509
#define EASIL1_PRCMGENERAL_PURPOSE19ReadRegister32  PRCM_BASE_EASIL1 + 510
#define EASIL1_PRCMGENERAL_PURPOSE19WriteRegister32 PRCM_BASE_EASIL1 + 511
#define EASIL1_PRCMGENERAL_PURPOSE19DataRead32      PRCM_BASE_EASIL1 + 512
#define EASIL1_PRCMGENERAL_PURPOSE19DataGet32       PRCM_BASE_EASIL1 + 513
#define EASIL1_PRCMGENERAL_PURPOSE19DataWrite32     PRCM_BASE_EASIL1 + 514
#define EASIL1_PRCMGENERAL_PURPOSE19DataSet32       PRCM_BASE_EASIL1 + 515
#define EASIL1_PRCMGENERAL_PURPOSE20ReadRegister32  PRCM_BASE_EASIL1 + 516
#define EASIL1_PRCMGENERAL_PURPOSE20WriteRegister32 PRCM_BASE_EASIL1 + 517
#define EASIL1_PRCMGENERAL_PURPOSE20DataRead32      PRCM_BASE_EASIL1 + 518
#define EASIL1_PRCMGENERAL_PURPOSE20DataGet32       PRCM_BASE_EASIL1 + 519
#define EASIL1_PRCMGENERAL_PURPOSE20DataWrite32     PRCM_BASE_EASIL1 + 520
#define EASIL1_PRCMGENERAL_PURPOSE20DataSet32       PRCM_BASE_EASIL1 + 521
#define EASIL1_PRCMCM_CLKSEL_MPUReadRegister32      PRCM_BASE_EASIL1 + 522
#define EASIL1_PRCMCM_CLKSEL_MPUWriteRegister32     PRCM_BASE_EASIL1 + 523
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPURead32    PRCM_BASE_EASIL1 + 524
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUReadIssel032  PRCM_BASE_EASIL1 + 525
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUReadIssel132  PRCM_BASE_EASIL1 + 526
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUReadIssel232  PRCM_BASE_EASIL1 + 527
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUReadIssel432  PRCM_BASE_EASIL1 + 528
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUReadIssel632  PRCM_BASE_EASIL1 + 529
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUReadIssel832  PRCM_BASE_EASIL1 + 530
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUGet32         PRCM_BASE_EASIL1 + 531
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUIssel032      PRCM_BASE_EASIL1 + 532
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUIssel132      PRCM_BASE_EASIL1 + 533
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUIssel232      PRCM_BASE_EASIL1 + 534
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUIssel432      PRCM_BASE_EASIL1 + 535
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUIssel632      PRCM_BASE_EASIL1 + 536
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUIssel832      PRCM_BASE_EASIL1 + 537
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUWrite32       PRCM_BASE_EASIL1 + 538
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUWritesel032   PRCM_BASE_EASIL1 + 539
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUWritesel132   PRCM_BASE_EASIL1 + 540
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUWritesel232   PRCM_BASE_EASIL1 + 541
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUWritesel432   PRCM_BASE_EASIL1 + 542
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUWritesel632   PRCM_BASE_EASIL1 + 543
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUWritesel832   PRCM_BASE_EASIL1 + 544
#define EASIL1_PRCMCM_CLKSEL_MPUCLKSEL_MPUSet32         PRCM_BASE_EASIL1 + 545
#define EASIL1_PRCMCM_CLKSTCTRL_MPUReadRegister32       PRCM_BASE_EASIL1 + 546
#define EASIL1_PRCMCM_CLKSTCTRL_MPUWriteRegister32      PRCM_BASE_EASIL1 + 547
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPURead32  PRCM_BASE_EASIL1 + 548
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPUReadIsAUTODIS32\
						PRCM_BASE_EASIL1 + 549
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPUReadIsAUTOEN32 \
						PRCM_BASE_EASIL1 + 550
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPUGet32    PRCM_BASE_EASIL1 + 551
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPUIsAUTODIS32 \
						PRCM_BASE_EASIL1 + 552
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPUIsAUTOEN32  \
						PRCM_BASE_EASIL1 + 553
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPUWrite32   PRCM_BASE_EASIL1 + 554
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPUWriteAUTODIS32 \
						PRCM_BASE_EASIL1 + 555
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPUWriteAUTOEN32 \
						PRCM_BASE_EASIL1 + 556
#define EASIL1_PRCMCM_CLKSTCTRL_MPUAutostate_MPUSet32  PRCM_BASE_EASIL1 + 557
#define EASIL1_PRCMRM_RSTST_MPUReadRegister32          PRCM_BASE_EASIL1 + 558
#define EASIL1_PRCMRM_RSTST_MPUWriteRegister32         PRCM_BASE_EASIL1 + 559
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstRead32      PRCM_BASE_EASIL1 + 560
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstReadIsNo_rst32 PRCM_BASE_EASIL1 + 561
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstReadIsIs_rst32 PRCM_BASE_EASIL1 + 562
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstGet32          PRCM_BASE_EASIL1 + 563
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstIsNo_rst32     PRCM_BASE_EASIL1 + 564
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstIsIs_rst32     PRCM_BASE_EASIL1 + 565
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstWrite32        PRCM_BASE_EASIL1 + 566
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstWriteNo_rst32  PRCM_BASE_EASIL1 + 567
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstWriteSt_un_w32 PRCM_BASE_EASIL1 + 568
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstWriteIs_rst32  PRCM_BASE_EASIL1 + 569
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 570
#define EASIL1_PRCMRM_RSTST_MPUCOREWkup_rstSet32          PRCM_BASE_EASIL1 + 571
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstRead32       PRCM_BASE_EASIL1 + 572
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstReadIsNo_rst32 \
						PRCM_BASE_EASIL1 + 573
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstReadIsIs_rst32 \
						PRCM_BASE_EASIL1 + 574
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstGet32      PRCM_BASE_EASIL1 + 575
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstIsNo_rst3 PRCM_BASE_EASIL1 + 576
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstIsIs_rst32   PRCM_BASE_EASIL1 + 577
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstWrite32     PRCM_BASE_EASIL1 + 578
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstWriteNo_rst32  \
						PRCM_BASE_EASIL1 + 579
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstWriteSt_un_w32 \
						PRCM_BASE_EASIL1 + 580
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstWriteIs_rst32  \
						PRCM_BASE_EASIL1 + 581
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 582
#define EASIL1_PRCMRM_RSTST_MPUDomainWkup_rstSet32       PRCM_BASE_EASIL1 + 583
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstRead32      PRCM_BASE_EASIL1 + 584
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstReadIsNo_rst32  \
						PRCM_BASE_EASIL1 + 585
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstReadIsIs_rst32   \
						PRCM_BASE_EASIL1 + 586
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstGet32   PRCM_BASE_EASIL1 + 587
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstIsNo_rst32 PRCM_BASE_EASIL1 + 588
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstIsIs_rst32 PRCM_BASE_EASIL1 + 589
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstWrite32    PRCM_BASE_EASIL1 + 590
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstWriteNo_rst32     \
						PRCM_BASE_EASIL1 + 591
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstWriteSt_un_w32    \
						PRCM_BASE_EASIL1 + 592
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstWriteIs_rst32     \
						PRCM_BASE_EASIL1 + 593
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 594
#define EASIL1_PRCMRM_RSTST_MPUGlobalWarm_rstSet32  PRCM_BASE_EASIL1 + 595
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstRead32      PRCM_BASE_EASIL1 + 596
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstReadIsNo_rst32 \
						PRCM_BASE_EASIL1 + 597
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstReadIsIs_rst32  \
						PRCM_BASE_EASIL1 + 598
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstGet32      PRCM_BASE_EASIL1 + 599
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstIsNo_rst32 PRCM_BASE_EASIL1 + 600
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstIsIs_rst32 PRCM_BASE_EASIL1 + 601
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstWrite32   PRCM_BASE_EASIL1 + 602
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstWriteNo_rst32  \
						PRCM_BASE_EASIL1 + 603
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstWriteSt_un_w32  \
						PRCM_BASE_EASIL1 + 604
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstWriteIs_rst32  \
						PRCM_BASE_EASIL1 + 605
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstWriteSt_rst_w32 \
						PRCM_BASE_EASIL1 + 606
#define EASIL1_PRCMRM_RSTST_MPUGlobalCold_rstSet32    PRCM_BASE_EASIL1 + 607
#define EASIL1_PRCMPM_WKDEP_MPUReadRegister32         PRCM_BASE_EASIL1 + 608
#define EASIL1_PRCMPM_WKDEP_MPUWriteRegister32        PRCM_BASE_EASIL1 + 609
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPRead32          PRCM_BASE_EASIL1 + 610
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPReadIsWK_DIS32  PRCM_BASE_EASIL1 + 611
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPReadIsWK_EN32   PRCM_BASE_EASIL1 + 612
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPGet32           PRCM_BASE_EASIL1 + 613
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPIsWK_DIS32      PRCM_BASE_EASIL1 + 614
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPIsWK_EN32       PRCM_BASE_EASIL1 + 615
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPWrite32         PRCM_BASE_EASIL1 + 616
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPWriteWK_DIS32   PRCM_BASE_EASIL1 + 617
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPWriteWK_EN32    PRCM_BASE_EASIL1 + 618
#define EASIL1_PRCMPM_WKDEP_MPUEN_WKUPSet32           PRCM_BASE_EASIL1 + 619
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPRead32           PRCM_BASE_EASIL1 + 620
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPReadIsWK_DIS32   PRCM_BASE_EASIL1 + 621
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPReadIsWK_EN32    PRCM_BASE_EASIL1 + 622
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPGet32            PRCM_BASE_EASIL1 + 623
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPIsWK_DIS32       PRCM_BASE_EASIL1 + 624
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPIsWK_EN32        PRCM_BASE_EASIL1 + 625
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPWrite32          PRCM_BASE_EASIL1 + 626
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPWriteWK_DIS32    PRCM_BASE_EASIL1 + 627
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPWriteWK_EN32     PRCM_BASE_EASIL1 + 628
#define EASIL1_PRCMPM_WKDEP_MPUEN_DSPSet32            PRCM_BASE_EASIL1 + 629
#define EASIL1_PRCMPM_WKDEP_MPUEN_CORERead32          PRCM_BASE_EASIL1 + 630
#define EASIL1_PRCMPM_WKDEP_MPUEN_COREReadIsWK_DIS32  PRCM_BASE_EASIL1 + 631
#define EASIL1_PRCMPM_WKDEP_MPUEN_COREReadIsWK_EN32   PRCM_BASE_EASIL1 + 632
#define EASIL1_PRCMPM_WKDEP_MPUEN_COREGet32           PRCM_BASE_EASIL1 + 633
#define EASIL1_PRCMPM_WKDEP_MPUEN_COREIsWK_DIS32      PRCM_BASE_EASIL1 + 634
#define EASIL1_PRCMPM_WKDEP_MPUEN_COREIsWK_EN32       PRCM_BASE_EASIL1 + 635
#define EASIL1_PRCMPM_WKDEP_MPUEN_COREWrite32         PRCM_BASE_EASIL1 + 636
#define EASIL1_PRCMPM_WKDEP_MPUEN_COREWriteWK_DIS32   PRCM_BASE_EASIL1 + 637
#define EASIL1_PRCMPM_WKDEP_MPUEN_COREWriteWK_EN32    PRCM_BASE_EASIL1 + 638
#define EASIL1_PRCMPM_WKDEP_MPUEN_CORESet32           PRCM_BASE_EASIL1 + 639
#define EASIL1_PRCMPM_EVGENCTRL_MPUReadRegister32     PRCM_BASE_EASIL1 + 640
#define EASIL1_PRCMPM_EVGENCTRL_MPUWriteRegister32    PRCM_BASE_EASIL1 + 641
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeRead32  PRCM_BASE_EASIL1 + 642
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeReadIsUpdate32    \
					  PRCM_BASE_EASIL1 + 643
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeReadIsReserved32  \
						PRCM_BASE_EASIL1 + 644
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeReadIsStdby32    \
						PRCM_BASE_EASIL1 + 645
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeReadIsAuto32     \
						PRCM_BASE_EASIL1 + 646
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeGet32      PRCM_BASE_EASIL1 + 647
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeIsUpdate32 PRCM_BASE_EASIL1 + 648
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeIsReserved32  \
						PRCM_BASE_EASIL1 + 649
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeIsStdby32   PRCM_BASE_EASIL1 + 650
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeIsAuto32  PRCM_BASE_EASIL1 + 651
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeWrite32   PRCM_BASE_EASIL1 + 652
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeWriteUpdate32   \
						PRCM_BASE_EASIL1 + 653
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeWriteReserved32  \
						PRCM_BASE_EASIL1 + 654
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeWriteStdby32  \
						PRCM_BASE_EASIL1 + 655
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeWriteAuto32   \
						PRCM_BASE_EASIL1 + 656
#define EASIL1_PRCMPM_EVGENCTRL_MPUOFFLoadModeSet32      PRCM_BASE_EASIL1 + 657
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeRead32      PRCM_BASE_EASIL1 + 658
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeReadIsUpdate32      \
						PRCM_BASE_EASIL1 + 659
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeReadIsReserved32     \
						PRCM_BASE_EASIL1 + 660
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeReadIsStdby32 		\
						PRCM_BASE_EASIL1 + 661
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeReadIsAuto32       \
						PRCM_BASE_EASIL1 + 662
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeGet32       PRCM_BASE_EASIL1 + 663
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeIsUpdate32  PRCM_BASE_EASIL1 + 664
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeIsReserved32    \
						PRCM_BASE_EASIL1 + 665
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeIsStdby32   PRCM_BASE_EASIL1 + 666
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeIsAuto32     PRCM_BASE_EASIL1 + 667
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeWrite32      PRCM_BASE_EASIL1 + 668
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeWriteUpdate32       \
						PRCM_BASE_EASIL1 + 669
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeWriteReserved32      \
						PRCM_BASE_EASIL1 + 670
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeWriteStdby32         \
						PRCM_BASE_EASIL1 + 671
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeWriteAuto32          \
						PRCM_BASE_EASIL1 + 672
#define EASIL1_PRCMPM_EVGENCTRL_MPUONLoadModeSet32        PRCM_BASE_EASIL1 + 673
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableRead32           PRCM_BASE_EASIL1 + 674
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableReadIsDIS32      PRCM_BASE_EASIL1 + 675
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableReadIsEN32       PRCM_BASE_EASIL1 + 676
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableGet32            PRCM_BASE_EASIL1 + 677
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableIsDIS32          PRCM_BASE_EASIL1 + 678
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableIsEN32           PRCM_BASE_EASIL1 + 679
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableWrite32          PRCM_BASE_EASIL1 + 680
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableWriteDIS32       PRCM_BASE_EASIL1 + 681
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableWriteEN32        PRCM_BASE_EASIL1 + 682
#define EASIL1_PRCMPM_EVGENCTRL_MPUEnableSet32            PRCM_BASE_EASIL1 + 683
#define EASIL1_PRCMPM_EVEGENONTIM_MPUReadRegister32       PRCM_BASE_EASIL1 + 684
#define EASIL1_PRCMPM_EVEGENONTIM_MPUWriteRegister32      PRCM_BASE_EASIL1 + 685
#define EASIL1_PRCMPM_EVEGENONTIM_MPUONTimeValRead32      PRCM_BASE_EASIL1 + 686
#define EASIL1_PRCMPM_EVEGENONTIM_MPUONTimeValGet32       PRCM_BASE_EASIL1 + 687
#define EASIL1_PRCMPM_EVEGENONTIM_MPUONTimeValWrite32     PRCM_BASE_EASIL1 + 688
#define EASIL1_PRCMPM_EVEGENONTIM_MPUONTimeValSet32       PRCM_BASE_EASIL1 + 689
#define EASIL1_PRCMPM_EVEGENOFFTIM_MPUReadRegister32      PRCM_BASE_EASIL1 + 690
#define EASIL1_PRCMPM_EVEGENOFFTIM_MPUWriteRegister32     PRCM_BASE_EASIL1 + 691
#define EASIL1_PRCMPM_EVEGENOFFTIM_MPUOFFTimeValRead32    PRCM_BASE_EASIL1 + 692
#define EASIL1_PRCMPM_EVEGENOFFTIM_MPUOFFTimeValGet32     PRCM_BASE_EASIL1 + 693
#define EASIL1_PRCMPM_EVEGENOFFTIM_MPUOFFTimeValWrite32   PRCM_BASE_EASIL1 + 694
#define EASIL1_PRCMPM_EVEGENOFFTIM_MPUOFFTimeValSet32     PRCM_BASE_EASIL1 + 695
#define EASIL1_PRCMPM_PWSTCTRL_MPUReadRegister32          PRCM_BASE_EASIL1 + 696
#define EASIL1_PRCMPM_PWSTCTRL_MPUWriteRegister32         PRCM_BASE_EASIL1 + 697
#define EASIL1_PRCMPM_PWSTCTRL_MPUMemONStateRead32        PRCM_BASE_EASIL1 + 698
#define EASIL1_PRCMPM_PWSTCTRL_MPUMemONStateReadIsmem_on32	\
						PRCM_BASE_EASIL1 + 699
#define EASIL1_PRCMPM_PWSTCTRL_MPUMemONStateGet32         PRCM_BASE_EASIL1 + 700
#define EASIL1_PRCMPM_PWSTCTRL_MPUMemONStateIsmem_on32    PRCM_BASE_EASIL1 + 701
#define EASIL1_PRCMPM_PWSTCTRL_MPUMemRETStateRead32       PRCM_BASE_EASIL1 + 702
#define EASIL1_PRCMPM_PWSTCTRL_MPUMemRETStateReadIsmem_ret32	\
						PRCM_BASE_EASIL1 + 703
#define EASIL1_PRCMPM_PWSTCTRL_MPUMemRETStateGet32        PRCM_BASE_EASIL1 + 704
#define EASIL1_PRCMPM_PWSTCTRL_MPUMemRETStateIsmem_ret32  PRCM_BASE_EASIL1 + 705
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateRead32     PRCM_BASE_EASIL1 + 706
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateReadIslogic_off32	\
						PRCM_BASE_EASIL1 + 707
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateReadIslogic_ret32	\
						PRCM_BASE_EASIL1 + 708
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateGet32      PRCM_BASE_EASIL1 + 709
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateIslogic_off32	\
						PRCM_BASE_EASIL1 + 710
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateIslogic_ret32	\
						PRCM_BASE_EASIL1 + 711
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateWrite32    PRCM_BASE_EASIL1 + 712
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateWritelogic_off32	\
						PRCM_BASE_EASIL1 + 713
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateWritelogic_ret32	\
						PRCM_BASE_EASIL1 + 714
#define EASIL1_PRCMPM_PWSTCTRL_MPULogicRETStateSet32      PRCM_BASE_EASIL1 + 715
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateRead32        PRCM_BASE_EASIL1 + 716
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateReadIsON32    PRCM_BASE_EASIL1 + 717
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateReadIsRET32   PRCM_BASE_EASIL1 + 718
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateReadIsReserved32	\
						PRCM_BASE_EASIL1 + 719
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateReadIsOFF32   PRCM_BASE_EASIL1 + 720
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateGet32         PRCM_BASE_EASIL1 + 721
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateIsON32        PRCM_BASE_EASIL1 + 722
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateIsRET32       PRCM_BASE_EASIL1 + 723
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateIsReserved32  PRCM_BASE_EASIL1 + 724
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateIsOFF32       PRCM_BASE_EASIL1 + 725
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateWrite32       PRCM_BASE_EASIL1 + 726
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateWriteON32     PRCM_BASE_EASIL1 + 727
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateWriteRET32    PRCM_BASE_EASIL1 + 728
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateWriteReserved32	\
						PRCM_BASE_EASIL1 + 729
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateWriteOFF32    PRCM_BASE_EASIL1 + 730
#define EASIL1_PRCMPM_PWSTCTRL_MPUPowerStateSet32         PRCM_BASE_EASIL1 + 731
#define EASIL1_PRCMPM_PWSTST_MPUReadRegister32            PRCM_BASE_EASIL1 + 732
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredRead32    PRCM_BASE_EASIL1 + 733
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredReadIsON32 \
						PRCM_BASE_EASIL1 + 734
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredReadIsRET32	\
						PRCM_BASE_EASIL1 + 735
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredReadIsReserved32	\
						PRCM_BASE_EASIL1 + 736
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredReadIsOFF32	\
						PRCM_BASE_EASIL1 + 737
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredGet32     PRCM_BASE_EASIL1 + 738
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredIsON32    PRCM_BASE_EASIL1 + 739
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredIsRET32   PRCM_BASE_EASIL1 + 740
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredIsReserved32	\
						PRCM_BASE_EASIL1 + 741
#define EASIL1_PRCMPM_PWSTST_MPULastStateEnteredIsOFF32   PRCM_BASE_EASIL1 + 742
#define EASIL1_PRCMCM_FCLKEN1_COREReadRegister32          PRCM_BASE_EASIL1 + 743
#define EASIL1_PRCMCM_FCLKEN1_COREWriteRegister32         PRCM_BASE_EASIL1 + 744
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMRead32            PRCM_BASE_EASIL1 + 745
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMReadIsFCk_DIS32   PRCM_BASE_EASIL1 + 746
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMReadIsFCk_EN32    PRCM_BASE_EASIL1 + 747
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMGet32             PRCM_BASE_EASIL1 + 748
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMIsFCk_DIS32       PRCM_BASE_EASIL1 + 749
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMIsFCk_EN32        PRCM_BASE_EASIL1 + 750
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMWrite32           PRCM_BASE_EASIL1 + 751
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMWriteFCk_DIS32    PRCM_BASE_EASIL1 + 752
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMWriteFCk_EN32     PRCM_BASE_EASIL1 + 753
#define EASIL1_PRCMCM_FCLKEN1_COREEN_CAMSet32             PRCM_BASE_EASIL1 + 754
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4Read32           PRCM_BASE_EASIL1 + 755
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 756
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 757
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4Get32            PRCM_BASE_EASIL1 + 758
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4IsFCk_DIS32      PRCM_BASE_EASIL1 + 759
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4IsFCk_EN32       PRCM_BASE_EASIL1 + 760
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4Write32          PRCM_BASE_EASIL1 + 761
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4WriteFCk_DIS32   PRCM_BASE_EASIL1 + 762
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4WriteFCk_EN32    PRCM_BASE_EASIL1 + 763
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT4Set32            PRCM_BASE_EASIL1 + 764
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3Read32           PRCM_BASE_EASIL1 + 765
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 766
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 767
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3Get32            PRCM_BASE_EASIL1 + 768
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3IsFCk_DIS32      PRCM_BASE_EASIL1 + 769
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3IsFCk_EN32       PRCM_BASE_EASIL1 + 770
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3Write32          PRCM_BASE_EASIL1 + 771
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3WriteFCk_DIS32   PRCM_BASE_EASIL1 + 772
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3WriteFCk_EN32    PRCM_BASE_EASIL1 + 773
#define EASIL1_PRCMCM_FCLKEN1_COREEN_WDT3Set32            PRCM_BASE_EASIL1 + 774
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPRORead32          PRCM_BASE_EASIL1 + 775
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPROReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 776
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPROReadIsFCk_EN32  PRCM_BASE_EASIL1 + 777
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPROGet32           PRCM_BASE_EASIL1 + 778
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPROIsFCk_DIS32     PRCM_BASE_EASIL1 + 779
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPROIsFCk_EN32      PRCM_BASE_EASIL1 + 780
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPROWrite32         PRCM_BASE_EASIL1 + 781
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPROWriteFCk_DIS32  PRCM_BASE_EASIL1 + 782
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPROWriteFCk_EN32   PRCM_BASE_EASIL1 + 783
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MSPROSet32           PRCM_BASE_EASIL1 + 784
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCRead32            PRCM_BASE_EASIL1 + 785
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCReadIsFCk_DIS32   PRCM_BASE_EASIL1 + 786
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCReadIsFCk_EN32    PRCM_BASE_EASIL1 + 787
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCGet32             PRCM_BASE_EASIL1 + 788
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCIsFCk_DIS32       PRCM_BASE_EASIL1 + 789
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCIsFCk_EN32        PRCM_BASE_EASIL1 + 790
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCWrite32           PRCM_BASE_EASIL1 + 791
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCWriteFCk_DIS32    PRCM_BASE_EASIL1 + 792
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCWriteFCk_EN32     PRCM_BASE_EASIL1 + 793
#define EASIL1_PRCMCM_FCLKEN1_COREEN_MMCSet32             PRCM_BASE_EASIL1 + 794
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACRead32            PRCM_BASE_EASIL1 + 795
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACReadIsFCk_DIS32   PRCM_BASE_EASIL1 + 796
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACReadIsFCk_EN32    PRCM_BASE_EASIL1 + 797
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACGet32             PRCM_BASE_EASIL1 + 798
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACIsFCk_DIS32       PRCM_BASE_EASIL1 + 799
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACIsFCk_EN32        PRCM_BASE_EASIL1 + 800
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACWrite32           PRCM_BASE_EASIL1 + 801
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACWriteFCk_DIS32    PRCM_BASE_EASIL1 + 802
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACWriteFCk_EN32     PRCM_BASE_EASIL1 + 803
#define EASIL1_PRCMCM_FCLKEN1_COREEN_FACSet32             PRCM_BASE_EASIL1 + 804
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACRead32            PRCM_BASE_EASIL1 + 805
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACReadIsFCk_DIS32   PRCM_BASE_EASIL1 + 806
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACReadIsFCk_EN32    PRCM_BASE_EASIL1 + 807
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACGet32             PRCM_BASE_EASIL1 + 808
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACIsFCk_DIS32       PRCM_BASE_EASIL1 + 809
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACIsFCk_EN32        PRCM_BASE_EASIL1 + 810
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACWrite32           PRCM_BASE_EASIL1 + 811
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACWriteFCk_DIS32    PRCM_BASE_EASIL1 + 812
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACWriteFCk_EN32     PRCM_BASE_EASIL1 + 813
#define EASIL1_PRCMCM_FCLKEN1_COREEN_EACSet32             PRCM_BASE_EASIL1 + 814
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQRead32            PRCM_BASE_EASIL1 + 815
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQReadIsFCk_DIS32   PRCM_BASE_EASIL1 + 816
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQReadIsFCk_EN32    PRCM_BASE_EASIL1 + 817
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQGet32             PRCM_BASE_EASIL1 + 818
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQIsFCk_DIS32       PRCM_BASE_EASIL1 + 819
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQIsFCk_EN32        PRCM_BASE_EASIL1 + 820
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQWrite32           PRCM_BASE_EASIL1 + 821
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQWriteFCk_DIS32    PRCM_BASE_EASIL1 + 822
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQWriteFCk_EN32     PRCM_BASE_EASIL1 + 823
#define EASIL1_PRCMCM_FCLKEN1_COREEN_HDQSet32             PRCM_BASE_EASIL1 + 824
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2Read32          PRCM_BASE_EASIL1 + 825
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2ReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 826
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2ReadIsFCk_EN32  PRCM_BASE_EASIL1 + 827
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2Get32           PRCM_BASE_EASIL1 + 828
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2IsFCk_DIS32     PRCM_BASE_EASIL1 + 829
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2IsFCk_EN32      PRCM_BASE_EASIL1 + 830
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2Write32         PRCM_BASE_EASIL1 + 831
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2WriteFCk_DIS32  PRCM_BASE_EASIL1 + 832
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2WriteFCk_EN32   PRCM_BASE_EASIL1 + 833
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART2Set32           PRCM_BASE_EASIL1 + 834
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1Read32          PRCM_BASE_EASIL1 + 835
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1ReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 836
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1ReadIsFCk_EN32  PRCM_BASE_EASIL1 + 837
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1Get32           PRCM_BASE_EASIL1 + 838
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1IsFCk_DIS32     PRCM_BASE_EASIL1 + 839
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1IsFCk_EN32      PRCM_BASE_EASIL1 + 840
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1Write32         PRCM_BASE_EASIL1 + 841
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1WriteFCk_DIS32  PRCM_BASE_EASIL1 + 842
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1WriteFCk_EN32   PRCM_BASE_EASIL1 + 843
#define EASIL1_PRCMCM_FCLKEN1_COREEN_UART1Set32           PRCM_BASE_EASIL1 + 844
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2Read32           PRCM_BASE_EASIL1 + 845
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 846
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 847
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2Get32            PRCM_BASE_EASIL1 + 848
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2IsFCk_DIS32      PRCM_BASE_EASIL1 + 849
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2IsFCk_EN32       PRCM_BASE_EASIL1 + 850
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2Write32          PRCM_BASE_EASIL1 + 851
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2WriteFCk_DIS32   PRCM_BASE_EASIL1 + 852
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2WriteFCk_EN32    PRCM_BASE_EASIL1 + 853
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C2Set32            PRCM_BASE_EASIL1 + 854
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1Read32           PRCM_BASE_EASIL1 + 855
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 856
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 857
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1Get32            PRCM_BASE_EASIL1 + 858
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1IsFCk_DIS32      PRCM_BASE_EASIL1 + 859
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1IsFCk_EN32       PRCM_BASE_EASIL1 + 860
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1Write32          PRCM_BASE_EASIL1 + 861
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1WriteFCk_DIS32   PRCM_BASE_EASIL1 + 862
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1WriteFCk_EN32    PRCM_BASE_EASIL1 + 863
#define EASIL1_PRCMCM_FCLKEN1_COREEN_I2C1Set32            PRCM_BASE_EASIL1 + 864
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2Read32         PRCM_BASE_EASIL1 + 865
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2ReadIsFCk_DIS32	\
						PRCM_BASE_EASIL1 + 866
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2ReadIsFCk_EN32 PRCM_BASE_EASIL1 + 867
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2Get32          PRCM_BASE_EASIL1 + 868
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2IsFCk_DIS32    PRCM_BASE_EASIL1 + 869
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2IsFCk_EN32     PRCM_BASE_EASIL1 + 870
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2Write32        PRCM_BASE_EASIL1 + 871
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2WriteFCk_DIS32 PRCM_BASE_EASIL1 + 872
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2WriteFCk_EN32  PRCM_BASE_EASIL1 + 873
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI2Set32          PRCM_BASE_EASIL1 + 874
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1Read32         PRCM_BASE_EASIL1 + 875
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1ReadIsFCk_DIS32	\
						PRCM_BASE_EASIL1 + 876
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1ReadIsFCk_EN32 PRCM_BASE_EASIL1 + 877
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1Get32          PRCM_BASE_EASIL1 + 878
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1IsFCk_DIS32    PRCM_BASE_EASIL1 + 879
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1IsFCk_EN32     PRCM_BASE_EASIL1 + 880
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1Write32        PRCM_BASE_EASIL1 + 881
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1WriteFCk_DIS32 PRCM_BASE_EASIL1 + 882
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1WriteFCk_EN32  PRCM_BASE_EASIL1 + 883
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McSPI1Set32          PRCM_BASE_EASIL1 + 884
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2Read32         PRCM_BASE_EASIL1 + 885
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2ReadIsFCk_DIS32	\
						PRCM_BASE_EASIL1 + 886
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2ReadIsFCk_EN32 PRCM_BASE_EASIL1 + 887
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2Get32          PRCM_BASE_EASIL1 + 888
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2IsFCk_DIS32    PRCM_BASE_EASIL1 + 889
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2IsFCk_EN32     PRCM_BASE_EASIL1 + 890
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2Write32        PRCM_BASE_EASIL1 + 891
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2WriteFCk_DIS32 PRCM_BASE_EASIL1 + 892
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2WriteFCk_EN32  PRCM_BASE_EASIL1 + 893
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP2Set32          PRCM_BASE_EASIL1 + 894
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1Read32         PRCM_BASE_EASIL1 + 895
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1ReadIsFCk_DIS32	\
						PRCM_BASE_EASIL1 + 896
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1ReadIsFCk_EN32 PRCM_BASE_EASIL1 + 897
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1Get32          PRCM_BASE_EASIL1 + 898
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1IsFCk_DIS32    PRCM_BASE_EASIL1 + 899
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1IsFCk_EN32     PRCM_BASE_EASIL1 + 900
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1Write32        PRCM_BASE_EASIL1 + 901
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1WriteFCk_DIS32 PRCM_BASE_EASIL1 + 902
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1WriteFCk_EN32  PRCM_BASE_EASIL1 + 903
#define EASIL1_PRCMCM_FCLKEN1_COREEN_McBSP1Set32          PRCM_BASE_EASIL1 + 904
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12Read32          PRCM_BASE_EASIL1 + 905
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12ReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 906
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12ReadIsFCk_EN32  PRCM_BASE_EASIL1 + 907
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12Get32           PRCM_BASE_EASIL1 + 908
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12IsFCk_DIS32     PRCM_BASE_EASIL1 + 909
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12IsFCk_EN32      PRCM_BASE_EASIL1 + 910
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12Write32         PRCM_BASE_EASIL1 + 911
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12WriteFCk_DIS32  PRCM_BASE_EASIL1 + 912
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12WriteFCk_EN32   PRCM_BASE_EASIL1 + 913
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT12Set32           PRCM_BASE_EASIL1 + 914
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11Read32          PRCM_BASE_EASIL1 + 915
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11ReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 916
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11ReadIsFCk_EN32  PRCM_BASE_EASIL1 + 917
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11Get32           PRCM_BASE_EASIL1 + 918
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11IsFCk_DIS32     PRCM_BASE_EASIL1 + 919
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11IsFCk_EN32      PRCM_BASE_EASIL1 + 920
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11Write32         PRCM_BASE_EASIL1 + 921
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11WriteFCk_DIS32  PRCM_BASE_EASIL1 + 922
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11WriteFCk_EN32   PRCM_BASE_EASIL1 + 923
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT11Set32           PRCM_BASE_EASIL1 + 924
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10Read32          PRCM_BASE_EASIL1 + 925
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10ReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 926
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10ReadIsFCk_EN32  PRCM_BASE_EASIL1 + 927
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10Get32           PRCM_BASE_EASIL1 + 928
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10IsFCk_DIS32     PRCM_BASE_EASIL1 + 929
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10IsFCk_EN32      PRCM_BASE_EASIL1 + 930
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10Write32         PRCM_BASE_EASIL1 + 931
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10WriteFCk_DIS32  PRCM_BASE_EASIL1 + 932
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10WriteFCk_EN32   PRCM_BASE_EASIL1 + 933
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT10Set32           PRCM_BASE_EASIL1 + 934
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9Read32           PRCM_BASE_EASIL1 + 935
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 936
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 937
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9Get32            PRCM_BASE_EASIL1 + 938
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9IsFCk_DIS32      PRCM_BASE_EASIL1 + 939
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9IsFCk_EN32       PRCM_BASE_EASIL1 + 940
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9Write32          PRCM_BASE_EASIL1 + 941
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9WriteFCk_DIS32   PRCM_BASE_EASIL1 + 942
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9WriteFCk_EN32    PRCM_BASE_EASIL1 + 943
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT9Set32            PRCM_BASE_EASIL1 + 944
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8Read32           PRCM_BASE_EASIL1 + 945
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 946
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 947
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8Get32            PRCM_BASE_EASIL1 + 948
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8IsFCk_DIS32      PRCM_BASE_EASIL1 + 949
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8IsFCk_EN32       PRCM_BASE_EASIL1 + 950
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8Write32          PRCM_BASE_EASIL1 + 951
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8WriteFCk_DIS32   PRCM_BASE_EASIL1 + 952
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8WriteFCk_EN32    PRCM_BASE_EASIL1 + 953
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT8Set32            PRCM_BASE_EASIL1 + 954
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7Read32           PRCM_BASE_EASIL1 + 955
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 956
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 957
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7Get32            PRCM_BASE_EASIL1 + 958
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7IsFCk_DIS32      PRCM_BASE_EASIL1 + 959
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7IsFCk_EN32       PRCM_BASE_EASIL1 + 960
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7Write32          PRCM_BASE_EASIL1 + 961
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7WriteFCk_DIS32   PRCM_BASE_EASIL1 + 962
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7WriteFCk_EN32    PRCM_BASE_EASIL1 + 963
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT7Set32            PRCM_BASE_EASIL1 + 964
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6Read32           PRCM_BASE_EASIL1 + 965
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 966
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 967
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6Get32            PRCM_BASE_EASIL1 + 968
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6IsFCk_DIS32      PRCM_BASE_EASIL1 + 969
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6IsFCk_EN32       PRCM_BASE_EASIL1 + 970
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6Write32          PRCM_BASE_EASIL1 + 971
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6WriteFCk_DIS32   PRCM_BASE_EASIL1 + 972
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6WriteFCk_EN32    PRCM_BASE_EASIL1 + 973
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT6Set32            PRCM_BASE_EASIL1 + 974
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5Read32           PRCM_BASE_EASIL1 + 975
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 976
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 977
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5Get32            PRCM_BASE_EASIL1 + 978
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5IsFCk_DIS32      PRCM_BASE_EASIL1 + 979
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5IsFCk_EN32       PRCM_BASE_EASIL1 + 980
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5Write32          PRCM_BASE_EASIL1 + 981
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5WriteFCk_DIS32   PRCM_BASE_EASIL1 + 982
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5WriteFCk_EN32    PRCM_BASE_EASIL1 + 983
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT5Set32            PRCM_BASE_EASIL1 + 984
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4Read32           PRCM_BASE_EASIL1 + 985
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 986
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 987
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4Get32            PRCM_BASE_EASIL1 + 988
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4IsFCk_DIS32      PRCM_BASE_EASIL1 + 989
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4IsFCk_EN32       PRCM_BASE_EASIL1 + 990
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4Write32          PRCM_BASE_EASIL1 + 991
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4WriteFCk_DIS32   PRCM_BASE_EASIL1 + 992
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4WriteFCk_EN32    PRCM_BASE_EASIL1 + 993
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT4Set32            PRCM_BASE_EASIL1 + 994
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3Read32           PRCM_BASE_EASIL1 + 995
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 996
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 997
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3Get32            PRCM_BASE_EASIL1 + 998
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3IsFCk_DIS32      PRCM_BASE_EASIL1 + 999
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3IsFCk_EN32     PRCM_BASE_EASIL1 + 1000
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3Write32        PRCM_BASE_EASIL1 + 1001
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3WriteFCk_DIS32  PRCM_BASE_EASIL1 + 1002
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3WriteFCk_EN32  PRCM_BASE_EASIL1 + 1003
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT3Set32          PRCM_BASE_EASIL1 + 1004
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2Read32         PRCM_BASE_EASIL1 + 1005
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2ReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 1006
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2ReadIsFCk_EN32 PRCM_BASE_EASIL1 + 1007
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2Get32          PRCM_BASE_EASIL1 + 1008
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2IsFCk_DIS32    PRCM_BASE_EASIL1 + 1009
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2IsFCk_EN32     PRCM_BASE_EASIL1 + 1010
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2Write32        PRCM_BASE_EASIL1 + 1011
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2WriteFCk_DIS32 PRCM_BASE_EASIL1 + 1012
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2WriteFCk_EN32  PRCM_BASE_EASIL1 + 1013
#define EASIL1_PRCMCM_FCLKEN1_COREEN_GPT2Set32          PRCM_BASE_EASIL1 + 1014
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQRead32        PRCM_BASE_EASIL1 + 1015
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQReadIsFCk_DIS32	\
						PRCM_BASE_EASIL1 + 1016
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQReadIsFCk_EN32 PRCM_BASE_EASIL1 + 1017
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQGet32         PRCM_BASE_EASIL1 + 1018
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQIsFCk_DIS32   PRCM_BASE_EASIL1 + 1019
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQIsFCk_EN32    PRCM_BASE_EASIL1 + 1020
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQWrite32       PRCM_BASE_EASIL1 + 1021
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQWriteFCk_DIS32 PRCM_BASE_EASIL1 + 1022
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQWriteFCk_EN32 PRCM_BASE_EASIL1 + 1023
#define EASIL1_PRCMCM_FCLKEN1_COREEN_VLYNQSet32         PRCM_BASE_EASIL1 + 1024
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVRead32           PRCM_BASE_EASIL1 + 1025
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 1026
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVReadIsFCk_EN32   PRCM_BASE_EASIL1 + 1027
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVGet32            PRCM_BASE_EASIL1 + 1028
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVIsFCk_DIS32      PRCM_BASE_EASIL1 + 1029
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVIsFCk_EN32       PRCM_BASE_EASIL1 + 1030
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVWrite32          PRCM_BASE_EASIL1 + 1031
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVWriteFCk_DIS32   PRCM_BASE_EASIL1 + 1032
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVWriteFCk_EN32    PRCM_BASE_EASIL1 + 1033
#define EASIL1_PRCMCM_FCLKEN1_COREEN_TVSet32            PRCM_BASE_EASIL1 + 1034
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2Read32         PRCM_BASE_EASIL1 + 1035
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2ReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 1036
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2ReadIsFCk_EN32 PRCM_BASE_EASIL1 + 1037
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2Get32          PRCM_BASE_EASIL1 + 1038
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2IsFCk_DIS32    PRCM_BASE_EASIL1 + 1039
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2IsFCk_EN32     PRCM_BASE_EASIL1 + 1040
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2Write32        PRCM_BASE_EASIL1 + 1041
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2WriteFCk_DIS32 PRCM_BASE_EASIL1 + 1042
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2WriteFCk_EN32  PRCM_BASE_EASIL1 + 1043
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS2Set32          PRCM_BASE_EASIL1 + 1044
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1Read32         PRCM_BASE_EASIL1 + 1045
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1ReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 1046
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1ReadIsFCk_EN32 PRCM_BASE_EASIL1 + 1047
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1Get32          PRCM_BASE_EASIL1 + 1048
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1IsFCk_DIS32    PRCM_BASE_EASIL1 + 1049
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1IsFCk_EN32     PRCM_BASE_EASIL1 + 1050
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1Write32        PRCM_BASE_EASIL1 + 1051
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1WriteFCk_DIS32 PRCM_BASE_EASIL1 + 1052
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1WriteFCk_EN32  PRCM_BASE_EASIL1 + 1053
#define EASIL1_PRCMCM_FCLKEN1_COREEN_DSS1Set32          PRCM_BASE_EASIL1 + 1054
#define EASIL1_PRCMCM_FCLKEN2_COREReadRegister32        PRCM_BASE_EASIL1 + 1055
#define EASIL1_PRCMCM_FCLKEN2_COREWriteRegister32       PRCM_BASE_EASIL1 + 1056
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3Read32        PRCM_BASE_EASIL1 + 1057
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3ReadIsFCk_DIS32	\
						PRCM_BASE_EASIL1 + 1058
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3ReadIsFCk_EN32 PRCM_BASE_EASIL1 + 1059
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3Get32         PRCM_BASE_EASIL1 + 1060
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3IsFCk_DIS32   PRCM_BASE_EASIL1 + 1061
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3IsFCk_EN32    PRCM_BASE_EASIL1 + 1062
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3Write32       PRCM_BASE_EASIL1 + 1063
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3WriteFCk_DIS32 PRCM_BASE_EASIL1 + 1064
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3WriteFCk_EN32 PRCM_BASE_EASIL1 + 1065
#define EASIL1_PRCMCM_FCLKEN2_COREEN_UART3Set32         PRCM_BASE_EASIL1 + 1066
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSIRead32          PRCM_BASE_EASIL1 + 1067
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSIReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 1068
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSIReadIsFCk_EN32  PRCM_BASE_EASIL1 + 1069
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSIGet32           PRCM_BASE_EASIL1 + 1070
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSIIsFCk_DIS32     PRCM_BASE_EASIL1 + 1071
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSIIsFCk_EN32      PRCM_BASE_EASIL1 + 1072
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSIWrite32         PRCM_BASE_EASIL1 + 1073
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSIWriteFCk_DIS32  PRCM_BASE_EASIL1 + 1074
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSIWriteFCk_EN32   PRCM_BASE_EASIL1 + 1075
#define EASIL1_PRCMCM_FCLKEN2_COREEN_SSISet32           PRCM_BASE_EASIL1 + 1076
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBRead32          PRCM_BASE_EASIL1 + 1077
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 1078
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBReadIsFCk_EN32  PRCM_BASE_EASIL1 + 1079
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBGet32           PRCM_BASE_EASIL1 + 1080
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBIsFCk_DIS32     PRCM_BASE_EASIL1 + 1081
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBIsFCk_EN32      PRCM_BASE_EASIL1 + 1082
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBWrite32         PRCM_BASE_EASIL1 + 1083
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBWriteFCk_DIS32  PRCM_BASE_EASIL1 + 1084
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBWriteFCk_EN32   PRCM_BASE_EASIL1 + 1085
#define EASIL1_PRCMCM_FCLKEN2_COREEN_USBSet32           PRCM_BASE_EASIL1 + 1086
#define EASIL1_PRCMCM_ICLKEN1_COREReadRegister32        PRCM_BASE_EASIL1 + 1087
#define EASIL1_PRCMCM_ICLKEN1_COREWriteRegister32       PRCM_BASE_EASIL1 + 1088
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMRead32          PRCM_BASE_EASIL1 + 1089
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1090
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMReadIsICk_EN32  PRCM_BASE_EASIL1 + 1091
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMGet32           PRCM_BASE_EASIL1 + 1092
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMIsICk_DIS32     PRCM_BASE_EASIL1 + 1093
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMIsICk_EN32      PRCM_BASE_EASIL1 + 1094
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMWrite32         PRCM_BASE_EASIL1 + 1095
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMWriteICk_DIS32  PRCM_BASE_EASIL1 + 1096
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMWriteICk_EN32   PRCM_BASE_EASIL1 + 1097
#define EASIL1_PRCMCM_ICLKEN1_COREEN_CAMSet32           PRCM_BASE_EASIL1 + 1098
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESRead32    PRCM_BASE_EASIL1 + 1099
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1100
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESReadIsICk_EN32	\
						PRCM_BASE_EASIL1 + 1101
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESGet32     PRCM_BASE_EASIL1 + 1102
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1103
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESIsICk_EN32 PRCM_BASE_EASIL1 + 1104
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESWrite32    PRCM_BASE_EASIL1 + 1105
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESWriteICk_DIS32	\
						PRCM_BASE_EASIL1 + 1106
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESWriteICk_EN32	\
						PRCM_BASE_EASIL1 + 1107
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MAILBOXESSet32     PRCM_BASE_EASIL1 + 1108
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4Read32         PRCM_BASE_EASIL1 + 1109
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1110
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1111
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4Get32          PRCM_BASE_EASIL1 + 1112
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4IsICk_DIS32    PRCM_BASE_EASIL1 + 1113
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4IsICk_EN32     PRCM_BASE_EASIL1 + 1114
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4Write32        PRCM_BASE_EASIL1 + 1115
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4WriteICk_DIS32 PRCM_BASE_EASIL1 + 1116
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4WriteICk_EN32  PRCM_BASE_EASIL1 + 1117
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT4Set32          PRCM_BASE_EASIL1 + 1118
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3Read32         PRCM_BASE_EASIL1 + 1119
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1120
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1121
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3Get32          PRCM_BASE_EASIL1 + 1122
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3IsICk_DIS32    PRCM_BASE_EASIL1 + 1123
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3IsICk_EN32     PRCM_BASE_EASIL1 + 1124
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3Write32        PRCM_BASE_EASIL1 + 1125
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3WriteICk_DIS32 PRCM_BASE_EASIL1 + 1126
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3WriteICk_EN32  PRCM_BASE_EASIL1 + 1127
#define EASIL1_PRCMCM_ICLKEN1_COREEN_WDT3Set32          PRCM_BASE_EASIL1 + 1128
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPRORead32        PRCM_BASE_EASIL1 + 1129
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPROReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1130
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPROReadIsICk_EN32 PRCM_BASE_EASIL1 + 1131
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPROGet32         PRCM_BASE_EASIL1 + 1132
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPROIsICk_DIS32   PRCM_BASE_EASIL1 + 1133
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPROIsICk_EN32    PRCM_BASE_EASIL1 + 1134
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPROWrite32       PRCM_BASE_EASIL1 + 1135
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPROWriteICk_DIS32	\
						PRCM_BASE_EASIL1 + 1136
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPROWriteICk_EN32 PRCM_BASE_EASIL1 + 1137
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MSPROSet32         PRCM_BASE_EASIL1 + 1138
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCRead32          PRCM_BASE_EASIL1 + 1139
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1140
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCReadIsICk_EN32  PRCM_BASE_EASIL1 + 1141
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCGet32           PRCM_BASE_EASIL1 + 1142
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCIsICk_DIS32     PRCM_BASE_EASIL1 + 1143
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCIsICk_EN32      PRCM_BASE_EASIL1 + 1144
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCWrite32         PRCM_BASE_EASIL1 + 1145
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCWriteICk_DIS32  PRCM_BASE_EASIL1 + 1146
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCWriteICk_EN32   PRCM_BASE_EASIL1 + 1147
#define EASIL1_PRCMCM_ICLKEN1_COREEN_MMCSet32           PRCM_BASE_EASIL1 + 1148
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACRead32          PRCM_BASE_EASIL1 + 1149
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1150
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACReadIsICk_EN32  PRCM_BASE_EASIL1 + 1151
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACGet32           PRCM_BASE_EASIL1 + 1152
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACIsICk_DIS32     PRCM_BASE_EASIL1 + 1153
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACIsICk_EN32      PRCM_BASE_EASIL1 + 1154
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACWrite32         PRCM_BASE_EASIL1 + 1155
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACWriteICk_DIS32  PRCM_BASE_EASIL1 + 1156
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACWriteICk_EN32   PRCM_BASE_EASIL1 + 1157
#define EASIL1_PRCMCM_ICLKEN1_COREEN_FACSet32           PRCM_BASE_EASIL1 + 1158
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACRead32          PRCM_BASE_EASIL1 + 1159
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1160
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACReadIsICk_EN32  PRCM_BASE_EASIL1 + 1161
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACGet32           PRCM_BASE_EASIL1 + 1162
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACIsICk_DIS32     PRCM_BASE_EASIL1 + 1163
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACIsICk_EN32      PRCM_BASE_EASIL1 + 1164
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACWrite32         PRCM_BASE_EASIL1 + 1165
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACWriteICk_DIS32  PRCM_BASE_EASIL1 + 1166
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACWriteICk_EN32   PRCM_BASE_EASIL1 + 1167
#define EASIL1_PRCMCM_ICLKEN1_COREEN_EACSet32           PRCM_BASE_EASIL1 + 1168
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQRead32          PRCM_BASE_EASIL1 + 1169
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1170
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQReadIsICk_EN32  PRCM_BASE_EASIL1 + 1171
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQGet32           PRCM_BASE_EASIL1 + 1172
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQIsICk_DIS32     PRCM_BASE_EASIL1 + 1173
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQIsICk_EN32      PRCM_BASE_EASIL1 + 1174
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQWrite32         PRCM_BASE_EASIL1 + 1175
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQWriteICk_DIS32  PRCM_BASE_EASIL1 + 1176
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQWriteICk_EN32   PRCM_BASE_EASIL1 + 1177
#define EASIL1_PRCMCM_ICLKEN1_COREEN_HDQSet32           PRCM_BASE_EASIL1 + 1178
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2Read32        PRCM_BASE_EASIL1 + 1179
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1180
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1181
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2Get32         PRCM_BASE_EASIL1 + 1182
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2IsICk_DIS32   PRCM_BASE_EASIL1 + 1183
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2IsICk_EN32    PRCM_BASE_EASIL1 + 1184
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2Write32       PRCM_BASE_EASIL1 + 1185
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2WriteICk_DIS32 PRCM_BASE_EASIL1 + 1186
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2WriteICk_EN32 PRCM_BASE_EASIL1 + 1187
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART2Set32         PRCM_BASE_EASIL1 + 1188
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1Read32        PRCM_BASE_EASIL1 + 1189
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1190
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1191
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1Get32         PRCM_BASE_EASIL1 + 1192
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1IsICk_DIS32   PRCM_BASE_EASIL1 + 1193
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1IsICk_EN32    PRCM_BASE_EASIL1 + 1194
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1Write32       PRCM_BASE_EASIL1 + 1195
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1WriteICk_DIS32 PRCM_BASE_EASIL1 + 1196
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1WriteICk_EN32 PRCM_BASE_EASIL1 + 1197
#define EASIL1_PRCMCM_ICLKEN1_COREEN_UART1Set32         PRCM_BASE_EASIL1 + 1198
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2Read32         PRCM_BASE_EASIL1 + 1199
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1200
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1201
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2Get32          PRCM_BASE_EASIL1 + 1202
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2IsICk_DIS32    PRCM_BASE_EASIL1 + 1203
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2IsICk_EN32     PRCM_BASE_EASIL1 + 1204
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2Write32        PRCM_BASE_EASIL1 + 1205
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2WriteICk_DIS32 PRCM_BASE_EASIL1 + 1206
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2WriteICk_EN32  PRCM_BASE_EASIL1 + 1207
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C2Set32          PRCM_BASE_EASIL1 + 1208
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1Read32         PRCM_BASE_EASIL1 + 1209
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1210
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1211
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1Get32          PRCM_BASE_EASIL1 + 1212
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1IsICk_DIS32    PRCM_BASE_EASIL1 + 1213
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1IsICk_EN32     PRCM_BASE_EASIL1 + 1214
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1Write32        PRCM_BASE_EASIL1 + 1215
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1WriteICk_DIS32 PRCM_BASE_EASIL1 + 1216
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1WriteICk_EN32  PRCM_BASE_EASIL1 + 1217
#define EASIL1_PRCMCM_ICLKEN1_COREEN_I2C1Set32          PRCM_BASE_EASIL1 + 1218
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2Read32       PRCM_BASE_EASIL1 + 1219
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1220
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2ReadIsICk_EN32	\
						PRCM_BASE_EASIL1 + 1221
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2Get32        PRCM_BASE_EASIL1 + 1222
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2IsICk_DIS32  PRCM_BASE_EASIL1 + 1223
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2IsICk_EN32   PRCM_BASE_EASIL1 + 1224
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2Write32      PRCM_BASE_EASIL1 + 1225
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2WriteICk_DIS32	\
						PRCM_BASE_EASIL1 + 1226
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2WriteICk_EN32 PRCM_BASE_EASIL1 + 1227
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI2Set32        PRCM_BASE_EASIL1 + 1228
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1Read32       PRCM_BASE_EASIL1 + 1229
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1230
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1ReadIsICk_EN32	\
						PRCM_BASE_EASIL1 + 1231
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1Get32        PRCM_BASE_EASIL1 + 1232
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1IsICk_DIS32  PRCM_BASE_EASIL1 + 1233
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1IsICk_EN32   PRCM_BASE_EASIL1 + 1234
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1Write32      PRCM_BASE_EASIL1 + 1235
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1WriteICk_DIS32	\
						PRCM_BASE_EASIL1 + 1236
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1WriteICk_EN32 PRCM_BASE_EASIL1 + 1237
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McSPI1Set32        PRCM_BASE_EASIL1 + 1238
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2Read32       PRCM_BASE_EASIL1 + 1239
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1240
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2ReadIsICk_EN32	\
						PRCM_BASE_EASIL1 + 1241
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2Get32        PRCM_BASE_EASIL1 + 1242
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2IsICk_DIS32  PRCM_BASE_EASIL1 + 1243
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2IsICk_EN32   PRCM_BASE_EASIL1 + 1244
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2Write32      PRCM_BASE_EASIL1 + 1245
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2WriteICk_DIS32	\
						PRCM_BASE_EASIL1 + 1246
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2WriteICk_EN32	\
						PRCM_BASE_EASIL1 + 1247
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP2Set32        PRCM_BASE_EASIL1 + 1248
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1Read32       PRCM_BASE_EASIL1 + 1249
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1250
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1ReadIsICk_EN32	\
						PRCM_BASE_EASIL1 + 1251
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1Get32        PRCM_BASE_EASIL1 + 1252
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1IsICk_DIS32  PRCM_BASE_EASIL1 + 1253
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1IsICk_EN32   PRCM_BASE_EASIL1 + 1254
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1Write32      PRCM_BASE_EASIL1 + 1255
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1WriteICk_DIS32	\
						PRCM_BASE_EASIL1 + 1256
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1WriteICk_EN32 PRCM_BASE_EASIL1 + 1257
#define EASIL1_PRCMCM_ICLKEN1_COREEN_McBSP1Set32        PRCM_BASE_EASIL1 + 1258
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12Read32        PRCM_BASE_EASIL1 + 1259
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1260
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1261
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12Get32         PRCM_BASE_EASIL1 + 1262
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12IsICk_DIS32   PRCM_BASE_EASIL1 + 1263
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12IsICk_EN32    PRCM_BASE_EASIL1 + 1264
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12Write32       PRCM_BASE_EASIL1 + 1265
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12WriteICk_DIS32	\
						PRCM_BASE_EASIL1 + 1266
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12WriteICk_EN32 PRCM_BASE_EASIL1 + 1267
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT12Set32         PRCM_BASE_EASIL1 + 1268
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11Read32        PRCM_BASE_EASIL1 + 1269
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1270
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1271
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11Get32         PRCM_BASE_EASIL1 + 1272
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11IsICk_DIS32   PRCM_BASE_EASIL1 + 1273
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11IsICk_EN32    PRCM_BASE_EASIL1 + 1274
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11Write32       PRCM_BASE_EASIL1 + 1275
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11WriteICk_DIS32 PRCM_BASE_EASIL1 + 1276
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11WriteICk_EN32 PRCM_BASE_EASIL1 + 1277
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT11Set32         PRCM_BASE_EASIL1 + 1278
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10Read32        PRCM_BASE_EASIL1 + 1279
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1280
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1281
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10Get32         PRCM_BASE_EASIL1 + 1282
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10IsICk_DIS32   PRCM_BASE_EASIL1 + 1283
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10IsICk_EN32    PRCM_BASE_EASIL1 + 1284
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10Write32       PRCM_BASE_EASIL1 + 1285
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10WriteICk_DIS32 PRCM_BASE_EASIL1 + 1286
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10WriteICk_EN32 PRCM_BASE_EASIL1 + 1287
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT10Set32         PRCM_BASE_EASIL1 + 1288
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9Read32         PRCM_BASE_EASIL1 + 1289
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1290
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1291
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9Get32          PRCM_BASE_EASIL1 + 1292
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9IsICk_DIS32    PRCM_BASE_EASIL1 + 1293
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9IsICk_EN32     PRCM_BASE_EASIL1 + 1294
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9Write32        PRCM_BASE_EASIL1 + 1295
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9WriteICk_DIS32 PRCM_BASE_EASIL1 + 1296
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9WriteICk_EN32  PRCM_BASE_EASIL1 + 1297
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT9Set32          PRCM_BASE_EASIL1 + 1298
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8Read32         PRCM_BASE_EASIL1 + 1299
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1300
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1301
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8Get32          PRCM_BASE_EASIL1 + 1302
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8IsICk_DIS32    PRCM_BASE_EASIL1 + 1303
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8IsICk_EN32     PRCM_BASE_EASIL1 + 1304
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8Write32        PRCM_BASE_EASIL1 + 1305
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8WriteICk_DIS32 PRCM_BASE_EASIL1 + 1306
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8WriteICk_EN32  PRCM_BASE_EASIL1 + 1307
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT8Set32          PRCM_BASE_EASIL1 + 1308
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7Read32         PRCM_BASE_EASIL1 + 1309
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1310
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1311
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7Get32          PRCM_BASE_EASIL1 + 1312
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7IsICk_DIS32    PRCM_BASE_EASIL1 + 1313
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7IsICk_EN32     PRCM_BASE_EASIL1 + 1314
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7Write32        PRCM_BASE_EASIL1 + 1315
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7WriteICk_DIS32 PRCM_BASE_EASIL1 + 1316
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7WriteICk_EN32  PRCM_BASE_EASIL1 + 1317
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT7Set32          PRCM_BASE_EASIL1 + 1318
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6Read32         PRCM_BASE_EASIL1 + 1319
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1320
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1321
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6Get32          PRCM_BASE_EASIL1 + 1322
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6IsICk_DIS32    PRCM_BASE_EASIL1 + 1323
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6IsICk_EN32     PRCM_BASE_EASIL1 + 1324
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6Write32        PRCM_BASE_EASIL1 + 1325
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6WriteICk_DIS32 PRCM_BASE_EASIL1 + 1326
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6WriteICk_EN32  PRCM_BASE_EASIL1 + 1327
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT6Set32          PRCM_BASE_EASIL1 + 1328
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5Read32         PRCM_BASE_EASIL1 + 1329
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1330
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1331
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5Get32          PRCM_BASE_EASIL1 + 1332
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5IsICk_DIS32    PRCM_BASE_EASIL1 + 1333
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5IsICk_EN32     PRCM_BASE_EASIL1 + 1334
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5Write32        PRCM_BASE_EASIL1 + 1335
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5WriteICk_DIS32 PRCM_BASE_EASIL1 + 1336
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5WriteICk_EN32  PRCM_BASE_EASIL1 + 1337
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT5Set32          PRCM_BASE_EASIL1 + 1338
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4Read32         PRCM_BASE_EASIL1 + 1339
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1340
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1341
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4Get32           PRCM_BASE_EASIL1 + 1342
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4IsICk_DIS32     PRCM_BASE_EASIL1 + 1343
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4IsICk_EN32      PRCM_BASE_EASIL1 + 1344
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4Write32         PRCM_BASE_EASIL1 + 1345
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4WriteICk_DIS32  PRCM_BASE_EASIL1 + 1346
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4WriteICk_EN32   PRCM_BASE_EASIL1 + 1347
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT4Set32           PRCM_BASE_EASIL1 + 1348
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3Read32          PRCM_BASE_EASIL1 + 1349
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1350
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3ReadIsICk_EN32  PRCM_BASE_EASIL1 + 1351
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3Get32           PRCM_BASE_EASIL1 + 1352
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3IsICk_DIS32     PRCM_BASE_EASIL1 + 1353
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3IsICk_EN32      PRCM_BASE_EASIL1 + 1354
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3Write32         PRCM_BASE_EASIL1 + 1355
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3WriteICk_DIS32  PRCM_BASE_EASIL1 + 1356
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3WriteICk_EN32   PRCM_BASE_EASIL1 + 1357
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT3Set32           PRCM_BASE_EASIL1 + 1358
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2Read32          PRCM_BASE_EASIL1 + 1359
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2ReadIsICk_DIS32 PRCM_BASE_EASIL1 + 1360
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2ReadIsICk_EN32  PRCM_BASE_EASIL1 + 1361
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2Get32           PRCM_BASE_EASIL1 + 1362
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2IsICk_DIS32     PRCM_BASE_EASIL1 + 1363
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2IsICk_EN32      PRCM_BASE_EASIL1 + 1364
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2Write32         PRCM_BASE_EASIL1 + 1365
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2WriteICk_DIS32  PRCM_BASE_EASIL1 + 1366
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2WriteICk_EN32   PRCM_BASE_EASIL1 + 1367
#define EASIL1_PRCMCM_ICLKEN1_COREEN_GPT2Set32           PRCM_BASE_EASIL1 + 1368
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQRead32         PRCM_BASE_EASIL1 + 1369
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQReadIsICk_DIS32 \
						PRCM_BASE_EASIL1 + 1370
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQReadIsICk_EN32 PRCM_BASE_EASIL1 + 1371
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQGet32          PRCM_BASE_EASIL1 + 1372
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQIsICk_DIS32    PRCM_BASE_EASIL1 + 1373
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQIsICk_EN32     PRCM_BASE_EASIL1 + 1374
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQWrite32        PRCM_BASE_EASIL1 + 1375
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQWriteICk_DIS32 PRCM_BASE_EASIL1 + 1376
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQWriteICk_EN32  PRCM_BASE_EASIL1 + 1377
#define EASIL1_PRCMCM_ICLKEN1_COREEN_VLYNQSet32          PRCM_BASE_EASIL1 + 1378
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSRead32           PRCM_BASE_EASIL1 + 1379
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSReadIsICk_DIS32  PRCM_BASE_EASIL1 + 1380
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSReadIsICk_EN32   PRCM_BASE_EASIL1 + 1381
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSGet32            PRCM_BASE_EASIL1 + 1382
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSIsICk_DIS32      PRCM_BASE_EASIL1 + 1383
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSIsICk_EN32       PRCM_BASE_EASIL1 + 1384
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSWrite32          PRCM_BASE_EASIL1 + 1385
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSWriteICk_DIS32   PRCM_BASE_EASIL1 + 1386
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSWriteICk_EN32    PRCM_BASE_EASIL1 + 1387
#define EASIL1_PRCMCM_ICLKEN1_COREEN_DSSSet32            PRCM_BASE_EASIL1 + 1388
#define EASIL1_PRCMCM_ICLKEN2_COREReadRegister32         PRCM_BASE_EASIL1 + 1389
#define EASIL1_PRCMCM_ICLKEN2_COREWriteRegister32        PRCM_BASE_EASIL1 + 1390
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3Read32         PRCM_BASE_EASIL1 + 1391
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3ReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 1392
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3ReadIsICk_EN32 PRCM_BASE_EASIL1 + 1393
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3Get32          PRCM_BASE_EASIL1 + 1394
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3IsICk_DIS32    PRCM_BASE_EASIL1 + 1395
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3IsICk_EN32     PRCM_BASE_EASIL1 + 1396
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3Write32        PRCM_BASE_EASIL1 + 1397
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3WriteICk_DIS32 PRCM_BASE_EASIL1 + 1398
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3WriteICk_EN32  PRCM_BASE_EASIL1 + 1399
#define EASIL1_PRCMCM_ICLKEN2_COREEN_UART3Set32          PRCM_BASE_EASIL1 + 1400
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSIRead32           PRCM_BASE_EASIL1 + 1401
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSIReadIsICk_DIS32  PRCM_BASE_EASIL1 + 1402
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSIReadIsICk_EN32   PRCM_BASE_EASIL1 + 1403
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSIGet32            PRCM_BASE_EASIL1 + 1404
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSIIsICk_DIS32      PRCM_BASE_EASIL1 + 1405
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSIIsICk_EN32       PRCM_BASE_EASIL1 + 1406
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSIWrite32          PRCM_BASE_EASIL1 + 1407
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSIWriteICk_DIS32   PRCM_BASE_EASIL1 + 1408
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSIWriteICk_EN32    PRCM_BASE_EASIL1 + 1409
#define EASIL1_PRCMCM_ICLKEN2_COREEN_SSISet32            PRCM_BASE_EASIL1 + 1410
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBRead32           PRCM_BASE_EASIL1 + 1411
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBReadIsICk_DIS32  PRCM_BASE_EASIL1 + 1412
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBReadIsICk_EN32   PRCM_BASE_EASIL1 + 1413
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBGet32            PRCM_BASE_EASIL1 + 1414
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBIsICk_DIS32      PRCM_BASE_EASIL1 + 1415
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBIsICk_EN32       PRCM_BASE_EASIL1 + 1416
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBWrite32          PRCM_BASE_EASIL1 + 1417
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBWriteICk_DIS32   PRCM_BASE_EASIL1 + 1418
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBWriteICk_EN32    PRCM_BASE_EASIL1 + 1419
#define EASIL1_PRCMCM_ICLKEN2_COREEN_USBSet32            PRCM_BASE_EASIL1 + 1420
#define EASIL1_PRCMCM_ICLKEN4_COREReadRegister32         PRCM_BASE_EASIL1 + 1421
#define EASIL1_PRCMCM_ICLKEN4_COREWriteRegister32        PRCM_BASE_EASIL1 + 1422
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKARead32           PRCM_BASE_EASIL1 + 1423
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKAReadIsIck_DIS32  PRCM_BASE_EASIL1 + 1424
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKAReadIsIck_EN32   PRCM_BASE_EASIL1 + 1425
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKAGet32            PRCM_BASE_EASIL1 + 1426
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKAIsIck_DIS32      PRCM_BASE_EASIL1 + 1427
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKAIsIck_EN32       PRCM_BASE_EASIL1 + 1428
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKAWrite32          PRCM_BASE_EASIL1 + 1429
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKAWriteIck_DIS32   PRCM_BASE_EASIL1 + 1430
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKAWriteIck_EN32    PRCM_BASE_EASIL1 + 1431
#define EASIL1_PRCMCM_ICLKEN4_COREEN_PKASet32            PRCM_BASE_EASIL1 + 1432
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESRead32           PRCM_BASE_EASIL1 + 1433
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESReadIsIck_DIS32  PRCM_BASE_EASIL1 + 1434
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESReadIsIck_EN32   PRCM_BASE_EASIL1 + 1435
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESGet32            PRCM_BASE_EASIL1 + 1436
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESIsIck_DIS32      PRCM_BASE_EASIL1 + 1437
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESIsIck_EN32       PRCM_BASE_EASIL1 + 1438
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESWrite32          PRCM_BASE_EASIL1 + 1439
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESWriteIck_DIS32   PRCM_BASE_EASIL1 + 1440
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESWriteIck_EN32    PRCM_BASE_EASIL1 + 1441
#define EASIL1_PRCMCM_ICLKEN4_COREEN_AESSet32            PRCM_BASE_EASIL1 + 1442
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGRead32           PRCM_BASE_EASIL1 + 1443
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGReadIsIck_DIS32  PRCM_BASE_EASIL1 + 1444
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGReadIsIck_EN32   PRCM_BASE_EASIL1 + 1445
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGGet32            PRCM_BASE_EASIL1 + 1446
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGIsIck_DIS32      PRCM_BASE_EASIL1 + 1447
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGIsIck_EN32       PRCM_BASE_EASIL1 + 1448
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGWrite32          PRCM_BASE_EASIL1 + 1449
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGWriteIck_DIS32   PRCM_BASE_EASIL1 + 1450
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGWriteIck_EN32    PRCM_BASE_EASIL1 + 1451
#define EASIL1_PRCMCM_ICLKEN4_COREEN_RNGSet32            PRCM_BASE_EASIL1 + 1452
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHARead32           PRCM_BASE_EASIL1 + 1453
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHAReadIsIck_DIS32  PRCM_BASE_EASIL1 + 1454
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHAReadIsIck_EN32   PRCM_BASE_EASIL1 + 1455
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHAGet32            PRCM_BASE_EASIL1 + 1456
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHAIsIck_DIS32      PRCM_BASE_EASIL1 + 1457
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHAIsIck_EN32       PRCM_BASE_EASIL1 + 1458
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHAWrite32          PRCM_BASE_EASIL1 + 1459
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHAWriteIck_DIS32   PRCM_BASE_EASIL1 + 1460
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHAWriteIck_EN32    PRCM_BASE_EASIL1 + 1461
#define EASIL1_PRCMCM_ICLKEN4_COREEN_SHASet32            PRCM_BASE_EASIL1 + 1462
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESRead32           PRCM_BASE_EASIL1 + 1463
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESReadIsIck_DIS32  PRCM_BASE_EASIL1 + 1464
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESReadIsIck_EN32   PRCM_BASE_EASIL1 + 1465
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESGet32            PRCM_BASE_EASIL1 + 1466
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESIsIck_DIS32      PRCM_BASE_EASIL1 + 1467
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESIsIck_EN32       PRCM_BASE_EASIL1 + 1468
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESWrite32          PRCM_BASE_EASIL1 + 1469
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESWriteIck_DIS32   PRCM_BASE_EASIL1 + 1470
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESWriteIck_EN32    PRCM_BASE_EASIL1 + 1471
#define EASIL1_PRCMCM_ICLKEN4_COREEN_DESSet32            PRCM_BASE_EASIL1 + 1472
#define EASIL1_PRCMCM_IDLEST1_COREReadRegister32         PRCM_BASE_EASIL1 + 1473
#define EASIL1_PRCMCM_IDLEST1_COREST_MAILBOXESRead32     PRCM_BASE_EASIL1 + 1474
#define EASIL1_PRCMCM_IDLEST1_COREST_MAILBOXESReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1475
#define EASIL1_PRCMCM_IDLEST1_COREST_MAILBOXESReadIsIs_act32	\
						PRCM_BASE_EASIL1 + 1476
#define EASIL1_PRCMCM_IDLEST1_COREST_MAILBOXESGet32      PRCM_BASE_EASIL1 + 1477
#define EASIL1_PRCMCM_IDLEST1_COREST_MAILBOXESIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1478
#define EASIL1_PRCMCM_IDLEST1_COREST_MAILBOXESIsIs_act32 PRCM_BASE_EASIL1 + 1479
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT4Read32          PRCM_BASE_EASIL1 + 1480
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT4ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1481
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT4ReadIsIs_act32  PRCM_BASE_EASIL1 + 1482
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT4Get32           PRCM_BASE_EASIL1 + 1483
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT4IsIs_idle32     PRCM_BASE_EASIL1 + 1484
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT4IsIs_act32      PRCM_BASE_EASIL1 + 1485
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT3Read32          PRCM_BASE_EASIL1 + 1486
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT3ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1487
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT3ReadIsIs_act32  PRCM_BASE_EASIL1 + 1488
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT3Get32           PRCM_BASE_EASIL1 + 1489
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT3IsIs_idle32     PRCM_BASE_EASIL1 + 1490
#define EASIL1_PRCMCM_IDLEST1_COREST_WDT3IsIs_act32      PRCM_BASE_EASIL1 + 1491
#define EASIL1_PRCMCM_IDLEST1_COREST_MSPRORead32         PRCM_BASE_EASIL1 + 1492
#define EASIL1_PRCMCM_IDLEST1_COREST_MSPROReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1493
#define EASIL1_PRCMCM_IDLEST1_COREST_MSPROReadIsIs_act32 PRCM_BASE_EASIL1 + 1494
#define EASIL1_PRCMCM_IDLEST1_COREST_MSPROGet32          PRCM_BASE_EASIL1 + 1495
#define EASIL1_PRCMCM_IDLEST1_COREST_MSPROIsIs_idle32    PRCM_BASE_EASIL1 + 1496
#define EASIL1_PRCMCM_IDLEST1_COREST_MSPROIsIs_act32     PRCM_BASE_EASIL1 + 1497
#define EASIL1_PRCMCM_IDLEST1_COREST_MMCRead32           PRCM_BASE_EASIL1 + 1498
#define EASIL1_PRCMCM_IDLEST1_COREST_MMCReadIsIs_idle32  PRCM_BASE_EASIL1 + 1499
#define EASIL1_PRCMCM_IDLEST1_COREST_MMCReadIsIs_act32   PRCM_BASE_EASIL1 + 1500
#define EASIL1_PRCMCM_IDLEST1_COREST_MMCGet32            PRCM_BASE_EASIL1 + 1501
#define EASIL1_PRCMCM_IDLEST1_COREST_MMCIsIs_idle32      PRCM_BASE_EASIL1 + 1502
#define EASIL1_PRCMCM_IDLEST1_COREST_MMCIsIs_act32       PRCM_BASE_EASIL1 + 1503
#define EASIL1_PRCMCM_IDLEST1_COREST_FACRead32           PRCM_BASE_EASIL1 + 1504
#define EASIL1_PRCMCM_IDLEST1_COREST_FACReadIsIs_idle32  PRCM_BASE_EASIL1 + 1505
#define EASIL1_PRCMCM_IDLEST1_COREST_FACReadIsIs_act32   PRCM_BASE_EASIL1 + 1506
#define EASIL1_PRCMCM_IDLEST1_COREST_FACGet32            PRCM_BASE_EASIL1 + 1507
#define EASIL1_PRCMCM_IDLEST1_COREST_FACIsIs_idle32      PRCM_BASE_EASIL1 + 1508
#define EASIL1_PRCMCM_IDLEST1_COREST_FACIsIs_act32       PRCM_BASE_EASIL1 + 1509
#define EASIL1_PRCMCM_IDLEST1_COREST_EACRead32           PRCM_BASE_EASIL1 + 1510
#define EASIL1_PRCMCM_IDLEST1_COREST_EACReadIsIs_idle32  PRCM_BASE_EASIL1 + 1511
#define EASIL1_PRCMCM_IDLEST1_COREST_EACReadIsIs_act32   PRCM_BASE_EASIL1 + 1512
#define EASIL1_PRCMCM_IDLEST1_COREST_EACGet32            PRCM_BASE_EASIL1 + 1513
#define EASIL1_PRCMCM_IDLEST1_COREST_EACIsIs_idle32      PRCM_BASE_EASIL1 + 1514
#define EASIL1_PRCMCM_IDLEST1_COREST_EACIsIs_act32       PRCM_BASE_EASIL1 + 1515
#define EASIL1_PRCMCM_IDLEST1_COREST_HDQRead32           PRCM_BASE_EASIL1 + 1516
#define EASIL1_PRCMCM_IDLEST1_COREST_HDQReadIsIs_idle32  PRCM_BASE_EASIL1 + 1517
#define EASIL1_PRCMCM_IDLEST1_COREST_HDQReadIsIs_act32   PRCM_BASE_EASIL1 + 1518
#define EASIL1_PRCMCM_IDLEST1_COREST_HDQGet32            PRCM_BASE_EASIL1 + 1519
#define EASIL1_PRCMCM_IDLEST1_COREST_HDQIsIs_idle32      PRCM_BASE_EASIL1 + 1520
#define EASIL1_PRCMCM_IDLEST1_COREST_HDQIsIs_act32       PRCM_BASE_EASIL1 + 1521
#define EASIL1_PRCMCM_IDLEST1_COREST_UART2Read32         PRCM_BASE_EASIL1 + 1522
#define EASIL1_PRCMCM_IDLEST1_COREST_UART2ReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1523
#define EASIL1_PRCMCM_IDLEST1_COREST_UART2ReadIsIs_act32 PRCM_BASE_EASIL1 + 1524
#define EASIL1_PRCMCM_IDLEST1_COREST_UART2Get32          PRCM_BASE_EASIL1 + 1525
#define EASIL1_PRCMCM_IDLEST1_COREST_UART2IsIs_idle32    PRCM_BASE_EASIL1 + 1526
#define EASIL1_PRCMCM_IDLEST1_COREST_UART2IsIs_act32     PRCM_BASE_EASIL1 + 1527
#define EASIL1_PRCMCM_IDLEST1_COREST_UART1Read32         PRCM_BASE_EASIL1 + 1528
#define EASIL1_PRCMCM_IDLEST1_COREST_UART1ReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1529
#define EASIL1_PRCMCM_IDLEST1_COREST_UART1ReadIsIs_act32 PRCM_BASE_EASIL1 + 1530
#define EASIL1_PRCMCM_IDLEST1_COREST_UART1Get32          PRCM_BASE_EASIL1 + 1531
#define EASIL1_PRCMCM_IDLEST1_COREST_UART1IsIs_idle32    PRCM_BASE_EASIL1 + 1532
#define EASIL1_PRCMCM_IDLEST1_COREST_UART1IsIs_act32     PRCM_BASE_EASIL1 + 1533
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C2Read32          PRCM_BASE_EASIL1 + 1534
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C2ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1535
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C2ReadIsIs_act32  PRCM_BASE_EASIL1 + 1536
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C2Get32           PRCM_BASE_EASIL1 + 1537
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C2IsIs_idle32     PRCM_BASE_EASIL1 + 1538
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C2IsIs_act32      PRCM_BASE_EASIL1 + 1539
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C1Read32          PRCM_BASE_EASIL1 + 1540
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C1ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1541
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C1ReadIsIs_act32  PRCM_BASE_EASIL1 + 1542
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C1Get32           PRCM_BASE_EASIL1 + 1543
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C1IsIs_idle32     PRCM_BASE_EASIL1 + 1544
#define EASIL1_PRCMCM_IDLEST1_COREST_I2C1IsIs_act32      PRCM_BASE_EASIL1 + 1545
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI2Read32        PRCM_BASE_EASIL1 + 1546
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI2ReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1547
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI2ReadIsIs_act32 	\
						PRCM_BASE_EASIL1 + 1548
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI2Get32         PRCM_BASE_EASIL1 + 1549
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI2IsIs_idle32   PRCM_BASE_EASIL1 + 1550
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI2IsIs_act32    PRCM_BASE_EASIL1 + 1551
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI1Read32        PRCM_BASE_EASIL1 + 1552
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI1ReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1553
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI1ReadIsIs_act32	\
						PRCM_BASE_EASIL1 + 1554
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI1Get32         PRCM_BASE_EASIL1 + 1555
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI1IsIs_idle32   PRCM_BASE_EASIL1 + 1556
#define EASIL1_PRCMCM_IDLEST1_COREST_McSPI1IsIs_act32    PRCM_BASE_EASIL1 + 1557
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP2Read32        PRCM_BASE_EASIL1 + 1558
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP2ReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1559
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP2ReadIsIs_act32	\
						PRCM_BASE_EASIL1 + 1560
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP2Get32         PRCM_BASE_EASIL1 + 1561
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP2IsIs_idle32   PRCM_BASE_EASIL1 + 1562
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP2IsIs_act32    PRCM_BASE_EASIL1 + 1563
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP1Read32        PRCM_BASE_EASIL1 + 1564
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP1ReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1565
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP1ReadIsIs_act32	\
						PRCM_BASE_EASIL1 + 1566
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP1Get32         PRCM_BASE_EASIL1 + 1567
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP1IsIs_idle32   PRCM_BASE_EASIL1 + 1568
#define EASIL1_PRCMCM_IDLEST1_COREST_McBSP1IsIs_act32    PRCM_BASE_EASIL1 + 1569
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT12Read32         PRCM_BASE_EASIL1 + 1570
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT12ReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1571
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT12ReadIsIs_act32	\
						PRCM_BASE_EASIL1 + 1572
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT12Get32          PRCM_BASE_EASIL1 + 1573
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT12IsIs_idle32    PRCM_BASE_EASIL1 + 1574
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT12IsIs_act32     PRCM_BASE_EASIL1 + 1575
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT11Read32         PRCM_BASE_EASIL1 + 1576
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT11ReadIsIs_idle32 \
						PRCM_BASE_EASIL1 + 1577
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT11ReadIsIs_act32 PRCM_BASE_EASIL1 + 1578
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT11Get32          PRCM_BASE_EASIL1 + 1579
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT11IsIs_idle32    PRCM_BASE_EASIL1 + 1580
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT11IsIs_act32     PRCM_BASE_EASIL1 + 1581
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT10Read32         PRCM_BASE_EASIL1 + 1582
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT10ReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1583
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT10ReadIsIs_act32 PRCM_BASE_EASIL1 + 1584
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT10Get32          PRCM_BASE_EASIL1 + 1585
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT10IsIs_idle32    PRCM_BASE_EASIL1 + 1586
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT10IsIs_act32     PRCM_BASE_EASIL1 + 1587
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT9Read32          PRCM_BASE_EASIL1 + 1588
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT9ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1589
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT9ReadIsIs_act32  PRCM_BASE_EASIL1 + 1590
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT9Get32           PRCM_BASE_EASIL1 + 1591
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT9IsIs_idle32     PRCM_BASE_EASIL1 + 1592
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT9IsIs_act32      PRCM_BASE_EASIL1 + 1593
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT8Read32          PRCM_BASE_EASIL1 + 1594
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT8ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1595
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT8ReadIsIs_act32  PRCM_BASE_EASIL1 + 1596
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT8Get32           PRCM_BASE_EASIL1 + 1597
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT8IsIs_idle32     PRCM_BASE_EASIL1 + 1598
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT8IsIs_act32      PRCM_BASE_EASIL1 + 1599
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT7Read32          PRCM_BASE_EASIL1 + 1600
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT7ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1601
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT7ReadIsIs_act32  PRCM_BASE_EASIL1 + 1602
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT7Get32           PRCM_BASE_EASIL1 + 1603
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT7IsIs_idle32     PRCM_BASE_EASIL1 + 1604
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT7IsIs_act32      PRCM_BASE_EASIL1 + 1605
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT6Read32          PRCM_BASE_EASIL1 + 1606
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT6ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1607
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT6ReadIsIs_act32  PRCM_BASE_EASIL1 + 1608
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT6Get32           PRCM_BASE_EASIL1 + 1609
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT6IsIs_idle32     PRCM_BASE_EASIL1 + 1610
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT6IsIs_act32      PRCM_BASE_EASIL1 + 1611
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT5Read32          PRCM_BASE_EASIL1 + 1612
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT5ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1613
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT5ReadIsIs_act32  PRCM_BASE_EASIL1 + 1614
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT5Get32           PRCM_BASE_EASIL1 + 1615
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT5IsIs_idle32     PRCM_BASE_EASIL1 + 1616
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT5IsIs_act32      PRCM_BASE_EASIL1 + 1617
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT4Read32          PRCM_BASE_EASIL1 + 1618
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT4ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1619
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT4ReadIsIs_act32  PRCM_BASE_EASIL1 + 1620
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT4Get32           PRCM_BASE_EASIL1 + 1621
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT4IsIs_idle32     PRCM_BASE_EASIL1 + 1622
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT4IsIs_act32      PRCM_BASE_EASIL1 + 1623
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT3Read32          PRCM_BASE_EASIL1 + 1624
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT3ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1625
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT3ReadIsIs_act32  PRCM_BASE_EASIL1 + 1626
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT3Get32           PRCM_BASE_EASIL1 + 1627
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT3IsIs_idle32     PRCM_BASE_EASIL1 + 1628
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT3IsIs_act32      PRCM_BASE_EASIL1 + 1629
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT2Read32          PRCM_BASE_EASIL1 + 1630
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT2ReadIsIs_idle32 PRCM_BASE_EASIL1 + 1631
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT2ReadIsIs_act32  PRCM_BASE_EASIL1 + 1632
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT2Get32           PRCM_BASE_EASIL1 + 1633
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT2IsIs_idle32     PRCM_BASE_EASIL1 + 1634
#define EASIL1_PRCMCM_IDLEST1_COREST_GPT2IsIs_act32      PRCM_BASE_EASIL1 + 1635
#define EASIL1_PRCMCM_IDLEST1_COREST_VLYNQRead32         PRCM_BASE_EASIL1 + 1636
#define EASIL1_PRCMCM_IDLEST1_COREST_VLYNQReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1637
#define EASIL1_PRCMCM_IDLEST1_COREST_VLYNQReadIsIs_act32 PRCM_BASE_EASIL1 + 1638
#define EASIL1_PRCMCM_IDLEST1_COREST_VLYNQGet32          PRCM_BASE_EASIL1 + 1639
#define EASIL1_PRCMCM_IDLEST1_COREST_VLYNQIsIs_idle32    PRCM_BASE_EASIL1 + 1640
#define EASIL1_PRCMCM_IDLEST1_COREST_VLYNQIsIs_act32     PRCM_BASE_EASIL1 + 1641
#define EASIL1_PRCMCM_IDLEST1_COREST_DSSRead32           PRCM_BASE_EASIL1 + 1642
#define EASIL1_PRCMCM_IDLEST1_COREST_DSSReadIsIs_Standby32	\
						PRCM_BASE_EASIL1 + 1643
#define EASIL1_PRCMCM_IDLEST1_COREST_DSSReadIsIs_norm32  PRCM_BASE_EASIL1 + 1644
#define EASIL1_PRCMCM_IDLEST1_COREST_DSSGet32            PRCM_BASE_EASIL1 + 1645
#define EASIL1_PRCMCM_IDLEST1_COREST_DSSIsIs_Standby32   PRCM_BASE_EASIL1 + 1646
#define EASIL1_PRCMCM_IDLEST1_COREST_DSSIsIs_norm32      PRCM_BASE_EASIL1 + 1647
#define EASIL1_PRCMCM_IDLEST2_COREReadRegister32         PRCM_BASE_EASIL1 + 1648
#define EASIL1_PRCMCM_IDLEST2_COREST_UART3Read32         PRCM_BASE_EASIL1 + 1649
#define EASIL1_PRCMCM_IDLEST2_COREST_UART3ReadIsIs_idle32	\
						PRCM_BASE_EASIL1 + 1650
#define EASIL1_PRCMCM_IDLEST2_COREST_UART3ReadIsIs_act32 PRCM_BASE_EASIL1 + 1651
#define EASIL1_PRCMCM_IDLEST2_COREST_UART3Get32          PRCM_BASE_EASIL1 + 1652
#define EASIL1_PRCMCM_IDLEST2_COREST_UART3IsIs_idle32    PRCM_BASE_EASIL1 + 1653
#define EASIL1_PRCMCM_IDLEST2_COREST_UART3IsIs_act32     PRCM_BASE_EASIL1 + 1654
#define EASIL1_PRCMCM_IDLEST2_COREST_SSIRead32           PRCM_BASE_EASIL1 + 1655
#define EASIL1_PRCMCM_IDLEST2_COREST_SSIReadIsIs_idle32  PRCM_BASE_EASIL1 + 1656
#define EASIL1_PRCMCM_IDLEST2_COREST_SSIReadIsIs_act32   PRCM_BASE_EASIL1 + 1657
#define EASIL1_PRCMCM_IDLEST2_COREST_SSIGet32            PRCM_BASE_EASIL1 + 1658
#define EASIL1_PRCMCM_IDLEST2_COREST_SSIIsIs_idle32      PRCM_BASE_EASIL1 + 1659
#define EASIL1_PRCMCM_IDLEST2_COREST_SSIIsIs_act32       PRCM_BASE_EASIL1 + 1660
#define EASIL1_PRCMCM_IDLEST2_COREST_USBRead32           PRCM_BASE_EASIL1 + 1661
#define EASIL1_PRCMCM_IDLEST2_COREST_USBReadIsIs_idle32  PRCM_BASE_EASIL1 + 1662
#define EASIL1_PRCMCM_IDLEST2_COREST_USBReadIsIs_act32   PRCM_BASE_EASIL1 + 1663
#define EASIL1_PRCMCM_IDLEST2_COREST_USBGet32            PRCM_BASE_EASIL1 + 1664
#define EASIL1_PRCMCM_IDLEST2_COREST_USBIsIs_idle32      PRCM_BASE_EASIL1 + 1665
#define EASIL1_PRCMCM_IDLEST2_COREST_USBIsIs_act32       PRCM_BASE_EASIL1 + 1666
#define EASIL1_PRCMCM_IDLEST4_COREReadRegister32         PRCM_BASE_EASIL1 + 1667
#define EASIL1_PRCMCM_IDLEST4_COREST_PKARead32           PRCM_BASE_EASIL1 + 1668
#define EASIL1_PRCMCM_IDLEST4_COREST_PKAReadIsIs_idle32  PRCM_BASE_EASIL1 + 1669
#define EASIL1_PRCMCM_IDLEST4_COREST_PKAReadIsIs_act32   PRCM_BASE_EASIL1 + 1670
#define EASIL1_PRCMCM_IDLEST4_COREST_PKAGet32            PRCM_BASE_EASIL1 + 1671
#define EASIL1_PRCMCM_IDLEST4_COREST_PKAIsIs_idle32      PRCM_BASE_EASIL1 + 1672
#define EASIL1_PRCMCM_IDLEST4_COREST_PKAIsIs_act32       PRCM_BASE_EASIL1 + 1673
#define EASIL1_PRCMCM_IDLEST4_COREST_AESRead32           PRCM_BASE_EASIL1 + 1674
#define EASIL1_PRCMCM_IDLEST4_COREST_AESReadIsIs_idle32  PRCM_BASE_EASIL1 + 1675
#define EASIL1_PRCMCM_IDLEST4_COREST_AESReadIsIs_act32   PRCM_BASE_EASIL1 + 1676
#define EASIL1_PRCMCM_IDLEST4_COREST_AESGet32            PRCM_BASE_EASIL1 + 1677
#define EASIL1_PRCMCM_IDLEST4_COREST_AESIsIs_idle32      PRCM_BASE_EASIL1 + 1678
#define EASIL1_PRCMCM_IDLEST4_COREST_AESIsIs_act32       PRCM_BASE_EASIL1 + 1679
#define EASIL1_PRCMCM_IDLEST4_COREST_RNGRead32           PRCM_BASE_EASIL1 + 1680
#define EASIL1_PRCMCM_IDLEST4_COREST_RNGReadIsIs_idle32  PRCM_BASE_EASIL1 + 1681
#define EASIL1_PRCMCM_IDLEST4_COREST_RNGReadIsIs_act32   PRCM_BASE_EASIL1 + 1682
#define EASIL1_PRCMCM_IDLEST4_COREST_RNGGet32            PRCM_BASE_EASIL1 + 1683
#define EASIL1_PRCMCM_IDLEST4_COREST_RNGIsIs_idle32      PRCM_BASE_EASIL1 + 1684
#define EASIL1_PRCMCM_IDLEST4_COREST_RNGIsIs_act32       PRCM_BASE_EASIL1 + 1685
#define EASIL1_PRCMCM_IDLEST4_COREST_SHARead32           PRCM_BASE_EASIL1 + 1686
#define EASIL1_PRCMCM_IDLEST4_COREST_SHAReadIsIs_idle32  PRCM_BASE_EASIL1 + 1687
#define EASIL1_PRCMCM_IDLEST4_COREST_SHAReadIsIs_act32   PRCM_BASE_EASIL1 + 1688
#define EASIL1_PRCMCM_IDLEST4_COREST_SHAGet32            PRCM_BASE_EASIL1 + 1689
#define EASIL1_PRCMCM_IDLEST4_COREST_SHAIsIs_idle32      PRCM_BASE_EASIL1 + 1690
#define EASIL1_PRCMCM_IDLEST4_COREST_SHAIsIs_act32       PRCM_BASE_EASIL1 + 1691
#define EASIL1_PRCMCM_IDLEST4_COREST_DESRead32           PRCM_BASE_EASIL1 + 1692
#define EASIL1_PRCMCM_IDLEST4_COREST_DESReadIsIs_idle32  PRCM_BASE_EASIL1 + 1693
#define EASIL1_PRCMCM_IDLEST4_COREST_DESReadIsIs_act32   PRCM_BASE_EASIL1 + 1694
#define EASIL1_PRCMCM_IDLEST4_COREST_DESGet32            PRCM_BASE_EASIL1 + 1695
#define EASIL1_PRCMCM_IDLEST4_COREST_DESIsIs_idle32      PRCM_BASE_EASIL1 + 1696
#define EASIL1_PRCMCM_IDLEST4_COREST_DESIsIs_act32       PRCM_BASE_EASIL1 + 1697
#define EASIL1_PRCMCM_AUTOIDLE1_COREReadRegister32       PRCM_BASE_EASIL1 + 1698
#define EASIL1_PRCMCM_AUTOIDLE1_COREWriteRegister32      PRCM_BASE_EASIL1 + 1699
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMRead32       PRCM_BASE_EASIL1 + 1700
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1701
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1702
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMGet32        PRCM_BASE_EASIL1 + 1703
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMIsAUTODIS32  PRCM_BASE_EASIL1 + 1704
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMIsAUTOEN32   PRCM_BASE_EASIL1 + 1705
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMWrite32      PRCM_BASE_EASIL1 + 1706
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1707
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1708
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_CAMSet32        PRCM_BASE_EASIL1 + 1709
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesRead32 PRCM_BASE_EASIL1 + 1710
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1711
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1712
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesGet32  PRCM_BASE_EASIL1 + 1713
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1714
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1715
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesWrite32	\
						PRCM_BASE_EASIL1 + 1716
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1717
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1718
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MailboxesSet32  PRCM_BASE_EASIL1 + 1719
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4Read32      PRCM_BASE_EASIL1 + 1720
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1721
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1722
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4Get32       PRCM_BASE_EASIL1 + 1723
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4IsAUTODIS32 PRCM_BASE_EASIL1 + 1724
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4IsAUTOEN32  PRCM_BASE_EASIL1 + 1725
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4Write32     PRCM_BASE_EASIL1 + 1726
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1727
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1728
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT4Set32       PRCM_BASE_EASIL1 + 1729
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3Read32      PRCM_BASE_EASIL1 + 1730
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1731
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1732
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3Get32       PRCM_BASE_EASIL1 + 1733
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3IsAUTODIS32 PRCM_BASE_EASIL1 + 1734
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3IsAUTOEN32  PRCM_BASE_EASIL1 + 1735
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3Write32     PRCM_BASE_EASIL1 + 1736
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1737
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1738
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_WDT3Set32       PRCM_BASE_EASIL1 + 1739
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPRORead32     PRCM_BASE_EASIL1 + 1740
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPROReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1741
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPROReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1742
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPROGet32      PRCM_BASE_EASIL1 + 1743
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPROIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1744
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPROIsAUTOEN32 PRCM_BASE_EASIL1 + 1745
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPROWrite32    PRCM_BASE_EASIL1 + 1746
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPROWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1747
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPROWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1748
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MSPROSet32      PRCM_BASE_EASIL1 + 1749
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCRead32       PRCM_BASE_EASIL1 + 1750
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1751
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1752
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCGet32        PRCM_BASE_EASIL1 + 1753
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCIsAUTODIS32  PRCM_BASE_EASIL1 + 1754
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCIsAUTOEN32   PRCM_BASE_EASIL1 + 1755
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCWrite32      PRCM_BASE_EASIL1 + 1756
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1757
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1758
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_MMCSet32        PRCM_BASE_EASIL1 + 1759
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACRead32       PRCM_BASE_EASIL1 + 1760
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1761
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1762
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACGet32        PRCM_BASE_EASIL1 + 1763
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACIsAUTODIS32  PRCM_BASE_EASIL1 + 1764
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACIsAUTOEN32   PRCM_BASE_EASIL1 + 1765
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACWrite32      PRCM_BASE_EASIL1 + 1766
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1767
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1768
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_FACSet32        PRCM_BASE_EASIL1 + 1769
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACRead32       PRCM_BASE_EASIL1 + 1770
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1771
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1772
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACGet32        PRCM_BASE_EASIL1 + 1773
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACIsAUTODIS32  PRCM_BASE_EASIL1 + 1774
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACIsAUTOEN32   PRCM_BASE_EASIL1 + 1775
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACWrite32      PRCM_BASE_EASIL1 + 1776
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1777
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1778
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_EACSet32        PRCM_BASE_EASIL1 + 1779
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQRead32       PRCM_BASE_EASIL1 + 1780
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1781
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1782
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQGet32        PRCM_BASE_EASIL1 + 1783
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQIsAUTODIS32  PRCM_BASE_EASIL1 + 1784
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQIsAUTOEN32   PRCM_BASE_EASIL1 + 1785
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQWrite32      PRCM_BASE_EASIL1 + 1786
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1787
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1788
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_HDQSet32        PRCM_BASE_EASIL1 + 1789
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2Read32     PRCM_BASE_EASIL1 + 1790
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1791
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1792
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2Get32      PRCM_BASE_EASIL1 + 1793
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1794
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2IsAUTOEN32 PRCM_BASE_EASIL1 + 1795
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2Write32    PRCM_BASE_EASIL1 + 1796
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1797
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1798
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART2Set32      PRCM_BASE_EASIL1 + 1799
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1Read32     PRCM_BASE_EASIL1 + 1800
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1801
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1802
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1Get32      PRCM_BASE_EASIL1 + 1803
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1804
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1IsAUTOEN32 PRCM_BASE_EASIL1 + 1805
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1Write32    PRCM_BASE_EASIL1 + 1806
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1807
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1808
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_UART1Set32      PRCM_BASE_EASIL1 + 1809
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2Read32      PRCM_BASE_EASIL1 + 1810
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1811
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1812
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2Get32       PRCM_BASE_EASIL1 + 1813
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2IsAUTODIS32 PRCM_BASE_EASIL1 + 1814
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2IsAUTOEN32  PRCM_BASE_EASIL1 + 1815
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2Write32     PRCM_BASE_EASIL1 + 1816
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1817
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1818
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C2Set32       PRCM_BASE_EASIL1 + 1819
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1Read32      PRCM_BASE_EASIL1 + 1820
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1821
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1822
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1Get32       PRCM_BASE_EASIL1 + 1823
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1IsAUTODIS32 PRCM_BASE_EASIL1 + 1824
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1IsAUTOEN32  PRCM_BASE_EASIL1 + 1825
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1Write32     PRCM_BASE_EASIL1 + 1826
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1827
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1828
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_I2C1Set32       PRCM_BASE_EASIL1 + 1829
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2Read32    PRCM_BASE_EASIL1 + 1830
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1831
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1832
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2Get32     PRCM_BASE_EASIL1 + 1833
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1834
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2IsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1835
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2Write32   PRCM_BASE_EASIL1 + 1836
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1837
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1838
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI2Set32     PRCM_BASE_EASIL1 + 1839
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1Read32    PRCM_BASE_EASIL1 + 1840
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1841
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1842
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1Get32    PRCM_BASE_EASIL1 + 1843
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1844
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1IsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1845
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1Write32   PRCM_BASE_EASIL1 + 1846
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1847
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1848
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McSPI1Set32     PRCM_BASE_EASIL1 + 1849
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2Read32    PRCM_BASE_EASIL1 + 1850
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1851
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1852
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2Get32     PRCM_BASE_EASIL1 + 1853
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1854
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2IsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1855
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2Write32   PRCM_BASE_EASIL1 + 1856
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1857
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1858
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP2Set32     PRCM_BASE_EASIL1 + 1859
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1Read32    PRCM_BASE_EASIL1 + 1860
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1ReadIsAUTODIS32  	\
						PRCM_BASE_EASIL1 + 1861
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1ReadIsAUTOEN32 	\
						PRCM_BASE_EASIL1 + 1862
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1Get32     PRCM_BASE_EASIL1 + 1863
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1864
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1IsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1865
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1Write32   PRCM_BASE_EASIL1 + 1866
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1867
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1868
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_McBSP1Set32     PRCM_BASE_EASIL1 + 1869
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12Read32     PRCM_BASE_EASIL1 + 1870
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1871
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12ReadIsAUTOEN32 	\
						PRCM_BASE_EASIL1 + 1872
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12Get32      PRCM_BASE_EASIL1 + 1873
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1874
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12IsAUTOEN32 PRCM_BASE_EASIL1 + 1875
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12Write32    PRCM_BASE_EASIL1 + 1876
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12WriteAUTODIS32 	\
						PRCM_BASE_EASIL1 + 1877
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12WriteAUTOEN32 	\
						PRCM_BASE_EASIL1 + 1878
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT12Set32     PRCM_BASE_EASIL1 + 1879
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11Read32    PRCM_BASE_EASIL1 + 1880
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11ReadIsAUTODIS32 	\
						PRCM_BASE_EASIL1 + 1881
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1882
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11Get32      PRCM_BASE_EASIL1 + 1883
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1884
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11IsAUTOEN32 PRCM_BASE_EASIL1 + 1885
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11Write32    PRCM_BASE_EASIL1 + 1886
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1887
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1888
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT11Set32      PRCM_BASE_EASIL1 + 1889
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10Read32     PRCM_BASE_EASIL1 + 1890
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1891
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1892
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10Get32      PRCM_BASE_EASIL1 + 1893
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1894
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10IsAUTOEN32 PRCM_BASE_EASIL1 + 1895
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10Write32    PRCM_BASE_EASIL1 + 1896
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1897
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1898
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT10Set32     PRCM_BASE_EASIL1 + 1899
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9Read32     PRCM_BASE_EASIL1 + 1900
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1901
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1902
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9Get32      PRCM_BASE_EASIL1 + 1903
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1904
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9IsAUTOEN32 PRCM_BASE_EASIL1 + 1905
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9Write32    PRCM_BASE_EASIL1 + 1906
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1907
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9WriteAUTOEN32 	\
						PRCM_BASE_EASIL1 + 1908
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT9Set32     PRCM_BASE_EASIL1 + 1909
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8Read32    PRCM_BASE_EASIL1 + 1910
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1911
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1912
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8Get32      PRCM_BASE_EASIL1 + 1913
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1914
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8IsAUTOEN32 PRCM_BASE_EASIL1 + 1915
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8Write32    PRCM_BASE_EASIL1 + 1916
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1917
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1918
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT8Set32     PRCM_BASE_EASIL1 + 1919
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7Read32    PRCM_BASE_EASIL1 + 1920
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1921
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1922
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7Get32      PRCM_BASE_EASIL1 + 1923
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1924
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7IsAUTOEN32 PRCM_BASE_EASIL1 + 1925
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7Write32    PRCM_BASE_EASIL1 + 1926
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1927
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1928
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT7Set32      PRCM_BASE_EASIL1 + 1929
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6Read32     PRCM_BASE_EASIL1 + 1930
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1931
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1932
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6Get32      PRCM_BASE_EASIL1 + 1933
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1934
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6IsAUTOEN32 PRCM_BASE_EASIL1 + 1935
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6Write32    PRCM_BASE_EASIL1 + 1936
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1937
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1938
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT6Set32      PRCM_BASE_EASIL1 + 1939
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5Read32     PRCM_BASE_EASIL1 + 1940
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1941
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1942
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5Get32      PRCM_BASE_EASIL1 + 1943
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1944
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5IsAUTOEN32 PRCM_BASE_EASIL1 + 1945
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5Write32    PRCM_BASE_EASIL1 + 1946
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1947
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1948
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT5Set32      PRCM_BASE_EASIL1 + 1949
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4Read32     PRCM_BASE_EASIL1 + 1950
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1951
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1952
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4Get32      PRCM_BASE_EASIL1 + 1953
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1954
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4IsAUTOEN32 PRCM_BASE_EASIL1 + 1955
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4Write32    PRCM_BASE_EASIL1 + 1956
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1957
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1958
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT4Set32      PRCM_BASE_EASIL1 + 1959
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3Read32     PRCM_BASE_EASIL1 + 1960
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1961
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1962
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3Get32      PRCM_BASE_EASIL1 + 1963
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1964
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3IsAUTOEN32 PRCM_BASE_EASIL1 + 1965
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3Write32    PRCM_BASE_EASIL1 + 1966
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1967
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1968
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT3Set32      PRCM_BASE_EASIL1 + 1969
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2Read32     PRCM_BASE_EASIL1 + 1970
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1971
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1972
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2Get32      PRCM_BASE_EASIL1 + 1973
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1974
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2IsAUTOEN32 PRCM_BASE_EASIL1 + 1975
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2Write32    PRCM_BASE_EASIL1 + 1976
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1977
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1978
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_GPT2Set32      PRCM_BASE_EASIL1 + 1979
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQRead32    PRCM_BASE_EASIL1 + 1980
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1981
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1982
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQGet32      PRCM_BASE_EASIL1 + 1983
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1984
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQIsAUTOEN32 PRCM_BASE_EASIL1 + 1985
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQWrite32    PRCM_BASE_EASIL1 + 1986
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1987
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1988
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_VLYNQSet32      PRCM_BASE_EASIL1 + 1989
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSRead32       PRCM_BASE_EASIL1 + 1990
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 1991
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 1992
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSGet32        PRCM_BASE_EASIL1 + 1993
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSIsAUTODIS32  PRCM_BASE_EASIL1 + 1994
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSIsAUTOEN32   PRCM_BASE_EASIL1 + 1995
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSWrite32      PRCM_BASE_EASIL1 + 1996
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 1997
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 1998
#define EASIL1_PRCMCM_AUTOIDLE1_COREAUTO_DSSSet32        PRCM_BASE_EASIL1 + 1999
#define EASIL1_PRCMCM_AUTOIDLE2_COREReadRegister32       PRCM_BASE_EASIL1 + 2000
#define EASIL1_PRCMCM_AUTOIDLE2_COREWriteRegister32      PRCM_BASE_EASIL1 + 2001
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3Read32     PRCM_BASE_EASIL1 + 2002
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3ReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2003
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3ReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2004
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3Get32      PRCM_BASE_EASIL1 + 2005
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3IsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2006
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3IsAUTOEN32 PRCM_BASE_EASIL1 + 2007
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3Write32    PRCM_BASE_EASIL1 + 2008
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3WriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2009
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2010
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_UART3Set32      PRCM_BASE_EASIL1 + 2011
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSIRead32       PRCM_BASE_EASIL1 + 2012
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSIReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2013
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSIReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2014
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSIGet32        PRCM_BASE_EASIL1 + 2015
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSIIsAUTODIS32  PRCM_BASE_EASIL1 + 2016
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSIIsAUTOEN32   PRCM_BASE_EASIL1 + 2017
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSIWrite32      PRCM_BASE_EASIL1 + 2018
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSIWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2019
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSIWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2020
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_SSISet32        PRCM_BASE_EASIL1 + 2021
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBRead32       PRCM_BASE_EASIL1 + 2022
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2023
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2024
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBGet32        PRCM_BASE_EASIL1 + 2025
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBIsAUTODIS32  PRCM_BASE_EASIL1 + 2026
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBIsAUTOEN32   PRCM_BASE_EASIL1 + 2027
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBWrite32      PRCM_BASE_EASIL1 + 2028
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2029
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2030
#define EASIL1_PRCMCM_AUTOIDLE2_COREAUTO_USBSet32        PRCM_BASE_EASIL1 + 2031
#define EASIL1_PRCMCM_AUTOIDLE3_COREReadRegister32       PRCM_BASE_EASIL1 + 2032
#define EASIL1_PRCMCM_AUTOIDLE3_COREWriteRegister32      PRCM_BASE_EASIL1 + 2033
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCRead32      PRCM_BASE_EASIL1 + 2034
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2035
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2036
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCGet32       PRCM_BASE_EASIL1 + 2037
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCIsAUTODIS32 PRCM_BASE_EASIL1 + 2038
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCIsAUTOEN32  PRCM_BASE_EASIL1 + 2039
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCWrite32     PRCM_BASE_EASIL1 + 2040
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2041
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2042
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDRCSet32       PRCM_BASE_EASIL1 + 2043
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCRead32      PRCM_BASE_EASIL1 + 2044
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2045
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2046
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCGet32       PRCM_BASE_EASIL1 + 2047
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCIsAUTODIS32 PRCM_BASE_EASIL1 + 2048
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCIsAUTOEN32  PRCM_BASE_EASIL1 + 2049
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCWrite32     PRCM_BASE_EASIL1 + 2050
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2051
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2052
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_GPMCSet32       PRCM_BASE_EASIL1 + 2053
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMARead32      PRCM_BASE_EASIL1 + 2054
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMAReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2055
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMAReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2056
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMAGet32       PRCM_BASE_EASIL1 + 2057
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMAIsAUTODIS32 PRCM_BASE_EASIL1 + 2058
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMAIsAUTOEN32  PRCM_BASE_EASIL1 + 2059
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMAWrite32     PRCM_BASE_EASIL1 + 2060
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMAWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2061
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMAWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2062
#define EASIL1_PRCMCM_AUTOIDLE3_COREAUTO_SDMASet32       PRCM_BASE_EASIL1 + 2063
#define EASIL1_PRCMCM_AUTOIDLE4_COREReadRegister32       PRCM_BASE_EASIL1 + 2064
#define EASIL1_PRCMCM_AUTOIDLE4_COREWriteRegister32      PRCM_BASE_EASIL1 + 2065
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKARead32       PRCM_BASE_EASIL1 + 2066
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKAReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2067
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKAReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2068
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKAGet32        PRCM_BASE_EASIL1 + 2069
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKAIsAUTODIS32  PRCM_BASE_EASIL1 + 2070
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKAIsAUTOEN32   PRCM_BASE_EASIL1 + 2071
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKAWrite32      PRCM_BASE_EASIL1 + 2072
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKAWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2073
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKAWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2074
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_PKASet32        PRCM_BASE_EASIL1 + 2075
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESRead32       PRCM_BASE_EASIL1 + 2076
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2077
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2078
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESGet32        PRCM_BASE_EASIL1 + 2079
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESIsAUTODIS32  PRCM_BASE_EASIL1 + 2080
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESIsAUTOEN32   PRCM_BASE_EASIL1 + 2081
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESWrite32      PRCM_BASE_EASIL1 + 2082
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2083
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2084
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_AESSet32        PRCM_BASE_EASIL1 + 2085
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGRead32       PRCM_BASE_EASIL1 + 2086
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2087
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2088
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGGet32        PRCM_BASE_EASIL1 + 2089
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGIsAUTODIS32  PRCM_BASE_EASIL1 + 2090
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGIsAUTOEN32   PRCM_BASE_EASIL1 + 2091
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGWrite32      PRCM_BASE_EASIL1 + 2092
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGWriteAUTODIS32 	\
						PRCM_BASE_EASIL1 + 2093
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2094
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_RNGSet32        PRCM_BASE_EASIL1 + 2095
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHARead32       PRCM_BASE_EASIL1 + 2096
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHAReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2097
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHAReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2098
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHAGet32        PRCM_BASE_EASIL1 + 2099
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHAIsAUTODIS32  PRCM_BASE_EASIL1 + 2100
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHAIsAUTOEN32   PRCM_BASE_EASIL1 + 2101
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHAWrite32      PRCM_BASE_EASIL1 + 2102
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHAWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2103
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHAWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2104
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_SHASet32        PRCM_BASE_EASIL1 + 2105
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESRead32       PRCM_BASE_EASIL1 + 2106
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESReadIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2107
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESReadIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2108
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESGet32        PRCM_BASE_EASIL1 + 2109
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESIsAUTODIS32  PRCM_BASE_EASIL1 + 2110
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESIsAUTOEN32   PRCM_BASE_EASIL1 + 2111
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESWrite32      PRCM_BASE_EASIL1 + 2112
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2113
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESWriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 2114
#define EASIL1_PRCMCM_AUTOIDLE4_COREAUTO_DESSet32        PRCM_BASE_EASIL1 + 2115
#define EASIL1_PRCMCM_CLKSEL1_COREReadRegister32         PRCM_BASE_EASIL1 + 2116
#define EASIL1_PRCMCM_CLKSEL1_COREWriteRegister32        PRCM_BASE_EASIL1 + 2117
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBRead32       PRCM_BASE_EASIL1 + 2118
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBReadIssel032 PRCM_BASE_EASIL1 + 2119
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBReadIssel132 PRCM_BASE_EASIL1 + 2120
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBReadIssel232 PRCM_BASE_EASIL1 + 2121
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBReadIssel432 PRCM_BASE_EASIL1 + 2122
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBGet32        PRCM_BASE_EASIL1 + 2123
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBIssel032     PRCM_BASE_EASIL1 + 2124
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBIssel132     PRCM_BASE_EASIL1 + 2125
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBIssel232     PRCM_BASE_EASIL1 + 2126
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBIssel432     PRCM_BASE_EASIL1 + 2127
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBWrite32      PRCM_BASE_EASIL1 + 2128
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBWritesel032  PRCM_BASE_EASIL1 + 2129
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBWritesel132  PRCM_BASE_EASIL1 + 2130
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBWritesel232  PRCM_BASE_EASIL1 + 2131
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBWritesel432  PRCM_BASE_EASIL1 + 2132
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_USBSet32        PRCM_BASE_EASIL1 + 2133
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIRead32       PRCM_BASE_EASIL1 + 2134
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIReadIssel032 PRCM_BASE_EASIL1 + 2135
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIReadIssel132 PRCM_BASE_EASIL1 + 2136
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIReadIssel232 PRCM_BASE_EASIL1 + 2137
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIReadIssel332 PRCM_BASE_EASIL1 + 2138
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIReadIssel432 PRCM_BASE_EASIL1 + 2139
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIReadIssel632 PRCM_BASE_EASIL1 + 2140
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIReadIssel832 PRCM_BASE_EASIL1 + 2141
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIGet32        PRCM_BASE_EASIL1 + 2142
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIIssel032     PRCM_BASE_EASIL1 + 2143
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIIssel132     PRCM_BASE_EASIL1 + 2144
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIIssel232     PRCM_BASE_EASIL1 + 2145
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIIssel332     PRCM_BASE_EASIL1 + 2146
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIIssel432     PRCM_BASE_EASIL1 + 2147
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIIssel632     PRCM_BASE_EASIL1 + 2148
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIIssel832     PRCM_BASE_EASIL1 + 2149
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIWrite32      PRCM_BASE_EASIL1 + 2150
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIWritesel032  PRCM_BASE_EASIL1 + 2151
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIWritesel132  PRCM_BASE_EASIL1 + 2152
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIWritesel232  PRCM_BASE_EASIL1 + 2153
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIWritesel332  PRCM_BASE_EASIL1 + 2154
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIWritesel432  PRCM_BASE_EASIL1 + 2155
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIWritesel632  PRCM_BASE_EASIL1 + 2156
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSIWritesel832  PRCM_BASE_EASIL1 + 2157
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_SSISet32        PRCM_BASE_EASIL1 + 2158
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQRead32     PRCM_BASE_EASIL1 + 2159
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel032 	\
						PRCM_BASE_EASIL1 + 2160
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel132  \
						PRCM_BASE_EASIL1 + 2161
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel232  \
						PRCM_BASE_EASIL1 + 2162
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel332  \
						PRCM_BASE_EASIL1 + 2163
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel432  \
						PRCM_BASE_EASIL1 + 2164
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel632  \
						PRCM_BASE_EASIL1 + 2165
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel832  \
						PRCM_BASE_EASIL1 + 2166
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel932  \
						PRCM_BASE_EASIL1 + 2167
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel1232 \
						PRCM_BASE_EASIL1 + 2168
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel1632 \
						PRCM_BASE_EASIL1 + 2169
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQReadIssel1832 \
						PRCM_BASE_EASIL1 + 2170
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQGet32      PRCM_BASE_EASIL1 + 2171
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel032   PRCM_BASE_EASIL1 + 2172
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel132   PRCM_BASE_EASIL1 + 2173
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel232   PRCM_BASE_EASIL1 + 2174
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel332   PRCM_BASE_EASIL1 + 2175
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel432   PRCM_BASE_EASIL1 + 2176
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel632   PRCM_BASE_EASIL1 + 2177
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel832   PRCM_BASE_EASIL1 + 2178
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel932   PRCM_BASE_EASIL1 + 2179
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel1232  PRCM_BASE_EASIL1 + 2180
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel1632  PRCM_BASE_EASIL1 + 2181
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQIssel1832  PRCM_BASE_EASIL1 + 2182
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWrite32    PRCM_BASE_EASIL1 + 2183
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel032	\
						PRCM_BASE_EASIL1 + 2184
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel132	\
						PRCM_BASE_EASIL1 + 2185
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel232	\
						PRCM_BASE_EASIL1 + 2186
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel332	\
						PRCM_BASE_EASIL1 + 2187
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel432	\
						PRCM_BASE_EASIL1 + 2188
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel632	\
						PRCM_BASE_EASIL1 + 2189
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel832	\
						PRCM_BASE_EASIL1 + 2190
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel932	\
						PRCM_BASE_EASIL1 + 2191
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel1232 \
						PRCM_BASE_EASIL1 + 2192
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel1632 \
						PRCM_BASE_EASIL1 + 2193
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQWritesel1832 \
						PRCM_BASE_EASIL1 + 2194
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_VLYNQSet32      PRCM_BASE_EASIL1 + 2195
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2Read32      PRCM_BASE_EASIL1 + 2196
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2ReadIssel032	\
						PRCM_BASE_EASIL1 + 2197
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2ReadIssel132	\
						PRCM_BASE_EASIL1 + 2198
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2Get32       PRCM_BASE_EASIL1 + 2199
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2Issel032    PRCM_BASE_EASIL1 + 2200
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2Issel132    PRCM_BASE_EASIL1 + 2201
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2Write32     PRCM_BASE_EASIL1 + 2202
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2Writesel032 PRCM_BASE_EASIL1 + 2203
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2Writesel132 PRCM_BASE_EASIL1 + 2204
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS2Set32       PRCM_BASE_EASIL1 + 2205
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Read32      PRCM_BASE_EASIL1 + 2206
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel032	\
						PRCM_BASE_EASIL1 + 2207
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel132	\
						PRCM_BASE_EASIL1 + 2208
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel232	\
						PRCM_BASE_EASIL1 + 2209
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel332	\
						PRCM_BASE_EASIL1 + 2210
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel432	\
						PRCM_BASE_EASIL1 + 2211
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel532	\
						PRCM_BASE_EASIL1 + 2212
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel632	\
						PRCM_BASE_EASIL1 + 2213
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel832	\
						PRCM_BASE_EASIL1 + 2214
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel932	\
						PRCM_BASE_EASIL1 + 2215
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel1232	\
						PRCM_BASE_EASIL1 + 2216
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1ReadIssel1632	\
						PRCM_BASE_EASIL1 + 2217
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Get32       PRCM_BASE_EASIL1 + 2218
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel032    PRCM_BASE_EASIL1 + 2219
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel132    PRCM_BASE_EASIL1 + 2220
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel232    PRCM_BASE_EASIL1 + 2221
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel332    PRCM_BASE_EASIL1 + 2222
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel432    PRCM_BASE_EASIL1 + 2223
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel532    PRCM_BASE_EASIL1 + 2224
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel632    PRCM_BASE_EASIL1 + 2225
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel832    PRCM_BASE_EASIL1 + 2226
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel932    PRCM_BASE_EASIL1 + 2227
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel1232   PRCM_BASE_EASIL1 + 2228
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Issel1632   PRCM_BASE_EASIL1 + 2229
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Write32     PRCM_BASE_EASIL1 + 2230
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel032 PRCM_BASE_EASIL1 + 2231
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel132 PRCM_BASE_EASIL1 + 2232
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel232 PRCM_BASE_EASIL1 + 2233
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel332 PRCM_BASE_EASIL1 + 2234
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel432 PRCM_BASE_EASIL1 + 2235
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel532 PRCM_BASE_EASIL1 + 2236
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel632 PRCM_BASE_EASIL1 + 2237
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel832 PRCM_BASE_EASIL1 + 2238
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel932 PRCM_BASE_EASIL1 + 2239
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel1232	\
						PRCM_BASE_EASIL1 + 2240
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Writesel1632	\
						PRCM_BASE_EASIL1 + 2241
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_DSS1Set32       PRCM_BASE_EASIL1 + 2242
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Read32        PRCM_BASE_EASIL1 + 2243
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4ReadIssel032  PRCM_BASE_EASIL1 + 2244
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4ReadIssel132  PRCM_BASE_EASIL1 + 2245
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4ReadIssel232  PRCM_BASE_EASIL1 + 2246
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4ReadIssel332  PRCM_BASE_EASIL1 + 2247
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Get32         PRCM_BASE_EASIL1 + 2248
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Issel032      PRCM_BASE_EASIL1 + 2249
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Issel132      PRCM_BASE_EASIL1 + 2250
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Issel232      PRCM_BASE_EASIL1 + 2251
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Issel332      PRCM_BASE_EASIL1 + 2252
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Write32       PRCM_BASE_EASIL1 + 2253
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Writesel032   PRCM_BASE_EASIL1 + 2254
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Writesel132   PRCM_BASE_EASIL1 + 2255
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Writesel232   PRCM_BASE_EASIL1 + 2256
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Writesel332   PRCM_BASE_EASIL1 + 2257
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L4Set32         PRCM_BASE_EASIL1 + 2258
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Read32        PRCM_BASE_EASIL1 + 2259
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3ReadIssel032  PRCM_BASE_EASIL1 + 2260
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3ReadIssel132  PRCM_BASE_EASIL1 + 2261
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3ReadIssel232  PRCM_BASE_EASIL1 + 2262
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3ReadIssel432  PRCM_BASE_EASIL1 + 2263
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3ReadIssel632  PRCM_BASE_EASIL1 + 2264
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3ReadIssel832  PRCM_BASE_EASIL1 + 2265
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3ReadIssel1232 PRCM_BASE_EASIL1 + 2266
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3ReadIssel1632 PRCM_BASE_EASIL1 + 2267
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Get32         PRCM_BASE_EASIL1 + 2268
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Issel032      PRCM_BASE_EASIL1 + 2269
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Issel132      PRCM_BASE_EASIL1 + 2270
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Issel232      PRCM_BASE_EASIL1 + 2271
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Issel432      PRCM_BASE_EASIL1 + 2272
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Issel632      PRCM_BASE_EASIL1 + 2273
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Issel832      PRCM_BASE_EASIL1 + 2274
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Issel1232     PRCM_BASE_EASIL1 + 2275
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Issel1632     PRCM_BASE_EASIL1 + 2276
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Write32       PRCM_BASE_EASIL1 + 2277
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Writesel032   PRCM_BASE_EASIL1 + 2278
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Writesel132   PRCM_BASE_EASIL1 + 2279
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Writesel232   PRCM_BASE_EASIL1 + 2280
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Writesel432   PRCM_BASE_EASIL1 + 2281
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Writesel632   PRCM_BASE_EASIL1 + 2282
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Writesel832   PRCM_BASE_EASIL1 + 2283
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Writesel1232  PRCM_BASE_EASIL1 + 2284
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Writesel1632  PRCM_BASE_EASIL1 + 2285
#define EASIL1_PRCMCM_CLKSEL1_CORECLKSEL_L3Set32         PRCM_BASE_EASIL1 + 2286
#define EASIL1_PRCMCM_CLKSEL2_COREReadRegister32         PRCM_BASE_EASIL1 + 2287
#define EASIL1_PRCMCM_CLKSEL2_COREWriteRegister32        PRCM_BASE_EASIL1 + 2288
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12Read32     PRCM_BASE_EASIL1 + 2289
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12ReadIs32k32	\
						PRCM_BASE_EASIL1 + 2290
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12ReadIsSys32	\
						PRCM_BASE_EASIL1 + 2291
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12ReadIsExt32	\
						PRCM_BASE_EASIL1 + 2292
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12ReadIsReserved32 	\
						PRCM_BASE_EASIL1 + 2293
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12Get32      PRCM_BASE_EASIL1 + 2294
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12Is32k32    PRCM_BASE_EASIL1 + 2295
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12IsSys32    PRCM_BASE_EASIL1 + 2296
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12IsExt32    PRCM_BASE_EASIL1 + 2297
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12IsReserved32	\
						PRCM_BASE_EASIL1 + 2298
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12Write32    PRCM_BASE_EASIL1 + 2299
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12Write32k32 PRCM_BASE_EASIL1 + 2300
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12WriteSys32 PRCM_BASE_EASIL1 + 2301
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12WriteExt32 PRCM_BASE_EASIL1 + 2302
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12WriteReserved32 	\
						PRCM_BASE_EASIL1 + 2303
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT12Set32      PRCM_BASE_EASIL1 + 2304
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11Read32     PRCM_BASE_EASIL1 + 2305
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11ReadIs32k32	\
						PRCM_BASE_EASIL1 + 2306
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11ReadIsSys32	\
						PRCM_BASE_EASIL1 + 2307
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11ReadIsExt32	\
						PRCM_BASE_EASIL1 + 2308
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11ReadIsReserved32 	\
						PRCM_BASE_EASIL1 + 2309
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11Get32      PRCM_BASE_EASIL1 + 2310
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11Is32k32    PRCM_BASE_EASIL1 + 2311
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11IsSys32    PRCM_BASE_EASIL1 + 2312
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11IsExt32    PRCM_BASE_EASIL1 + 2313
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11IsReserved32	\
						PRCM_BASE_EASIL1 + 2314
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11Write32    PRCM_BASE_EASIL1 + 2315
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11Write32k32 PRCM_BASE_EASIL1 + 2316
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11WriteSys32 PRCM_BASE_EASIL1 + 2317
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11WriteExt32 PRCM_BASE_EASIL1 + 2318
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11WriteReserved32	\
						PRCM_BASE_EASIL1 + 2319
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT11Set32      PRCM_BASE_EASIL1 + 2320
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10Read32     PRCM_BASE_EASIL1 + 2321
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10ReadIs32k32	\
						PRCM_BASE_EASIL1 + 2322
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10ReadIsSys32	\
						PRCM_BASE_EASIL1 + 2323
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10ReadIsExt32	\
						PRCM_BASE_EASIL1 + 2324
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10ReadIsReserved32	\
						PRCM_BASE_EASIL1 + 2325
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10Get32      PRCM_BASE_EASIL1 + 2326
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10Is32k32    PRCM_BASE_EASIL1 + 2327
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10IsSys32    PRCM_BASE_EASIL1 + 2328
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10IsExt32    PRCM_BASE_EASIL1 + 2329
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10IsReserved32 	\
						PRCM_BASE_EASIL1 + 2330
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10Write32    PRCM_BASE_EASIL1 + 2331
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10Write32k32 PRCM_BASE_EASIL1 + 2332
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10WriteSys32 PRCM_BASE_EASIL1 + 2333
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10WriteExt32 PRCM_BASE_EASIL1 + 2334
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10WriteReserved32 	\
						PRCM_BASE_EASIL1 + 2335
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT10Set32      PRCM_BASE_EASIL1 + 2336
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9Read32      PRCM_BASE_EASIL1 + 2337
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9ReadIs32k32 PRCM_BASE_EASIL1 + 2338
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9ReadIsSys32 PRCM_BASE_EASIL1 + 2339
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9ReadIsExt32 PRCM_BASE_EASIL1 + 2340
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9ReadIsReserved32 	\
						PRCM_BASE_EASIL1 + 2341
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9Get32       PRCM_BASE_EASIL1 + 2342
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9Is32k32     PRCM_BASE_EASIL1 + 2343
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9IsSys32     PRCM_BASE_EASIL1 + 2344
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9IsExt32     PRCM_BASE_EASIL1 + 2345
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9IsReserved32	\
						PRCM_BASE_EASIL1 + 2346
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9Write32     PRCM_BASE_EASIL1 + 2347
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9Write32k32  PRCM_BASE_EASIL1 + 2348
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9WriteSys32  PRCM_BASE_EASIL1 + 2349
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9WriteExt32  PRCM_BASE_EASIL1 + 2350
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9WriteReserved32	\
						PRCM_BASE_EASIL1 + 2351
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT9Set32       PRCM_BASE_EASIL1 + 2352
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8Read32      PRCM_BASE_EASIL1 + 2353
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8ReadIs32k32 PRCM_BASE_EASIL1 + 2354
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8ReadIsSys32 PRCM_BASE_EASIL1 + 2355
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8ReadIsExt32 PRCM_BASE_EASIL1 + 2356
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8ReadIsReserved32	\
						PRCM_BASE_EASIL1 + 2357
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8Get32       PRCM_BASE_EASIL1 + 2358
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8Is32k32     PRCM_BASE_EASIL1 + 2359
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8IsSys32     PRCM_BASE_EASIL1 + 2360
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8IsExt32     PRCM_BASE_EASIL1 + 2361
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8IsReserved32	\
						PRCM_BASE_EASIL1 + 2362
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8Write32     PRCM_BASE_EASIL1 + 2363
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8Write32k32  PRCM_BASE_EASIL1 + 2364
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8WriteSys32  PRCM_BASE_EASIL1 + 2365
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8WriteExt32  PRCM_BASE_EASIL1 + 2366
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8WriteReserved32	\
						PRCM_BASE_EASIL1 + 2367
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT8Set32       PRCM_BASE_EASIL1 + 2368
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7Read32      PRCM_BASE_EASIL1 + 2369
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7ReadIs32k32 PRCM_BASE_EASIL1 + 2370
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7ReadIsSys32 PRCM_BASE_EASIL1 + 2371
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7ReadIsExt32 PRCM_BASE_EASIL1 + 2372
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7ReadIsReserved32	\
						PRCM_BASE_EASIL1 + 2373
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7Get32       PRCM_BASE_EASIL1 + 2374
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7Is32k32     PRCM_BASE_EASIL1 + 2375
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7IsSys32     PRCM_BASE_EASIL1 + 2376
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7IsExt32     PRCM_BASE_EASIL1 + 2377
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7IsReserved32	\
						PRCM_BASE_EASIL1 + 2378
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7Write32     PRCM_BASE_EASIL1 + 2379
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7Write32k32  PRCM_BASE_EASIL1 + 2380
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7WriteSys32  PRCM_BASE_EASIL1 + 2381
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7WriteExt32  PRCM_BASE_EASIL1 + 2382
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7WriteReserved32 	\
						PRCM_BASE_EASIL1 + 2383
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT7Set32       PRCM_BASE_EASIL1 + 2384
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6Read32      PRCM_BASE_EASIL1 + 2385
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6ReadIs32k32 PRCM_BASE_EASIL1 + 2386
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6ReadIsSys32 PRCM_BASE_EASIL1 + 2387
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6ReadIsExt32 PRCM_BASE_EASIL1 + 2388
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6ReadIsReserved32 	\
						PRCM_BASE_EASIL1 + 2389
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6Get32       PRCM_BASE_EASIL1 + 2390
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6Is32k32     PRCM_BASE_EASIL1 + 2391
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6IsSys32     PRCM_BASE_EASIL1 + 2392
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6IsExt32     PRCM_BASE_EASIL1 + 2393
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6IsReserved32	\
						PRCM_BASE_EASIL1 + 2394
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6Write32     PRCM_BASE_EASIL1 + 2395
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6Write32k32  PRCM_BASE_EASIL1 + 2396
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6WriteSys32  PRCM_BASE_EASIL1 + 2397
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6WriteExt32  PRCM_BASE_EASIL1 + 2398
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6WriteReserved32 	\
						PRCM_BASE_EASIL1 + 2399
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT6Set32       PRCM_BASE_EASIL1 + 2400
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5Read32      PRCM_BASE_EASIL1 + 2401
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5ReadIs32k32 PRCM_BASE_EASIL1 + 2402
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5ReadIsSys32 PRCM_BASE_EASIL1 + 2403
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5ReadIsExt32 PRCM_BASE_EASIL1 + 2404
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5ReadIsReserved32 	\
						PRCM_BASE_EASIL1 + 2405
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5Get32       PRCM_BASE_EASIL1 + 2406
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5Is32k32     PRCM_BASE_EASIL1 + 2407
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5IsSys32     PRCM_BASE_EASIL1 + 2408
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5IsExt32     PRCM_BASE_EASIL1 + 2409
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5IsReserved32	\
						PRCM_BASE_EASIL1 + 2410
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5Write32     PRCM_BASE_EASIL1 + 2411
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5Write32k32  PRCM_BASE_EASIL1 + 2412
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5WriteSys32  PRCM_BASE_EASIL1 + 2413
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5WriteExt32  PRCM_BASE_EASIL1 + 2414
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5WriteReserved32 	\
						PRCM_BASE_EASIL1 + 2415
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT5Set32       PRCM_BASE_EASIL1 + 2416
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4Read32      PRCM_BASE_EASIL1 + 2417
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4ReadIs32k32 PRCM_BASE_EASIL1 + 2418
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4ReadIsSys32 PRCM_BASE_EASIL1 + 2419
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4ReadIsExt32 PRCM_BASE_EASIL1 + 2420
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4ReadIsReserved32	\
						PRCM_BASE_EASIL1 + 2421
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4Get32       PRCM_BASE_EASIL1 + 2422
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4Is32k32     PRCM_BASE_EASIL1 + 2423
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4IsSys32     PRCM_BASE_EASIL1 + 2424
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4IsExt32     PRCM_BASE_EASIL1 + 2425
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4IsReserved32	\
						PRCM_BASE_EASIL1 + 2426
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4Write32     PRCM_BASE_EASIL1 + 2427
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4Write32k32  PRCM_BASE_EASIL1 + 2428
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4WriteSys32  PRCM_BASE_EASIL1 + 2429
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4WriteExt32  PRCM_BASE_EASIL1 + 2430
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4WriteReserved32 	\
						PRCM_BASE_EASIL1 + 2431
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT4Set32       PRCM_BASE_EASIL1 + 2432
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3Read32      PRCM_BASE_EASIL1 + 2433
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3ReadIs32k32 PRCM_BASE_EASIL1 + 2434
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3ReadIsSys32 PRCM_BASE_EASIL1 + 2435
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3ReadIsExt32 PRCM_BASE_EASIL1 + 2436
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3ReadIsReserved32 	\
						PRCM_BASE_EASIL1 + 2437
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3Get32       PRCM_BASE_EASIL1 + 2438
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3Is32k32     PRCM_BASE_EASIL1 + 2439
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3IsSys32     PRCM_BASE_EASIL1 + 2440
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3IsExt32     PRCM_BASE_EASIL1 + 2441
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3IsReserved32	\
						PRCM_BASE_EASIL1 + 2442
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3Write32     PRCM_BASE_EASIL1 + 2443
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3Write32k32  PRCM_BASE_EASIL1 + 2444
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3WriteSys32  PRCM_BASE_EASIL1 + 2445
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3WriteExt32  PRCM_BASE_EASIL1 + 2446
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3WriteReserved32 	\
						PRCM_BASE_EASIL1 + 2447
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT3Set32       PRCM_BASE_EASIL1 + 2448
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2Read32      PRCM_BASE_EASIL1 + 2449
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2ReadIs32k32 PRCM_BASE_EASIL1 + 2450
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2ReadIsSys32 PRCM_BASE_EASIL1 + 2451
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2ReadIsExt32 PRCM_BASE_EASIL1 + 2452
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2ReadIsReserved32  	\
						PRCM_BASE_EASIL1 + 2453
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2Get32       PRCM_BASE_EASIL1 + 2454
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2Is32k32     PRCM_BASE_EASIL1 + 2455
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2IsSys32     PRCM_BASE_EASIL1 + 2456
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2IsExt32     PRCM_BASE_EASIL1 + 2457
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2IsReserved32	\
						PRCM_BASE_EASIL1 + 2458
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2Write32     PRCM_BASE_EASIL1 + 2459
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2Write32k32  PRCM_BASE_EASIL1 + 2460
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2WriteSys32  PRCM_BASE_EASIL1 + 2461
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2WriteExt32  PRCM_BASE_EASIL1 + 2462
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2WriteReserved32 	\
						PRCM_BASE_EASIL1 + 2463
#define EASIL1_PRCMCM_CLKSEL2_CORECLKSEL_GPT2Set32       PRCM_BASE_EASIL1 + 2464
#define EASIL1_PRCMCM_CLKSTCTRL_COREReadRegister32       PRCM_BASE_EASIL1 + 2465
#define EASIL1_PRCMCM_CLKSTCTRL_COREWriteRegister32      PRCM_BASE_EASIL1 + 2466
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSRead32   PRCM_BASE_EASIL1 + 2467
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSReadIsAUTODIS32 	\
						PRCM_BASE_EASIL1 + 2468
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSReadIsAUTOEN32 	\
						PRCM_BASE_EASIL1 + 2469
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSGet32    PRCM_BASE_EASIL1 + 2470
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 2471
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSIsAUTOEN32 	\
						PRCM_BASE_EASIL1 + 2472
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSWrite32  PRCM_BASE_EASIL1 + 2473
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSWriteAUTODIS32	\
						PRCM_BASE_EASIL1 + 2474
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSWriteAUTOEN32 	\
						PRCM_BASE_EASIL1 + 2475
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSSet32    PRCM_BASE_EASIL1 + 2476
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4Read32    PRCM_BASE_EASIL1 + 2477
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4ReadIsAUTODIS32 	\
						PRCM_BASE_EASIL1 + 2478
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4ReadIsAUTOEN32  	\
						PRCM_BASE_EASIL1 + 2479
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4Get32     PRCM_BASE_EASIL1 + 2480
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4IsAUTODIS32   	\
						PRCM_BASE_EASIL1 + 2481
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4IsAUTOEN32   \
						PRCM_BASE_EASIL1 + 2482
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4Write32   PRCM_BASE_EASIL1 + 2483
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4WriteAUTODIS32  	\
						PRCM_BASE_EASIL1 + 2484
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4WriteAUTOEN32     	\
						PRCM_BASE_EASIL1 + 2485
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4Set32     PRCM_BASE_EASIL1 + 2486
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3Read32    PRCM_BASE_EASIL1 + 2487
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3ReadIsAUTODIS32  	\
						PRCM_BASE_EASIL1 + 2488
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3ReadIsAUTOEN32  	\
						PRCM_BASE_EASIL1 + 2489
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3Get32     PRCM_BASE_EASIL1 + 2490
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3IsAUTODIS32   	\
						PRCM_BASE_EASIL1 + 2491
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3IsAUTOEN32	\
						PRCM_BASE_EASIL1 + 2492
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3Write32   PRCM_BASE_EASIL1 + 2493
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3WriteAUTODIS32 	\
						PRCM_BASE_EASIL1 + 2494
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3WriteAUTOEN32  	\
						PRCM_BASE_EASIL1 + 2495
#define EASIL1_PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3Set32     PRCM_BASE_EASIL1 + 2496
#define EASIL1_PRCMPM_WKEN1_COREReadRegister32           PRCM_BASE_EASIL1 + 2497
#define EASIL1_PRCMPM_WKEN1_COREWriteRegister32          PRCM_BASE_EASIL1 + 2498
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCRead32             PRCM_BASE_EASIL1 + 2499
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCReadIsWK_DIS32     PRCM_BASE_EASIL1 + 2500
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCReadIsWK_EN32      PRCM_BASE_EASIL1 + 2501
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCGet32              PRCM_BASE_EASIL1 + 2502
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCIsWK_DIS32         PRCM_BASE_EASIL1 + 2503
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCIsWK_EN32          PRCM_BASE_EASIL1 + 2504
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCWrite32            PRCM_BASE_EASIL1 + 2505
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCWriteWK_DIS32      PRCM_BASE_EASIL1 + 2506
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCWriteWK_EN32       PRCM_BASE_EASIL1 + 2507
#define EASIL1_PRCMPM_WKEN1_COREEN_MMCSet32              PRCM_BASE_EASIL1 + 2508
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2Read32           PRCM_BASE_EASIL1 + 2509
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2ReadIsWK_DIS32   PRCM_BASE_EASIL1 + 2510
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2ReadIsWK_EN32    PRCM_BASE_EASIL1 + 2511
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2Get32            PRCM_BASE_EASIL1 + 2512
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2IsWK_DIS32       PRCM_BASE_EASIL1 + 2513
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2IsWK_EN32        PRCM_BASE_EASIL1 + 2514
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2Write32          PRCM_BASE_EASIL1 + 2515
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2WriteWK_DIS32    PRCM_BASE_EASIL1 + 2516
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2WriteWK_EN32     PRCM_BASE_EASIL1 + 2517
#define EASIL1_PRCMPM_WKEN1_COREEN_UART2Set32            PRCM_BASE_EASIL1 + 2518
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1Read32           PRCM_BASE_EASIL1 + 2519
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1ReadIsWK_DIS32   PRCM_BASE_EASIL1 + 2520
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1ReadIsWK_EN32    PRCM_BASE_EASIL1 + 2521
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1Get32            PRCM_BASE_EASIL1 + 2522
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1IsWK_DIS32       PRCM_BASE_EASIL1 + 2523
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1IsWK_EN32        PRCM_BASE_EASIL1 + 2524
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1Write32          PRCM_BASE_EASIL1 + 2525
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1WriteWK_DIS32    PRCM_BASE_EASIL1 + 2526
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1WriteWK_EN32     PRCM_BASE_EASIL1 + 2527
#define EASIL1_PRCMPM_WKEN1_COREEN_UART1Set32            PRCM_BASE_EASIL1 + 2528
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2Read32          PRCM_BASE_EASIL1 + 2529
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2ReadIsWK_DIS32  PRCM_BASE_EASIL1 + 2530
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2ReadIsWK_EN32   PRCM_BASE_EASIL1 + 2531
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2Get32           PRCM_BASE_EASIL1 + 2532
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2IsWK_DIS32      PRCM_BASE_EASIL1 + 2533
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2IsWK_EN32       PRCM_BASE_EASIL1 + 2534
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2Write32         PRCM_BASE_EASIL1 + 2535
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2WriteWK_DIS32   PRCM_BASE_EASIL1 + 2536
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2WriteWK_EN32    PRCM_BASE_EASIL1 + 2537
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI2Set32           PRCM_BASE_EASIL1 + 2538
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1Read32          PRCM_BASE_EASIL1 + 2539
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1ReadIsWK_DIS32  PRCM_BASE_EASIL1 + 2540
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1ReadIsWK_EN32   PRCM_BASE_EASIL1 + 2541
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1Get32           PRCM_BASE_EASIL1 + 2542
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1IsWK_DIS32      PRCM_BASE_EASIL1 + 2543
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1IsWK_EN32       PRCM_BASE_EASIL1 + 2544
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1Write32         PRCM_BASE_EASIL1 + 2545
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1WriteWK_DIS32   PRCM_BASE_EASIL1 + 2546
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1WriteWK_EN32    PRCM_BASE_EASIL1 + 2547
#define EASIL1_PRCMPM_WKEN1_COREEN_McSPI1Set32           PRCM_BASE_EASIL1 + 2548
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12Read32           PRCM_BASE_EASIL1 + 2549
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12ReadIsWK_DIS32   PRCM_BASE_EASIL1 + 2550
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12ReadIsWK_EN32    PRCM_BASE_EASIL1 + 2551
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12Get32            PRCM_BASE_EASIL1 + 2552
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12IsWK_DIS32       PRCM_BASE_EASIL1 + 2553
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12IsWK_EN32        PRCM_BASE_EASIL1 + 2554
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12Write32          PRCM_BASE_EASIL1 + 2555
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12WriteWK_DIS32    PRCM_BASE_EASIL1 + 2556
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12WriteWK_EN32     PRCM_BASE_EASIL1 + 2557
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT12Set32            PRCM_BASE_EASIL1 + 2558
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11Read32           PRCM_BASE_EASIL1 + 2559
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11ReadIsWK_DIS32   PRCM_BASE_EASIL1 + 2560
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11ReadIsWK_EN32    PRCM_BASE_EASIL1 + 2561
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11Get32            PRCM_BASE_EASIL1 + 2562
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11IsWK_DIS32       PRCM_BASE_EASIL1 + 2563
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11IsWK_EN32        PRCM_BASE_EASIL1 + 2564
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11Write32          PRCM_BASE_EASIL1 + 2565
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11WriteWK_DIS32    PRCM_BASE_EASIL1 + 2566
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11WriteWK_EN32     PRCM_BASE_EASIL1 + 2567
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT11Set32            PRCM_BASE_EASIL1 + 2568
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10Read32           PRCM_BASE_EASIL1 + 2569
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10ReadIsWK_DIS32   PRCM_BASE_EASIL1 + 2570
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10ReadIsWK_EN32    PRCM_BASE_EASIL1 + 2571
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10Get32            PRCM_BASE_EASIL1 + 2572
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10IsWK_DIS32       PRCM_BASE_EASIL1 + 2573
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10IsWK_EN32        PRCM_BASE_EASIL1 + 2574
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10Write32          PRCM_BASE_EASIL1 + 2575
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10WriteWK_DIS32    PRCM_BASE_EASIL1 + 2576
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10WriteWK_EN32     PRCM_BASE_EASIL1 + 2577
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT10Set32            PRCM_BASE_EASIL1 + 2578
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9Read32            PRCM_BASE_EASIL1 + 2579
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9ReadIsWK_DIS32    PRCM_BASE_EASIL1 + 2580
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9ReadIsWK_EN32     PRCM_BASE_EASIL1 + 2581
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9Get32             PRCM_BASE_EASIL1 + 2582
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9IsWK_DIS32        PRCM_BASE_EASIL1 + 2583
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9IsWK_EN32         PRCM_BASE_EASIL1 + 2584
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9Write32           PRCM_BASE_EASIL1 + 2585
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9WriteWK_DIS32     PRCM_BASE_EASIL1 + 2586
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9WriteWK_EN32      PRCM_BASE_EASIL1 + 2587
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT9Set32             PRCM_BASE_EASIL1 + 2588
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8Read32            PRCM_BASE_EASIL1 + 2589
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8ReadIsWK_DIS32    PRCM_BASE_EASIL1 + 2590
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8ReadIsWK_EN32     PRCM_BASE_EASIL1 + 2591
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8Get32             PRCM_BASE_EASIL1 + 2592
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8IsWK_DIS32        PRCM_BASE_EASIL1 + 2593
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8IsWK_EN32         PRCM_BASE_EASIL1 + 2594
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8Write32           PRCM_BASE_EASIL1 + 2595
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8WriteWK_DIS32     PRCM_BASE_EASIL1 + 2596
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8WriteWK_EN32      PRCM_BASE_EASIL1 + 2597
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT8Set32             PRCM_BASE_EASIL1 + 2598
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7Read32            PRCM_BASE_EASIL1 + 2599
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7ReadIsWK_DIS32    PRCM_BASE_EASIL1 + 2600
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7ReadIsWK_EN32     PRCM_BASE_EASIL1 + 2601
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7Get32             PRCM_BASE_EASIL1 + 2602
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7IsWK_DIS32        PRCM_BASE_EASIL1 + 2603
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7IsWK_EN32         PRCM_BASE_EASIL1 + 2604
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7Write32           PRCM_BASE_EASIL1 + 2605
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7WriteWK_DIS32     PRCM_BASE_EASIL1 + 2606
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7WriteWK_EN32      PRCM_BASE_EASIL1 + 2607
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT7Set32             PRCM_BASE_EASIL1 + 2608
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6Read32            PRCM_BASE_EASIL1 + 2609
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6ReadIsWK_DIS32    PRCM_BASE_EASIL1 + 2610
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6ReadIsWK_EN32     PRCM_BASE_EASIL1 + 2611
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6Get32             PRCM_BASE_EASIL1 + 2612
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6IsWK_DIS32        PRCM_BASE_EASIL1 + 2613
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6IsWK_EN32         PRCM_BASE_EASIL1 + 2614
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6Write32           PRCM_BASE_EASIL1 + 2615
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6WriteWK_DIS32     PRCM_BASE_EASIL1 + 2616
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6WriteWK_EN32      PRCM_BASE_EASIL1 + 2617
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT6Set32             PRCM_BASE_EASIL1 + 2618
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5Read32            PRCM_BASE_EASIL1 + 2619
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5ReadIsWK_DIS32    PRCM_BASE_EASIL1 + 2620
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5ReadIsWK_EN32     PRCM_BASE_EASIL1 + 2621
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5Get32             PRCM_BASE_EASIL1 + 2622
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5IsWK_DIS32        PRCM_BASE_EASIL1 + 2623
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5IsWK_EN32         PRCM_BASE_EASIL1 + 2624
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5Write32           PRCM_BASE_EASIL1 + 2625
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5WriteWK_DIS32     PRCM_BASE_EASIL1 + 2626
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5WriteWK_EN32      PRCM_BASE_EASIL1 + 2627
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT5Set32             PRCM_BASE_EASIL1 + 2628
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4Read32            PRCM_BASE_EASIL1 + 2629
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4ReadIsWK_DIS32    PRCM_BASE_EASIL1 + 2630
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4ReadIsWK_EN32     PRCM_BASE_EASIL1 + 2631
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4Get32             PRCM_BASE_EASIL1 + 2632
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4IsWK_DIS32        PRCM_BASE_EASIL1 + 2633
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4IsWK_EN32         PRCM_BASE_EASIL1 + 2634
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4Write32           PRCM_BASE_EASIL1 + 2635
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4WriteWK_DIS32     PRCM_BASE_EASIL1 + 2636
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4WriteWK_EN32      PRCM_BASE_EASIL1 + 2637
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT4Set32             PRCM_BASE_EASIL1 + 2638
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3Read32            PRCM_BASE_EASIL1 + 2639
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3ReadIsWK_DIS32    PRCM_BASE_EASIL1 + 2640
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3ReadIsWK_EN32     PRCM_BASE_EASIL1 + 2641
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3Get32             PRCM_BASE_EASIL1 + 2642
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3IsWK_DIS32        PRCM_BASE_EASIL1 + 2643
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3IsWK_EN32         PRCM_BASE_EASIL1 + 2644
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3Write32           PRCM_BASE_EASIL1 + 2645
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3WriteWK_DIS32     PRCM_BASE_EASIL1 + 2646
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3WriteWK_EN32      PRCM_BASE_EASIL1 + 2647
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT3Set32             PRCM_BASE_EASIL1 + 2648
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2Read32            PRCM_BASE_EASIL1 + 2649
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2ReadIsWK_DIS32    PRCM_BASE_EASIL1 + 2650
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2ReadIsWK_EN32     PRCM_BASE_EASIL1 + 2651
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2Get32             PRCM_BASE_EASIL1 + 2652
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2IsWK_DIS32        PRCM_BASE_EASIL1 + 2653
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2IsWK_EN32         PRCM_BASE_EASIL1 + 2654
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2Write32           PRCM_BASE_EASIL1 + 2655
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2WriteWK_DIS32     PRCM_BASE_EASIL1 + 2656
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2WriteWK_EN32      PRCM_BASE_EASIL1 + 2657
#define EASIL1_PRCMPM_WKEN1_COREEN_GPT2Set32             PRCM_BASE_EASIL1 + 2658
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQRead32           PRCM_BASE_EASIL1 + 2659
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQReadIsWK_DIS32   PRCM_BASE_EASIL1 + 2660
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQReadIsWK_EN32    PRCM_BASE_EASIL1 + 2661
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQGet32            PRCM_BASE_EASIL1 + 2662
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQIsWK_DIS32       PRCM_BASE_EASIL1 + 2663
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQIsWK_EN32        PRCM_BASE_EASIL1 + 2664
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQWrite32          PRCM_BASE_EASIL1 + 2665
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQWriteWK_DIS32    PRCM_BASE_EASIL1 + 2666
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQWriteWK_EN32     PRCM_BASE_EASIL1 + 2667
#define EASIL1_PRCMPM_WKEN1_COREEN_VLYNQSet32            PRCM_BASE_EASIL1 + 2668
#define EASIL1_PRCMPM_WKEN2_COREReadRegister32           PRCM_BASE_EASIL1 + 2669
#define EASIL1_PRCMPM_WKEN2_COREWriteRegister32          PRCM_BASE_EASIL1 + 2670
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3Read32           PRCM_BASE_EASIL1 + 2671
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3ReadIsWK_DIS32   PRCM_BASE_EASIL1 + 2672
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3ReadIsWK_EN32    PRCM_BASE_EASIL1 + 2673
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3Get32            PRCM_BASE_EASIL1 + 2674
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3IsWK_DIS32       PRCM_BASE_EASIL1 + 2675
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3IsWK_EN32        PRCM_BASE_EASIL1 + 2676
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3Write32          PRCM_BASE_EASIL1 + 2677
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3WriteWK_DIS32    PRCM_BASE_EASIL1 + 2678
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3WriteWK_EN32     PRCM_BASE_EASIL1 + 2679
#define EASIL1_PRCMPM_WKEN2_COREEN_UART3Set32            PRCM_BASE_EASIL1 + 2680
#define EASIL1_PRCMPM_WKEN2_COREEN_USBRead32             PRCM_BASE_EASIL1 + 2681
#define EASIL1_PRCMPM_WKEN2_COREEN_USBReadIsWK_DIS32     PRCM_BASE_EASIL1 + 2682
#define EASIL1_PRCMPM_WKEN2_COREEN_USBReadIsWK_EN32      PRCM_BASE_EASIL1 + 2683
#define EASIL1_PRCMPM_WKEN2_COREEN_USBGet32              PRCM_BASE_EASIL1 + 2684
#define EASIL1_PRCMPM_WKEN2_COREEN_USBIsWK_DIS32         PRCM_BASE_EASIL1 + 2685
#define EASIL1_PRCMPM_WKEN2_COREEN_USBIsWK_EN32          PRCM_BASE_EASIL1 + 2686
#define EASIL1_PRCMPM_WKEN2_COREEN_USBWrite32            PRCM_BASE_EASIL1 + 2687
#define EASIL1_PRCMPM_WKEN2_COREEN_USBWriteWK_DIS32      PRCM_BASE_EASIL1 + 2688
#define EASIL1_PRCMPM_WKEN2_COREEN_USBWriteWK_EN32       PRCM_BASE_EASIL1 + 2689
#define EASIL1_PRCMPM_WKEN2_COREEN_USBSet32              PRCM_BASE_EASIL1 + 2690
#define EASIL1_PRCMPM_WKST1_COREReadRegister32           PRCM_BASE_EASIL1 + 2691
#define EASIL1_PRCMPM_WKST1_COREWriteRegister32          PRCM_BASE_EASIL1 + 2692
#define EASIL1_PRCMPM_WKST1_COREST_MMCRead32             PRCM_BASE_EASIL1 + 2693
#define EASIL1_PRCMPM_WKST1_COREST_MMCReadIsNone_r32     PRCM_BASE_EASIL1 + 2694
#define EASIL1_PRCMPM_WKST1_COREST_MMCReadIsWakeup_r32   PRCM_BASE_EASIL1 + 2695
#define EASIL1_PRCMPM_WKST1_COREST_MMCGet32              PRCM_BASE_EASIL1 + 2696
#define EASIL1_PRCMPM_WKST1_COREST_MMCIsNone_r32         PRCM_BASE_EASIL1 + 2697
#define EASIL1_PRCMPM_WKST1_COREST_MMCIsWakeup_r32       PRCM_BASE_EASIL1 + 2698
#define EASIL1_PRCMPM_WKST1_COREST_MMCWrite32            PRCM_BASE_EASIL1 + 2699
#define EASIL1_PRCMPM_WKST1_COREST_MMCWriteSt_un_w32     PRCM_BASE_EASIL1 + 2700
#define EASIL1_PRCMPM_WKST1_COREST_MMCWriteSt_rst_w32    PRCM_BASE_EASIL1 + 2701
#define EASIL1_PRCMPM_WKST1_COREST_MMCSet32              PRCM_BASE_EASIL1 + 2702
#define EASIL1_PRCMPM_WKST1_COREST_UART2Read32           PRCM_BASE_EASIL1 + 2703
#define EASIL1_PRCMPM_WKST1_COREST_UART2ReadIsNone_r32   PRCM_BASE_EASIL1 + 2704
#define EASIL1_PRCMPM_WKST1_COREST_UART2ReadIsWakeup_r32 PRCM_BASE_EASIL1 + 2705
#define EASIL1_PRCMPM_WKST1_COREST_UART2Get32            PRCM_BASE_EASIL1 + 2706
#define EASIL1_PRCMPM_WKST1_COREST_UART2IsNone_r32       PRCM_BASE_EASIL1 + 2707
#define EASIL1_PRCMPM_WKST1_COREST_UART2IsWakeup_r32     PRCM_BASE_EASIL1 + 2708
#define EASIL1_PRCMPM_WKST1_COREST_UART2Write32          PRCM_BASE_EASIL1 + 2709
#define EASIL1_PRCMPM_WKST1_COREST_UART2WriteSt_un_w32   PRCM_BASE_EASIL1 + 2710
#define EASIL1_PRCMPM_WKST1_COREST_UART2WriteSt_rst_w32  PRCM_BASE_EASIL1 + 2711
#define EASIL1_PRCMPM_WKST1_COREST_UART2Set32            PRCM_BASE_EASIL1 + 2712
#define EASIL1_PRCMPM_WKST1_COREST_UART1Read32           PRCM_BASE_EASIL1 + 2713
#define EASIL1_PRCMPM_WKST1_COREST_UART1ReadIsNone_r32   PRCM_BASE_EASIL1 + 2714
#define EASIL1_PRCMPM_WKST1_COREST_UART1ReadIsWakeup_r32 PRCM_BASE_EASIL1 + 2715
#define EASIL1_PRCMPM_WKST1_COREST_UART1Get32            PRCM_BASE_EASIL1 + 2716
#define EASIL1_PRCMPM_WKST1_COREST_UART1IsNone_r32       PRCM_BASE_EASIL1 + 2717
#define EASIL1_PRCMPM_WKST1_COREST_UART1IsWakeup_r32     PRCM_BASE_EASIL1 + 2718
#define EASIL1_PRCMPM_WKST1_COREST_UART1Write32          PRCM_BASE_EASIL1 + 2719
#define EASIL1_PRCMPM_WKST1_COREST_UART1WriteSt_un_w32   PRCM_BASE_EASIL1 + 2720
#define EASIL1_PRCMPM_WKST1_COREST_UART1WriteSt_rst_w32  PRCM_BASE_EASIL1 + 2721
#define EASIL1_PRCMPM_WKST1_COREST_UART1Set32            PRCM_BASE_EASIL1 + 2722
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2Read32          PRCM_BASE_EASIL1 + 2723
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2ReadIsNone_r32  PRCM_BASE_EASIL1 + 2724
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2ReadIsWakeup_r32	\
						PRCM_BASE_EASIL1 + 2725
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2Get32           PRCM_BASE_EASIL1 + 2726
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2IsNone_r32      PRCM_BASE_EASIL1 + 2727
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2IsWakeup_r32    PRCM_BASE_EASIL1 + 2728
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2Write32         PRCM_BASE_EASIL1 + 2729
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2WriteSt_un_w32  PRCM_BASE_EASIL1 + 2730
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2WriteSt_rst_w32 PRCM_BASE_EASIL1 + 2731
#define EASIL1_PRCMPM_WKST1_COREST_McSPI2Set32           PRCM_BASE_EASIL1 + 2732
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1Read32          PRCM_BASE_EASIL1 + 2733
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1ReadIsNone_r32  PRCM_BASE_EASIL1 + 2734
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1ReadIsWakeup_r32	\
						PRCM_BASE_EASIL1 + 2735
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1Get32           PRCM_BASE_EASIL1 + 2736
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1IsNone_r32      PRCM_BASE_EASIL1 + 2737
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1IsWakeup_r32    PRCM_BASE_EASIL1 + 2738
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1Write32         PRCM_BASE_EASIL1 + 2739
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1WriteSt_un_w32  PRCM_BASE_EASIL1 + 2740
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1WriteSt_rst_w32 PRCM_BASE_EASIL1 + 2741
#define EASIL1_PRCMPM_WKST1_COREST_McSPI1Set32           PRCM_BASE_EASIL1 + 2742
#define EASIL1_PRCMPM_WKST1_COREST_GPT12Read32           PRCM_BASE_EASIL1 + 2743
#define EASIL1_PRCMPM_WKST1_COREST_GPT12ReadIsNone_r32   PRCM_BASE_EASIL1 + 2744
#define EASIL1_PRCMPM_WKST1_COREST_GPT12ReadIsWakeup_r32 PRCM_BASE_EASIL1 + 2745
#define EASIL1_PRCMPM_WKST1_COREST_GPT12Get32            PRCM_BASE_EASIL1 + 2746
#define EASIL1_PRCMPM_WKST1_COREST_GPT12IsNone_r32       PRCM_BASE_EASIL1 + 2747
#define EASIL1_PRCMPM_WKST1_COREST_GPT12IsWakeup_r32     PRCM_BASE_EASIL1 + 2748
#define EASIL1_PRCMPM_WKST1_COREST_GPT12Write32          PRCM_BASE_EASIL1 + 2749
#define EASIL1_PRCMPM_WKST1_COREST_GPT12WriteSt_un_w32   PRCM_BASE_EASIL1 + 2750
#define EASIL1_PRCMPM_WKST1_COREST_GPT12WriteSt_rst_w32  PRCM_BASE_EASIL1 + 2751
#define EASIL1_PRCMPM_WKST1_COREST_GPT12Set32            PRCM_BASE_EASIL1 + 2752
#define EASIL1_PRCMPM_WKST1_COREST_GPT11Read32           PRCM_BASE_EASIL1 + 2753
#define EASIL1_PRCMPM_WKST1_COREST_GPT11ReadIsNone_r32   PRCM_BASE_EASIL1 + 2754
#define EASIL1_PRCMPM_WKST1_COREST_GPT11ReadIsWakeup_r32 PRCM_BASE_EASIL1 + 2755
#define EASIL1_PRCMPM_WKST1_COREST_GPT11Get32            PRCM_BASE_EASIL1 + 2756
#define EASIL1_PRCMPM_WKST1_COREST_GPT11IsNone_r32       PRCM_BASE_EASIL1 + 2757
#define EASIL1_PRCMPM_WKST1_COREST_GPT11IsWakeup_r32     PRCM_BASE_EASIL1 + 2758
#define EASIL1_PRCMPM_WKST1_COREST_GPT11Write32          PRCM_BASE_EASIL1 + 2759
#define EASIL1_PRCMPM_WKST1_COREST_GPT11WriteSt_un_w32   PRCM_BASE_EASIL1 + 2760
#define EASIL1_PRCMPM_WKST1_COREST_GPT11WriteSt_rst_w32  PRCM_BASE_EASIL1 + 2761
#define EASIL1_PRCMPM_WKST1_COREST_GPT11Set32            PRCM_BASE_EASIL1 + 2762
#define EASIL1_PRCMPM_WKST1_COREST_GPT10Read32           PRCM_BASE_EASIL1 + 2763
#define EASIL1_PRCMPM_WKST1_COREST_GPT10ReadIsNone_r32   PRCM_BASE_EASIL1 + 2764
#define EASIL1_PRCMPM_WKST1_COREST_GPT10ReadIsWakeup_r32 PRCM_BASE_EASIL1 + 2765
#define EASIL1_PRCMPM_WKST1_COREST_GPT10Get32            PRCM_BASE_EASIL1 + 2766
#define EASIL1_PRCMPM_WKST1_COREST_GPT10IsNone_r32       PRCM_BASE_EASIL1 + 2767
#define EASIL1_PRCMPM_WKST1_COREST_GPT10IsWakeup_r32     PRCM_BASE_EASIL1 + 2768
#define EASIL1_PRCMPM_WKST1_COREST_GPT10Write32          PRCM_BASE_EASIL1 + 2769
#define EASIL1_PRCMPM_WKST1_COREST_GPT10WriteSt_un_w32   PRCM_BASE_EASIL1 + 2770
#define EASIL1_PRCMPM_WKST1_COREST_GPT10WriteSt_rst_w32  PRCM_BASE_EASIL1 + 2771
#define EASIL1_PRCMPM_WKST1_COREST_GPT10Set32            PRCM_BASE_EASIL1 + 2772
#define EASIL1_PRCMPM_WKST1_COREST_GPT9Read32            PRCM_BASE_EASIL1 + 2773
#define EASIL1_PRCMPM_WKST1_COREST_GPT9ReadIsNone_r32    PRCM_BASE_EASIL1 + 2774
#define EASIL1_PRCMPM_WKST1_COREST_GPT9ReadIsWakeup_r32  PRCM_BASE_EASIL1 + 2775
#define EASIL1_PRCMPM_WKST1_COREST_GPT9Get32             PRCM_BASE_EASIL1 + 2776
#define EASIL1_PRCMPM_WKST1_COREST_GPT9IsNone_r32        PRCM_BASE_EASIL1 + 2777
#define EASIL1_PRCMPM_WKST1_COREST_GPT9IsWakeup_r32      PRCM_BASE_EASIL1 + 2778
#define EASIL1_PRCMPM_WKST1_COREST_GPT9Write32           PRCM_BASE_EASIL1 + 2779
#define EASIL1_PRCMPM_WKST1_COREST_GPT9WriteSt_un_w32    PRCM_BASE_EASIL1 + 2780
#define EASIL1_PRCMPM_WKST1_COREST_GPT9WriteSt_rst_w32   PRCM_BASE_EASIL1 + 2781
#define EASIL1_PRCMPM_WKST1_COREST_GPT9Set32             PRCM_BASE_EASIL1 + 2782
#define EASIL1_PRCMPM_WKST1_COREST_GPT8Read32            PRCM_BASE_EASIL1 + 2783
#define EASIL1_PRCMPM_WKST1_COREST_GPT8ReadIsNone_r32    PRCM_BASE_EASIL1 + 2784
#define EASIL1_PRCMPM_WKST1_COREST_GPT8ReadIsWakeup_r32  PRCM_BASE_EASIL1 + 2785
#define EASIL1_PRCMPM_WKST1_COREST_GPT8Get32             PRCM_BASE_EASIL1 + 2786
#define EASIL1_PRCMPM_WKST1_COREST_GPT8IsNone_r32        PRCM_BASE_EASIL1 + 2787
#define EASIL1_PRCMPM_WKST1_COREST_GPT8IsWakeup_r32      PRCM_BASE_EASIL1 + 2788
#define EASIL1_PRCMPM_WKST1_COREST_GPT8Write32           PRCM_BASE_EASIL1 + 2789
#define EASIL1_PRCMPM_WKST1_COREST_GPT8WriteSt_un_w32    PRCM_BASE_EASIL1 + 2790
#define EASIL1_PRCMPM_WKST1_COREST_GPT8WriteSt_rst_w32   PRCM_BASE_EASIL1 + 2791
#define EASIL1_PRCMPM_WKST1_COREST_GPT8Set32             PRCM_BASE_EASIL1 + 2792
#define EASIL1_PRCMPM_WKST1_COREST_GPT7Read32            PRCM_BASE_EASIL1 + 2793
#define EASIL1_PRCMPM_WKST1_COREST_GPT7ReadIsNone_r32    PRCM_BASE_EASIL1 + 2794
#define EASIL1_PRCMPM_WKST1_COREST_GPT7ReadIsWakeup_r32  PRCM_BASE_EASIL1 + 2795
#define EASIL1_PRCMPM_WKST1_COREST_GPT7Get32             PRCM_BASE_EASIL1 + 2796
#define EASIL1_PRCMPM_WKST1_COREST_GPT7IsNone_r32        PRCM_BASE_EASIL1 + 2797
#define EASIL1_PRCMPM_WKST1_COREST_GPT7IsWakeup_r32      PRCM_BASE_EASIL1 + 2798
#define EASIL1_PRCMPM_WKST1_COREST_GPT7Write32           PRCM_BASE_EASIL1 + 2799
#define EASIL1_PRCMPM_WKST1_COREST_GPT7WriteSt_un_w32    PRCM_BASE_EASIL1 + 2800
#define EASIL1_PRCMPM_WKST1_COREST_GPT7WriteSt_rst_w32   PRCM_BASE_EASIL1 + 2801
#define EASIL1_PRCMPM_WKST1_COREST_GPT7Set32             PRCM_BASE_EASIL1 + 2802
#define EASIL1_PRCMPM_WKST1_COREST_GPT6Read32            PRCM_BASE_EASIL1 + 2803
#define EASIL1_PRCMPM_WKST1_COREST_GPT6ReadIsNone_r32    PRCM_BASE_EASIL1 + 2804
#define EASIL1_PRCMPM_WKST1_COREST_GPT6ReadIsWakeup_r32  PRCM_BASE_EASIL1 + 2805
#define EASIL1_PRCMPM_WKST1_COREST_GPT6Get32             PRCM_BASE_EASIL1 + 2806
#define EASIL1_PRCMPM_WKST1_COREST_GPT6IsNone_r32        PRCM_BASE_EASIL1 + 2807
#define EASIL1_PRCMPM_WKST1_COREST_GPT6IsWakeup_r32      PRCM_BASE_EASIL1 + 2808
#define EASIL1_PRCMPM_WKST1_COREST_GPT6Write32           PRCM_BASE_EASIL1 + 2809
#define EASIL1_PRCMPM_WKST1_COREST_GPT6WriteSt_un_w32    PRCM_BASE_EASIL1 + 2810
#define EASIL1_PRCMPM_WKST1_COREST_GPT6WriteSt_rst_w32   PRCM_BASE_EASIL1 + 2811
#define EASIL1_PRCMPM_WKST1_COREST_GPT6Set32             PRCM_BASE_EASIL1 + 2812
#define EASIL1_PRCMPM_WKST1_COREST_GPT5Read32            PRCM_BASE_EASIL1 + 2813
#define EASIL1_PRCMPM_WKST1_COREST_GPT5ReadIsNone_r32    PRCM_BASE_EASIL1 + 2814
#define EASIL1_PRCMPM_WKST1_COREST_GPT5ReadIsWakeup_r32  PRCM_BASE_EASIL1 + 2815
#define EASIL1_PRCMPM_WKST1_COREST_GPT5Get32             PRCM_BASE_EASIL1 + 2816
#define EASIL1_PRCMPM_WKST1_COREST_GPT5IsNone_r32        PRCM_BASE_EASIL1 + 2817
#define EASIL1_PRCMPM_WKST1_COREST_GPT5IsWakeup_r32      PRCM_BASE_EASIL1 + 2818
#define EASIL1_PRCMPM_WKST1_COREST_GPT5Write32           PRCM_BASE_EASIL1 + 2819
#define EASIL1_PRCMPM_WKST1_COREST_GPT5WriteSt_un_w32    PRCM_BASE_EASIL1 + 2820
#define EASIL1_PRCMPM_WKST1_COREST_GPT5WriteSt_rst_w32   PRCM_BASE_EASIL1 + 2821
#define EASIL1_PRCMPM_WKST1_COREST_GPT5Set32             PRCM_BASE_EASIL1 + 2822
#define EASIL1_PRCMPM_WKST1_COREST_GPT4Read32            PRCM_BASE_EASIL1 + 2823
#define EASIL1_PRCMPM_WKST1_COREST_GPT4ReadIsNone_r32    PRCM_BASE_EASIL1 + 2824
#define EASIL1_PRCMPM_WKST1_COREST_GPT4ReadIsWakeup_r32  PRCM_BASE_EASIL1 + 2825
#define EASIL1_PRCMPM_WKST1_COREST_GPT4Get32             PRCM_BASE_EASIL1 + 2826
#define EASIL1_PRCMPM_WKST1_COREST_GPT4IsNone_r32        PRCM_BASE_EASIL1 + 2827
#define EASIL1_PRCMPM_WKST1_COREST_GPT4IsWakeup_r32      PRCM_BASE_EASIL1 + 2828
#define EASIL1_PRCMPM_WKST1_COREST_GPT4Write32           PRCM_BASE_EASIL1 + 2829
#define EASIL1_PRCMPM_WKST1_COREST_GPT4WriteSt_un_w32    PRCM_BASE_EASIL1 + 2830
#define EASIL1_PRCMPM_WKST1_COREST_GPT4WriteSt_rst_w32   PRCM_BASE_EASIL1 + 2831
#define EASIL1_PRCMPM_WKST1_COREST_GPT4Set32             PRCM_BASE_EASIL1 + 2832
#define EASIL1_PRCMPM_WKST1_COREST_GPT3Read32            PRCM_BASE_EASIL1 + 2833
#define EASIL1_PRCMPM_WKST1_COREST_GPT3ReadIsNone_r32    PRCM_BASE_EASIL1 + 2834
#define EASIL1_PRCMPM_WKST1_COREST_GPT3ReadIsWakeup_r32  PRCM_BASE_EASIL1 + 2835
#define EASIL1_PRCMPM_WKST1_COREST_GPT3Get32             PRCM_BASE_EASIL1 + 2836
#define EASIL1_PRCMPM_WKST1_COREST_GPT3IsNone_r32        PRCM_BASE_EASIL1 + 2837
#define EASIL1_PRCMPM_WKST1_COREST_GPT3IsWakeup_r32      PRCM_BASE_EASIL1 + 2838
#define EASIL1_PRCMPM_WKST1_COREST_GPT3Write32           PRCM_BASE_EASIL1 + 2839
#define EASIL1_PRCMPM_WKST1_COREST_GPT3WriteSt_un_w32    PRCM_BASE_EASIL1 + 2840
#define EASIL1_PRCMPM_WKST1_COREST_GPT3WriteSt_rst_w32   PRCM_BASE_EASIL1 + 2841
#define EASIL1_PRCMPM_WKST1_COREST_GPT3Set32             PRCM_BASE_EASIL1 + 2842
#define EASIL1_PRCMPM_WKST1_COREST_GPT2Read32            PRCM_BASE_EASIL1 + 2843
#define EASIL1_PRCMPM_WKST1_COREST_GPT2ReadIsNone_r32    PRCM_BASE_EASIL1 + 2844
#define EASIL1_PRCMPM_WKST1_COREST_GPT2ReadIsWakeup_r32  PRCM_BASE_EASIL1 + 2845
#define EASIL1_PRCMPM_WKST1_COREST_GPT2Get32             PRCM_BASE_EASIL1 + 2846
#define EASIL1_PRCMPM_WKST1_COREST_GPT2IsNone_r32        PRCM_BASE_EASIL1 + 2847
#define EASIL1_PRCMPM_WKST1_COREST_GPT2IsWakeup_r32      PRCM_BASE_EASIL1 + 2848
#define EASIL1_PRCMPM_WKST1_COREST_GPT2Write32           PRCM_BASE_EASIL1 + 2849
#define EASIL1_PRCMPM_WKST1_COREST_GPT2WriteSt_un_w32    PRCM_BASE_EASIL1 + 2850
#define EASIL1_PRCMPM_WKST1_COREST_GPT2WriteSt_rst_w32   PRCM_BASE_EASIL1 + 2851
#define EASIL1_PRCMPM_WKST1_COREST_GPT2Set32             PRCM_BASE_EASIL1 + 2852
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQRead32           PRCM_BASE_EASIL1 + 2853
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQReadIsNone_r32   PRCM_BASE_EASIL1 + 2854
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQReadIsWakeup_r32 PRCM_BASE_EASIL1 + 2855
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQGet32            PRCM_BASE_EASIL1 + 2856
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQIsNone_r32       PRCM_BASE_EASIL1 + 2857
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQIsWakeup_r32     PRCM_BASE_EASIL1 + 2858
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQWrite32          PRCM_BASE_EASIL1 + 2859
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQWriteSt_un_w32   PRCM_BASE_EASIL1 + 2860
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQWriteSt_rst_w32  PRCM_BASE_EASIL1 + 2861
#define EASIL1_PRCMPM_WKST1_COREST_VLYNQSet32            PRCM_BASE_EASIL1 + 2862
#define EASIL1_PRCMPM_WKST2_COREReadRegister32           PRCM_BASE_EASIL1 + 2863
#define EASIL1_PRCMPM_WKST2_COREWriteRegister32          PRCM_BASE_EASIL1 + 2864
#define EASIL1_PRCMPM_WKST2_COREST_UART3Read32           PRCM_BASE_EASIL1 + 2865
#define EASIL1_PRCMPM_WKST2_COREST_UART3ReadIsNone_r32   PRCM_BASE_EASIL1 + 2866
#define EASIL1_PRCMPM_WKST2_COREST_UART3ReadIsWakeup_r32 PRCM_BASE_EASIL1 + 2867
#define EASIL1_PRCMPM_WKST2_COREST_UART3Get32            PRCM_BASE_EASIL1 + 2868
#define EASIL1_PRCMPM_WKST2_COREST_UART3IsNone_r32       PRCM_BASE_EASIL1 + 2869
#define EASIL1_PRCMPM_WKST2_COREST_UART3IsWakeup_r32     PRCM_BASE_EASIL1 + 2870
#define EASIL1_PRCMPM_WKST2_COREST_UART3Write32          PRCM_BASE_EASIL1 + 2871
#define EASIL1_PRCMPM_WKST2_COREST_UART3WriteSt_un_w32   PRCM_BASE_EASIL1 + 2872
#define EASIL1_PRCMPM_WKST2_COREST_UART3WriteSt_rst_w32  PRCM_BASE_EASIL1 + 2873
#define EASIL1_PRCMPM_WKST2_COREST_UART3Set32            PRCM_BASE_EASIL1 + 2874
#define EASIL1_PRCMPM_WKST2_COREST_USBRead32             PRCM_BASE_EASIL1 + 2875
#define EASIL1_PRCMPM_WKST2_COREST_USBReadIsNone_r32     PRCM_BASE_EASIL1 + 2876
#define EASIL1_PRCMPM_WKST2_COREST_USBReadIsWakeup_r32   PRCM_BASE_EASIL1 + 2877
#define EASIL1_PRCMPM_WKST2_COREST_USBGet32              PRCM_BASE_EASIL1 + 2878
#define EASIL1_PRCMPM_WKST2_COREST_USBIsNone_r32         PRCM_BASE_EASIL1 + 2879
#define EASIL1_PRCMPM_WKST2_COREST_USBIsWakeup_r32       PRCM_BASE_EASIL1 + 2880
#define EASIL1_PRCMPM_WKST2_COREST_USBWrite32            PRCM_BASE_EASIL1 + 2881
#define EASIL1_PRCMPM_WKST2_COREST_USBWriteSt_un_w32     PRCM_BASE_EASIL1 + 2882
#define EASIL1_PRCMPM_WKST2_COREST_USBWriteSt_rst_w32    PRCM_BASE_EASIL1 + 2883
#define EASIL1_PRCMPM_WKST2_COREST_USBSet32              PRCM_BASE_EASIL1 + 2884
#define EASIL1_PRCMPM_WKDEP_COREReadRegister32           PRCM_BASE_EASIL1 + 2885
#define EASIL1_PRCMPM_WKDEP_COREEN_WKUPRead32            PRCM_BASE_EASIL1 + 2886
#define EASIL1_PRCMPM_WKDEP_COREEN_WKUPReadIsWK_EN32     PRCM_BASE_EASIL1 + 2887
#define EASIL1_PRCMPM_WKDEP_COREEN_WKUPGet32             PRCM_BASE_EASIL1 + 2888
#define EASIL1_PRCMPM_WKDEP_COREEN_WKUPIsWK_EN32         PRCM_BASE_EASIL1 + 2889
#define EASIL1_PRCMPM_WKDEP_COREEN_GFXRead32             PRCM_BASE_EASIL1 + 2890
#define EASIL1_PRCMPM_WKDEP_COREEN_GFXReadIsWK_EN32      PRCM_BASE_EASIL1 + 2891
#define EASIL1_PRCMPM_WKDEP_COREEN_GFXGet32              PRCM_BASE_EASIL1 + 2892
#define EASIL1_PRCMPM_WKDEP_COREEN_GFXIsWK_EN32          PRCM_BASE_EASIL1 + 2893
#define EASIL1_PRCMPM_WKDEP_COREEN_DSPRead32             PRCM_BASE_EASIL1 + 2894
#define EASIL1_PRCMPM_WKDEP_COREEN_DSPReadIsWK_EN32      PRCM_BASE_EASIL1 + 2895
#define EASIL1_PRCMPM_WKDEP_COREEN_DSPGet32              PRCM_BASE_EASIL1 + 2896
#define EASIL1_PRCMPM_WKDEP_COREEN_DSPIsWK_EN32          PRCM_BASE_EASIL1 + 2897
#define EASIL1_PRCMPM_WKDEP_COREEN_MPURead32             PRCM_BASE_EASIL1 + 2898
#define EASIL1_PRCMPM_WKDEP_COREEN_MPUReadIsWK_EN32      PRCM_BASE_EASIL1 + 2899
#define EASIL1_PRCMPM_WKDEP_COREEN_MPUGet32              PRCM_BASE_EASIL1 + 2900
#define EASIL1_PRCMPM_WKDEP_COREEN_MPUIsWK_EN32          PRCM_BASE_EASIL1 + 2901
#define EASIL1_PRCMPM_PWSTCTRL_COREReadRegister32        PRCM_BASE_EASIL1 + 2902
#define EASIL1_PRCMPM_PWSTCTRL_COREWriteRegister32       PRCM_BASE_EASIL1 + 2903
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeRead32    PRCM_BASE_EASIL1 + 2904
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeReadIsDIS32 	\
						PRCM_BASE_EASIL1 + 2905
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeReadIsEN32	\
						PRCM_BASE_EASIL1 + 2906
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeGet32     PRCM_BASE_EASIL1 + 2907
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeIsDIS32   PRCM_BASE_EASIL1 + 2908
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeIsEN32    PRCM_BASE_EASIL1 + 2909
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeWrite32   PRCM_BASE_EASIL1 + 2910
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeWriteDIS32	\
						PRCM_BASE_EASIL1 + 2911
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeWriteEN32 PRCM_BASE_EASIL1 + 2912
#define EASIL1_PRCMPM_PWSTCTRL_COREMemoryChangeSet32     PRCM_BASE_EASIL1 + 2913
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateRead32     PRCM_BASE_EASIL1 + 2914
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateReadIsMem_on32 	\
						PRCM_BASE_EASIL1 + 2915
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateReadIsMem_ret32 	\
						PRCM_BASE_EASIL1 + 2916
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateReadIsRES32 	\
						PRCM_BASE_EASIL1 + 2917
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateReadIsMem_OFF32 	\
						PRCM_BASE_EASIL1 + 2918
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateGet32      PRCM_BASE_EASIL1 + 2919
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateIsMem_on32 PRCM_BASE_EASIL1 + 2920
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateIsMem_ret32PRCM_BASE_EASIL1 + 2921
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateIsRES32    PRCM_BASE_EASIL1 + 2922
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateIsMem_OFF32PRCM_BASE_EASIL1 + 2923
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateWrite32    PRCM_BASE_EASIL1 + 2924
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateWriteMem_on32 	\
						PRCM_BASE_EASIL1 + 2925
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateWriteMem_ret32 	\
						PRCM_BASE_EASIL1 + 2926
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateWriteRES32 	\
						PRCM_BASE_EASIL1 + 2927
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateWriteMem_OFF32 	\
						PRCM_BASE_EASIL1 + 2928
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3ONStateSet32      PRCM_BASE_EASIL1 + 2929
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateRead32     PRCM_BASE_EASIL1 + 2930
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateReadIsMem_on32 	\
						PRCM_BASE_EASIL1 + 2931
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateReadIsMem_ret32 	\
						PRCM_BASE_EASIL1 + 2932
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateReadIsRES32 	\
						PRCM_BASE_EASIL1 + 2933
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateReadIsMem_OFF32 	\
						PRCM_BASE_EASIL1 + 2934
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateGet32      PRCM_BASE_EASIL1 + 2935
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateIsMem_on32 PRCM_BASE_EASIL1 + 2936
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateIsMem_ret32	\
						PRCM_BASE_EASIL1 + 2937
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateIsRES32    PRCM_BASE_EASIL1 + 2938
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateIsMem_OFF32	\
						PRCM_BASE_EASIL1 + 2939
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateWrite32    PRCM_BASE_EASIL1 + 2940
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateWriteMem_on32 	\
						PRCM_BASE_EASIL1 + 2941
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateWriteMem_ret32 	\
						PRCM_BASE_EASIL1 + 2942
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateWriteRES32 PRCM_BASE_EASIL1 + 2943
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateWriteMem_OFF32 	\
						PRCM_BASE_EASIL1 + 2944
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2ONStateSet32      PRCM_BASE_EASIL1 + 2945
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateRead32     PRCM_BASE_EASIL1 + 2946
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateReadIsMem_on32 \
						PRCM_BASE_EASIL1 + 2947
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateReadIsMem_ret32 	\
						PRCM_BASE_EASIL1 + 2948
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateReadIsRES32  	\
						PRCM_BASE_EASIL1 + 2949
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateReadIsMem_OFF32 	\
						PRCM_BASE_EASIL1 + 2950
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateGet32      PRCM_BASE_EASIL1 + 2951
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateIsMem_on32 PRCM_BASE_EASIL1 + 2952
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateIsMem_ret32	\
						PRCM_BASE_EASIL1 + 2953
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateIsRES32    PRCM_BASE_EASIL1 + 2954
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateIsMem_OFF32	\
						PRCM_BASE_EASIL1 + 2955
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateWrite32    PRCM_BASE_EASIL1 + 2956
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateWriteMem_on32 	\
						PRCM_BASE_EASIL1 + 2957
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateWriteMem_ret32  	\
						PRCM_BASE_EASIL1 + 2958
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateWriteRES32 PRCM_BASE_EASIL1 + 2959
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateWriteMem_OFF32 	\
						PRCM_BASE_EASIL1 + 2960
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1ONStateSet32      PRCM_BASE_EASIL1 + 2961
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateRead32    PRCM_BASE_EASIL1 + 2962
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateReadIsmem_off32  	\
						PRCM_BASE_EASIL1 + 2963
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateReadIsmem_ret32  	\
						PRCM_BASE_EASIL1 + 2964
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateGet32     PRCM_BASE_EASIL1 + 2965
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateIsmem_off32  	\
						PRCM_BASE_EASIL1 + 2966
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateIsmem_ret32  	\
						PRCM_BASE_EASIL1 + 2967
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateWrite32   PRCM_BASE_EASIL1 + 2968
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateWritemem_off32  	\
						PRCM_BASE_EASIL1 + 2969
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateWritemem_ret32  	\
						PRCM_BASE_EASIL1 + 2970
#define EASIL1_PRCMPM_PWSTCTRL_COREMem3RETStateSet32     PRCM_BASE_EASIL1 + 2971
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateRead32    PRCM_BASE_EASIL1 + 2972
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateReadIsmem_off32 	\
						PRCM_BASE_EASIL1 + 2973
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateReadIsmem_ret32  	\
						PRCM_BASE_EASIL1 + 2974
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateGet32     PRCM_BASE_EASIL1 + 2975
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateIsmem_off32 	\
						PRCM_BASE_EASIL1 + 2976
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateIsmem_ret32  	\
						PRCM_BASE_EASIL1 + 2977
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateWrite32   PRCM_BASE_EASIL1 + 2978
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateWritemem_off32 	\
						PRCM_BASE_EASIL1 + 2979
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateWritemem_ret32 	\
						PRCM_BASE_EASIL1 + 2980
#define EASIL1_PRCMPM_PWSTCTRL_COREMem2RETStateSet32     PRCM_BASE_EASIL1 + 2981
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateRead32    PRCM_BASE_EASIL1 + 2982
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateReadIsmem_off32 	\
						PRCM_BASE_EASIL1 + 2983
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateReadIsmem_ret32 	\
						PRCM_BASE_EASIL1 + 2984
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateGet32     PRCM_BASE_EASIL1 + 2985
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateIsmem_off32  	\
						PRCM_BASE_EASIL1 + 2986
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateIsmem_ret32   \
						PRCM_BASE_EASIL1 + 2987
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateWrite32   PRCM_BASE_EASIL1 + 2988
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateWritemem_off32  \
						PRCM_BASE_EASIL1 + 2989
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateWritemem_ret32   \
						PRCM_BASE_EASIL1 + 2990
#define EASIL1_PRCMPM_PWSTCTRL_COREMem1RETStateSet32     PRCM_BASE_EASIL1 + 2991
#define EASIL1_PRCMPM_PWSTCTRL_CORELogicRETStateRead32   PRCM_BASE_EASIL1 + 2992
#define EASIL1_PRCMPM_PWSTCTRL_CORELogicRETStateReadIslogic_ret32  \
						PRCM_BASE_EASIL1 + 2993
#define EASIL1_PRCMPM_PWSTCTRL_CORELogicRETStateGet32    PRCM_BASE_EASIL1 + 2994
#define EASIL1_PRCMPM_PWSTCTRL_CORELogicRETStateIslogic_ret32   \
						PRCM_BASE_EASIL1 + 2995
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateRead32      PRCM_BASE_EASIL1 + 2996
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateReadIsON32  PRCM_BASE_EASIL1 + 2997
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateReadIsRET32 PRCM_BASE_EASIL1 + 2998
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateReadIsReserved32   \
						PRCM_BASE_EASIL1 + 2999
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateReadIsOFF32 PRCM_BASE_EASIL1 + 3000
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateGet32       PRCM_BASE_EASIL1 + 3001
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateIsON32      PRCM_BASE_EASIL1 + 3002
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateIsRET32     PRCM_BASE_EASIL1 + 3003
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateIsReserved32	\
						PRCM_BASE_EASIL1 + 3004
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateIsOFF32     PRCM_BASE_EASIL1 + 3005
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateWrite32     PRCM_BASE_EASIL1 + 3006
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateWriteON32   PRCM_BASE_EASIL1 + 3007
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateWriteRET32  PRCM_BASE_EASIL1 + 3008
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateWriteReserved32     \
						PRCM_BASE_EASIL1 + 3009
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateWriteOFF32  PRCM_BASE_EASIL1 + 3010
#define EASIL1_PRCMPM_PWSTCTRL_COREPowerStateSet32       PRCM_BASE_EASIL1 + 3011
#define EASIL1_PRCMPM_PWSTST_COREReadRegister32          PRCM_BASE_EASIL1 + 3012
#define EASIL1_PRCMPM_PWSTST_COREInTransitionRead32      PRCM_BASE_EASIL1 + 3013
#define EASIL1_PRCMPM_PWSTST_COREInTransitionReadIsNo32  PRCM_BASE_EASIL1 + 3014
#define EASIL1_PRCMPM_PWSTST_COREInTransitionReadIsOngoing32    \
						PRCM_BASE_EASIL1 + 3015
#define EASIL1_PRCMPM_PWSTST_COREInTransitionGet32       PRCM_BASE_EASIL1 + 3016
#define EASIL1_PRCMPM_PWSTST_COREInTransitionIsNo32      PRCM_BASE_EASIL1 + 3017
#define EASIL1_PRCMPM_PWSTST_COREInTransitionIsOngoing32 PRCM_BASE_EASIL1 + 3018
#define EASIL1_PRCMPM_PWSTST_COREClkActivityRead32       PRCM_BASE_EASIL1 + 3019
#define EASIL1_PRCMPM_PWSTST_COREClkActivityReadIsInact32	\
						PRCM_BASE_EASIL1 + 3020
#define EASIL1_PRCMPM_PWSTST_COREClkActivityReadIsAct32  PRCM_BASE_EASIL1 + 3021
#define EASIL1_PRCMPM_PWSTST_COREClkActivityGet32        PRCM_BASE_EASIL1 + 3022
#define EASIL1_PRCMPM_PWSTST_COREClkActivityIsInact32    PRCM_BASE_EASIL1 + 3023
#define EASIL1_PRCMPM_PWSTST_COREClkActivityIsAct32      PRCM_BASE_EASIL1 + 3024
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStRead32       PRCM_BASE_EASIL1 + 3025
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStReadIsON32   PRCM_BASE_EASIL1 + 3026
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStReadIsRET32  PRCM_BASE_EASIL1 + 3027
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStReadIsReserved32    \
						PRCM_BASE_EASIL1 + 3028
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStReadIsOFF32  PRCM_BASE_EASIL1 + 3029
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStGet32        PRCM_BASE_EASIL1 + 3030
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStIsON32       PRCM_BASE_EASIL1 + 3031
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStIsRET32      PRCM_BASE_EASIL1 + 3032
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStIsReserved32 PRCM_BASE_EASIL1 + 3033
#define EASIL1_PRCMPM_PWSTST_COREMem3StateStIsOFF32      PRCM_BASE_EASIL1 + 3034
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStRead32       PRCM_BASE_EASIL1 + 3035
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStReadIsON32   PRCM_BASE_EASIL1 + 3036
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStReadIsRET32  PRCM_BASE_EASIL1 + 3037
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStReadIsReserved32      \
						PRCM_BASE_EASIL1 + 3038
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStReadIsOFF32  PRCM_BASE_EASIL1 + 3039
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStGet32        PRCM_BASE_EASIL1 + 3040
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStIsON32       PRCM_BASE_EASIL1 + 3041
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStIsRET32      PRCM_BASE_EASIL1 + 3042
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStIsReserved32 PRCM_BASE_EASIL1 + 3043
#define EASIL1_PRCMPM_PWSTST_COREMem2StateStIsOFF32      PRCM_BASE_EASIL1 + 3044
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStRead32       PRCM_BASE_EASIL1 + 3045
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStReadIsON32   PRCM_BASE_EASIL1 + 3046
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStReadIsRET32  PRCM_BASE_EASIL1 + 3047
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStReadIsReserved32    \
						PRCM_BASE_EASIL1 + 3048
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStReadIsOFF32  PRCM_BASE_EASIL1 + 3049
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStGet32        PRCM_BASE_EASIL1 + 3050
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStIsON32       PRCM_BASE_EASIL1 + 3051
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStIsRET32      PRCM_BASE_EASIL1 + 3052
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStIsReserved32 PRCM_BASE_EASIL1 + 3053
#define EASIL1_PRCMPM_PWSTST_COREMem1StateStIsOFF32      PRCM_BASE_EASIL1 + 3054
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredRead32  PRCM_BASE_EASIL1 + 3055
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredReadIsON32     \
						PRCM_BASE_EASIL1 + 3056
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredReadIsRET32    \
						PRCM_BASE_EASIL1 + 3057
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredReadIsReserved32 \
						PRCM_BASE_EASIL1 + 3058
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredReadIsOFF32    \
						PRCM_BASE_EASIL1 + 3059
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredGet32   PRCM_BASE_EASIL1 + 3060
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredIsON32  PRCM_BASE_EASIL1 + 3061
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredIsRET32 PRCM_BASE_EASIL1 + 3062
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredIsReserved32    \
						PRCM_BASE_EASIL1 + 3063
#define EASIL1_PRCMPM_PWSTST_CORELastStateEnteredIsOFF32 PRCM_BASE_EASIL1 + 3064
#define EASIL1_PRCMCM_FCLKEN_GFXReadRegister32           PRCM_BASE_EASIL1 + 3065
#define EASIL1_PRCMCM_FCLKEN_GFXWriteRegister32          PRCM_BASE_EASIL1 + 3066
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DRead32              PRCM_BASE_EASIL1 + 3067
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DReadIsFCk_DIS32     PRCM_BASE_EASIL1 + 3068
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DReadIsFCk_EN32      PRCM_BASE_EASIL1 + 3069
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DGet32               PRCM_BASE_EASIL1 + 3070
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DIsFCk_DIS32         PRCM_BASE_EASIL1 + 3071
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DIsFCk_EN32          PRCM_BASE_EASIL1 + 3072
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DWrite32             PRCM_BASE_EASIL1 + 3073
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DWriteFCk_DIS32      PRCM_BASE_EASIL1 + 3074
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DWriteFCk_EN32       PRCM_BASE_EASIL1 + 3075
#define EASIL1_PRCMCM_FCLKEN_GFXEN_3DSet32               PRCM_BASE_EASIL1 + 3076
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DRead32              PRCM_BASE_EASIL1 + 3077
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DReadIsFCk_DIS32     PRCM_BASE_EASIL1 + 3078
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DReadIsFCk_EN32      PRCM_BASE_EASIL1 + 3079
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DGet32               PRCM_BASE_EASIL1 + 3080
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DIsFCk_DIS32         PRCM_BASE_EASIL1 + 3081
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DIsFCk_EN32          PRCM_BASE_EASIL1 + 3082
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DWrite32             PRCM_BASE_EASIL1 + 3083
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DWriteFCk_DIS32      PRCM_BASE_EASIL1 + 3084
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DWriteFCk_EN32       PRCM_BASE_EASIL1 + 3085
#define EASIL1_PRCMCM_FCLKEN_GFXEN_2DSet32               PRCM_BASE_EASIL1 + 3086
#define EASIL1_PRCMCM_ICLKEN_GFXReadRegister32           PRCM_BASE_EASIL1 + 3087
#define EASIL1_PRCMCM_ICLKEN_GFXWriteRegister32          PRCM_BASE_EASIL1 + 3088
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXRead32             PRCM_BASE_EASIL1 + 3089
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXReadIsICk_DIS32    PRCM_BASE_EASIL1 + 3090
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXReadIsICk_EN32     PRCM_BASE_EASIL1 + 3091
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXGet32              PRCM_BASE_EASIL1 + 3092
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXIsICk_DIS32        PRCM_BASE_EASIL1 + 3093
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXIsICk_EN32         PRCM_BASE_EASIL1 + 3094
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXWrite32            PRCM_BASE_EASIL1 + 3095
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXWriteICk_DIS32     PRCM_BASE_EASIL1 + 3096
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXWriteICk_EN32      PRCM_BASE_EASIL1 + 3097
#define EASIL1_PRCMCM_ICLKEN_GFXEN_GFXSet32              PRCM_BASE_EASIL1 + 3098
#define EASIL1_PRCMCM_IDLEST_GFXReadRegister32           PRCM_BASE_EASIL1 + 3099
#define EASIL1_PRCMCM_IDLEST_GFXST_GFXRead32             PRCM_BASE_EASIL1 + 3100
#define EASIL1_PRCMCM_IDLEST_GFXST_GFXReadIsIs_Standby32 PRCM_BASE_EASIL1 + 3101
#define EASIL1_PRCMCM_IDLEST_GFXST_GFXReadIsIs_act32     PRCM_BASE_EASIL1 + 3102
#define EASIL1_PRCMCM_IDLEST_GFXST_GFXGet32              PRCM_BASE_EASIL1 + 3103
#define EASIL1_PRCMCM_IDLEST_GFXST_GFXIsIs_Standby32     PRCM_BASE_EASIL1 + 3104
#define EASIL1_PRCMCM_IDLEST_GFXST_GFXIsIs_act32         PRCM_BASE_EASIL1 + 3105
#define EASIL1_PRCMCM_CLKSEL_GFXReadRegister32           PRCM_BASE_EASIL1 + 3106
#define EASIL1_PRCMCM_CLKSEL_GFXWriteRegister32          PRCM_BASE_EASIL1 + 3107
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXRead32         PRCM_BASE_EASIL1 + 3108
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXReadIssel032   PRCM_BASE_EASIL1 + 3109
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXReadIssel132   PRCM_BASE_EASIL1 + 3110
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXReadIssel232   PRCM_BASE_EASIL1 + 3111
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXReadIssel332   PRCM_BASE_EASIL1 + 3112
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXReadIssel432   PRCM_BASE_EASIL1 + 3113
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXGet32          PRCM_BASE_EASIL1 + 3114
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXIssel032       PRCM_BASE_EASIL1 + 3115
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXIssel132       PRCM_BASE_EASIL1 + 3116
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXIssel232       PRCM_BASE_EASIL1 + 3117
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXIssel332       PRCM_BASE_EASIL1 + 3118
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXIssel432       PRCM_BASE_EASIL1 + 3119
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXWrite32        PRCM_BASE_EASIL1 + 3120
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXWritesel032    PRCM_BASE_EASIL1 + 3121
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXWritesel132    PRCM_BASE_EASIL1 + 3122
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXWritesel232    PRCM_BASE_EASIL1 + 3123
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXWritesel332    PRCM_BASE_EASIL1 + 3124
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXWritesel432    PRCM_BASE_EASIL1 + 3125
#define EASIL1_PRCMCM_CLKSEL_GFXCLKSEL_GFXSet32          PRCM_BASE_EASIL1 + 3126
#define EASIL1_PRCMCM_CLKSTCTRL_GFXReadRegister32        PRCM_BASE_EASIL1 + 3127
#define EASIL1_PRCMCM_CLKSTCTRL_GFXWriteRegister32       PRCM_BASE_EASIL1 + 3128
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXRead32   PRCM_BASE_EASIL1 + 3129
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXReadIsAUTODIS32   \
						PRCM_BASE_EASIL1 + 3130
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXReadIsAUTOEN32     \
						PRCM_BASE_EASIL1 + 3131
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXGet32    PRCM_BASE_EASIL1 + 3132
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXIsAUTODIS32    \
						PRCM_BASE_EASIL1 + 3133
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXIsAUTOEN32     \
						PRCM_BASE_EASIL1 + 3134
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXWrite32  PRCM_BASE_EASIL1 + 3135
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXWriteAUTODIS32     \
						PRCM_BASE_EASIL1 + 3136
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXWriteAUTOEN32    \
						PRCM_BASE_EASIL1 + 3137
#define EASIL1_PRCMCM_CLKSTCTRL_GFXAutostate_GFXSet32    PRCM_BASE_EASIL1 + 3138
#define EASIL1_PRCMRM_RSTCTRL_GFXReadRegister32          PRCM_BASE_EASIL1 + 3139
#define EASIL1_PRCMRM_RSTCTRL_GFXWriteRegister32         PRCM_BASE_EASIL1 + 3140
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstRead32           PRCM_BASE_EASIL1 + 3141
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstReadIsClr_rst32  PRCM_BASE_EASIL1 + 3142
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstReadIsRst32      PRCM_BASE_EASIL1 + 3143
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstGet32            PRCM_BASE_EASIL1 + 3144
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstIsClr_rst32      PRCM_BASE_EASIL1 + 3145
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstIsRst32          PRCM_BASE_EASIL1 + 3146
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstWrite32          PRCM_BASE_EASIL1 + 3147
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstWriteClr_rst32   PRCM_BASE_EASIL1 + 3148
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstWriteRst32       PRCM_BASE_EASIL1 + 3149
#define EASIL1_PRCMRM_RSTCTRL_GFXGFX_rstSet32            PRCM_BASE_EASIL1 + 3150
#define EASIL1_PRCMRM_RSTST_GFXReadRegister32            PRCM_BASE_EASIL1 + 3151
#define EASIL1_PRCMRM_RSTST_GFXWriteRegister32           PRCM_BASE_EASIL1 + 3152
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstRead32          PRCM_BASE_EASIL1 + 3153
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstReadIsNo_rst32  PRCM_BASE_EASIL1 + 3154
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstReadIsIs_rst32  PRCM_BASE_EASIL1 + 3155
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstGet32           PRCM_BASE_EASIL1 + 3156
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstIsNo_rst32      PRCM_BASE_EASIL1 + 3157
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstIsIs_rst32      PRCM_BASE_EASIL1 + 3158
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstWrite32         PRCM_BASE_EASIL1 + 3159
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstWriteNo_rst32   PRCM_BASE_EASIL1 + 3160
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstWriteSt_un_w32  PRCM_BASE_EASIL1 + 3161
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstWriteIs_rst32   PRCM_BASE_EASIL1 + 3162
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstWriteSt_rst_w32 PRCM_BASE_EASIL1 + 3163
#define EASIL1_PRCMRM_RSTST_GFXGFX_sw_rstSet32           PRCM_BASE_EASIL1 + 3164
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstRead32      PRCM_BASE_EASIL1 + 3165
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstReadIsNo_rst32     \
						PRCM_BASE_EASIL1 + 3166
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstReadIsIs_rst32    \
						PRCM_BASE_EASIL1 + 3167
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstGet32       PRCM_BASE_EASIL1 + 3168
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstIsNo_rst32  PRCM_BASE_EASIL1 + 3169
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstIsIs_rst32  PRCM_BASE_EASIL1 + 3170
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstWrite32     PRCM_BASE_EASIL1 + 3171
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstWriteNo_rst32      \
						PRCM_BASE_EASIL1 + 3172
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstWriteSt_un_w32  \
						PRCM_BASE_EASIL1 + 3173
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstWriteIs_rst32  \
						PRCM_BASE_EASIL1 + 3174
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 3175
#define EASIL1_PRCMRM_RSTST_GFXDomainWkup_rstSet32       PRCM_BASE_EASIL1 + 3176
#define EASIL1_PRCMPM_WKDEP_GFXReadRegister32            PRCM_BASE_EASIL1 + 3177
#define EASIL1_PRCMPM_WKDEP_GFXWriteRegister32           PRCM_BASE_EASIL1 + 3178
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPRead32           PRCM_BASE_EASIL1 + 3179
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPReadIsWK_DIS32   PRCM_BASE_EASIL1 + 3180
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPReadIsWK_EN32    PRCM_BASE_EASIL1 + 3181
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPGet32            PRCM_BASE_EASIL1 + 3182
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPIsWK_DIS32       PRCM_BASE_EASIL1 + 3183
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPIsWK_EN32        PRCM_BASE_EASIL1 + 3184
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPWrite32          PRCM_BASE_EASIL1 + 3185
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPWriteWK_DIS32    PRCM_BASE_EASIL1 + 3186
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPWriteWK_EN32     PRCM_BASE_EASIL1 + 3187
#define EASIL1_PRCMPM_WKDEP_GFXEN_WAKEUPSet32            PRCM_BASE_EASIL1 + 3188
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPURead32              PRCM_BASE_EASIL1 + 3189
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPUReadIsWK_DIS32      PRCM_BASE_EASIL1 + 3190
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPUReadIsWK_EN32       PRCM_BASE_EASIL1 + 3191
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPUGet32               PRCM_BASE_EASIL1 + 3192
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPUIsWK_DIS32          PRCM_BASE_EASIL1 + 3193
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPUIsWK_EN32           PRCM_BASE_EASIL1 + 3194
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPUWrite32             PRCM_BASE_EASIL1 + 3195
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPUWriteWK_DIS32       PRCM_BASE_EASIL1 + 3196
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPUWriteWK_EN32        PRCM_BASE_EASIL1 + 3197
#define EASIL1_PRCMPM_WKDEP_GFXEN_MPUSet32               PRCM_BASE_EASIL1 + 3198
#define EASIL1_PRCMPM_WKDEP_GFXEN_CORERead32             PRCM_BASE_EASIL1 + 3199
#define EASIL1_PRCMPM_WKDEP_GFXEN_COREReadIsWK_DIS32     PRCM_BASE_EASIL1 + 3200
#define EASIL1_PRCMPM_WKDEP_GFXEN_COREReadIsWK_EN32      PRCM_BASE_EASIL1 + 3201
#define EASIL1_PRCMPM_WKDEP_GFXEN_COREGet32              PRCM_BASE_EASIL1 + 3202
#define EASIL1_PRCMPM_WKDEP_GFXEN_COREIsWK_DIS32         PRCM_BASE_EASIL1 + 3203
#define EASIL1_PRCMPM_WKDEP_GFXEN_COREIsWK_EN32          PRCM_BASE_EASIL1 + 3204
#define EASIL1_PRCMPM_WKDEP_GFXEN_COREWrite32            PRCM_BASE_EASIL1 + 3205
#define EASIL1_PRCMPM_WKDEP_GFXEN_COREWriteWK_DIS32      PRCM_BASE_EASIL1 + 3206
#define EASIL1_PRCMPM_WKDEP_GFXEN_COREWriteWK_EN32       PRCM_BASE_EASIL1 + 3207
#define EASIL1_PRCMPM_WKDEP_GFXEN_CORESet32              PRCM_BASE_EASIL1 + 3208
#define EASIL1_PRCMPM_PWSTCTRL_GFXReadRegister32         PRCM_BASE_EASIL1 + 3209
#define EASIL1_PRCMPM_PWSTCTRL_GFXWriteRegister32        PRCM_BASE_EASIL1 + 3210
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateRead32       PRCM_BASE_EASIL1 + 3211
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateReadIsAuto32 PRCM_BASE_EASIL1 + 3212
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateReadIsStart32	\
						PRCM_BASE_EASIL1 + 3213
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateGet32        PRCM_BASE_EASIL1 + 3214
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateIsAuto32     PRCM_BASE_EASIL1 + 3215
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateIsStart32    PRCM_BASE_EASIL1 + 3216
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateWrite32      PRCM_BASE_EASIL1 + 3217
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateWriteAuto32  PRCM_BASE_EASIL1 + 3218
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateWriteStart32 PRCM_BASE_EASIL1 + 3219
#define EASIL1_PRCMPM_PWSTCTRL_GFXForceStateSet32        PRCM_BASE_EASIL1 + 3220
#define EASIL1_PRCMPM_PWSTCTRL_GFXMemONStateRead32       PRCM_BASE_EASIL1 + 3221
#define EASIL1_PRCMPM_PWSTCTRL_GFXMemONStateReadIsMem_on32   \
						PRCM_BASE_EASIL1 + 3222
#define EASIL1_PRCMPM_PWSTCTRL_GFXMemONStateGet32        PRCM_BASE_EASIL1 + 3223
#define EASIL1_PRCMPM_PWSTCTRL_GFXMemONStateIsMem_on32   PRCM_BASE_EASIL1 + 3224
#define EASIL1_PRCMPM_PWSTCTRL_GFXMemRETStateRead32      PRCM_BASE_EASIL1 + 3225
#define EASIL1_PRCMPM_PWSTCTRL_GFXMemRETStateReadIsmem_ret32    \
						PRCM_BASE_EASIL1 + 3226
#define EASIL1_PRCMPM_PWSTCTRL_GFXMemRETStateGet32       PRCM_BASE_EASIL1 + 3227
#define EASIL1_PRCMPM_PWSTCTRL_GFXMemRETStateIsmem_ret32 PRCM_BASE_EASIL1 + 3228
#define EASIL1_PRCMPM_PWSTCTRL_GFXLogicRETStateRead32    PRCM_BASE_EASIL1 + 3229
#define EASIL1_PRCMPM_PWSTCTRL_GFXLogicRETStateReadIslogic_ret32   \
						PRCM_BASE_EASIL1 + 3230
#define EASIL1_PRCMPM_PWSTCTRL_GFXLogicRETStateGet32     PRCM_BASE_EASIL1 + 3231
#define EASIL1_PRCMPM_PWSTCTRL_GFXLogicRETStateIslogic_ret32     \
						PRCM_BASE_EASIL1 + 3232
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateRead32       PRCM_BASE_EASIL1 + 3233
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateReadIsON32   PRCM_BASE_EASIL1 + 3234
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateReadIsRET32  PRCM_BASE_EASIL1 + 3235
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateReadIsReserved32    \
						PRCM_BASE_EASIL1 + 3236
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateReadIsOFF32  PRCM_BASE_EASIL1 + 3237
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateGet32        PRCM_BASE_EASIL1 + 3238
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateIsON32       PRCM_BASE_EASIL1 + 3239
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateIsRET32      PRCM_BASE_EASIL1 + 3240
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateIsReserved32 PRCM_BASE_EASIL1 + 3241
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateIsOFF32      PRCM_BASE_EASIL1 + 3242
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateWrite32      PRCM_BASE_EASIL1 + 3243
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateWriteON32    PRCM_BASE_EASIL1 + 3244
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateWriteRET32   PRCM_BASE_EASIL1 + 3245
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateWriteReserved32      \
						PRCM_BASE_EASIL1 + 3246
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateWriteOFF32   PRCM_BASE_EASIL1 + 3247
#define EASIL1_PRCMPM_PWSTCTRL_GFXPowerStateSet32        PRCM_BASE_EASIL1 + 3248
#define EASIL1_PRCMPM_PWSTST_GFXReadRegister32           PRCM_BASE_EASIL1 + 3249
#define EASIL1_PRCMPM_PWSTST_GFXInTransitionRead32       PRCM_BASE_EASIL1 + 3250
#define EASIL1_PRCMPM_PWSTST_GFXInTransitionReadIsNo32   PRCM_BASE_EASIL1 + 3251
#define EASIL1_PRCMPM_PWSTST_GFXInTransitionReadIsOngoing32     \
						PRCM_BASE_EASIL1 + 3252
#define EASIL1_PRCMPM_PWSTST_GFXInTransitionGet32        PRCM_BASE_EASIL1 + 3253
#define EASIL1_PRCMPM_PWSTST_GFXInTransitionIsNo32       PRCM_BASE_EASIL1 + 3254
#define EASIL1_PRCMPM_PWSTST_GFXInTransitionIsOngoing32  PRCM_BASE_EASIL1 + 3255
#define EASIL1_PRCMPM_PWSTST_GFXClkActivityRead32        PRCM_BASE_EASIL1 + 3256
#define EASIL1_PRCMPM_PWSTST_GFXClkActivityReadIsInact32 PRCM_BASE_EASIL1 + 3257
#define EASIL1_PRCMPM_PWSTST_GFXClkActivityReadIsAct32   PRCM_BASE_EASIL1 + 3258
#define EASIL1_PRCMPM_PWSTST_GFXClkActivityGet32         PRCM_BASE_EASIL1 + 3259
#define EASIL1_PRCMPM_PWSTST_GFXClkActivityIsInact32     PRCM_BASE_EASIL1 + 3260
#define EASIL1_PRCMPM_PWSTST_GFXClkActivityIsAct32       PRCM_BASE_EASIL1 + 3261
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStRead32       PRCM_BASE_EASIL1 + 3262
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStReadIsON32   PRCM_BASE_EASIL1 + 3263
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStReadIsRET32  PRCM_BASE_EASIL1 + 3264
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStReadIsReserved32     \
						PRCM_BASE_EASIL1 + 3265
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStReadIsOFF32  PRCM_BASE_EASIL1 + 3266
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStGet32        PRCM_BASE_EASIL1 + 3267
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStIsON32       PRCM_BASE_EASIL1 + 3268
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStIsRET32      PRCM_BASE_EASIL1 + 3269
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStIsReserved32 PRCM_BASE_EASIL1 + 3270
#define EASIL1_PRCMPM_PWSTST_GFXPowerStateStIsOFF32      PRCM_BASE_EASIL1 + 3271
#define EASIL1_PRCMCM_FCLKEN_WKUPReadRegister32          PRCM_BASE_EASIL1 + 3272
#define EASIL1_PRCMCM_FCLKEN_WKUPWriteRegister32         PRCM_BASE_EASIL1 + 3273
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTRead32        PRCM_BASE_EASIL1 + 3274
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTReadIsFCk_DIS32  \
						PRCM_BASE_EASIL1 + 3275
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTReadIsFCk_EN32	\
						PRCM_BASE_EASIL1 + 3276
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTGet32         PRCM_BASE_EASIL1 + 3277
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTIsFCk_DIS32   PRCM_BASE_EASIL1 + 3278
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTIsFCk_EN32    PRCM_BASE_EASIL1 + 3279
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTWrite32       PRCM_BASE_EASIL1 + 3280
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTWriteFCk_DIS32	\
						PRCM_BASE_EASIL1 + 3281
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTWriteFCk_EN32 PRCM_BASE_EASIL1 + 3282
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_MPU_WDTSet32         PRCM_BASE_EASIL1 + 3283
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsRead32          PRCM_BASE_EASIL1 + 3284
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsReadIsFCk_DIS32 PRCM_BASE_EASIL1 + 3285
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsReadIsFCk_EN32  PRCM_BASE_EASIL1 + 3286
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsGet32           PRCM_BASE_EASIL1 + 3287
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsIsFCk_DIS32     PRCM_BASE_EASIL1 + 3288
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsIsFCk_EN32      PRCM_BASE_EASIL1 + 3289
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsWrite32         PRCM_BASE_EASIL1 + 3290
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsWriteFCk_DIS32  PRCM_BASE_EASIL1 + 3291
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsWriteFCk_EN32   PRCM_BASE_EASIL1 + 3292
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPIOsSet32           PRCM_BASE_EASIL1 + 3293
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1Read32           PRCM_BASE_EASIL1 + 3294
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1ReadIsFCk_DIS32  PRCM_BASE_EASIL1 + 3295
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1ReadIsFCk_EN32   PRCM_BASE_EASIL1 + 3296
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1Get32            PRCM_BASE_EASIL1 + 3297
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1IsFCk_DIS32      PRCM_BASE_EASIL1 + 3298
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1IsFCk_EN32       PRCM_BASE_EASIL1 + 3299
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1Write32          PRCM_BASE_EASIL1 + 3300
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1WriteFCk_DIS32   PRCM_BASE_EASIL1 + 3301
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1WriteFCk_EN32    PRCM_BASE_EASIL1 + 3302
#define EASIL1_PRCMCM_FCLKEN_WKUPEN_GPT1Set32            PRCM_BASE_EASIL1 + 3303
#define EASIL1_PRCMCM_ICLKEN_WKUPReadRegister32          PRCM_BASE_EASIL1 + 3304
#define EASIL1_PRCMCM_ICLKEN_WKUPWriteRegister32         PRCM_BASE_EASIL1 + 3305
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLRead32       PRCM_BASE_EASIL1 + 3306
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLReadIsICk_DIS32  \
						PRCM_BASE_EASIL1 + 3307
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLReadIsICk_EN32  \
						PRCM_BASE_EASIL1 + 3308
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLGet32        PRCM_BASE_EASIL1 + 3309
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLIsICk_DIS32  PRCM_BASE_EASIL1 + 3310
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLIsICk_EN32   PRCM_BASE_EASIL1 + 3311
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLWrite32      PRCM_BASE_EASIL1 + 3312
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLWriteICk_DIS32     \
						PRCM_BASE_EASIL1 + 3313
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLWriteICk_EN32	\
						PRCM_BASE_EASIL1 + 3314
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_OMAPCTRLSet32        PRCM_BASE_EASIL1 + 3315
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1Read32           PRCM_BASE_EASIL1 + 3316
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1ReadIsICk_DIS32  PRCM_BASE_EASIL1 + 3317
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1ReadIsICk_EN32   PRCM_BASE_EASIL1 + 3318
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1Get32            PRCM_BASE_EASIL1 + 3319
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1IsICk_DIS32      PRCM_BASE_EASIL1 + 3320
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1IsICk_EN32       PRCM_BASE_EASIL1 + 3321
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1Write32          PRCM_BASE_EASIL1 + 3322
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1WriteICk_DIS32   PRCM_BASE_EASIL1 + 3323
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1WriteICk_EN32    PRCM_BASE_EASIL1 + 3324
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_WDT1Set32            PRCM_BASE_EASIL1 + 3325
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTRead32        PRCM_BASE_EASIL1 + 3326
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTReadIsICk_DIS32     \
						PRCM_BASE_EASIL1 + 3327
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTReadIsICk_EN32	\
						PRCM_BASE_EASIL1 + 3328
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTGet32         PRCM_BASE_EASIL1 + 3329
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTIsICk_DIS32   PRCM_BASE_EASIL1 + 3330
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTIsICk_EN32    PRCM_BASE_EASIL1 + 3331
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTWrite32       PRCM_BASE_EASIL1 + 3332
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTWriteICk_DIS32	\
						PRCM_BASE_EASIL1 + 3333
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTWriteICk_EN32 PRCM_BASE_EASIL1 + 3334
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_MPU_WDTSet32         PRCM_BASE_EASIL1 + 3335
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsRead32          PRCM_BASE_EASIL1 + 3336
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsReadIsICk_DIS32 PRCM_BASE_EASIL1 + 3337
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsReadIsICk_EN32  PRCM_BASE_EASIL1 + 3338
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsGet32           PRCM_BASE_EASIL1 + 3339
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsIsICk_DIS32     PRCM_BASE_EASIL1 + 3340
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsIsICk_EN32      PRCM_BASE_EASIL1 + 3341
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsWrite32         PRCM_BASE_EASIL1 + 3342
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsWriteICk_DIS32  PRCM_BASE_EASIL1 + 3343
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsWriteICk_EN32   PRCM_BASE_EASIL1 + 3344
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPIOsSet32           PRCM_BASE_EASIL1 + 3345
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCRead32        PRCM_BASE_EASIL1 + 3346
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCReadIsICk_DIS32     \
						PRCM_BASE_EASIL1 + 3347
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCReadIsICk_EN32	\
						PRCM_BASE_EASIL1 + 3348
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCGet32         PRCM_BASE_EASIL1 + 3349
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCIsICk_DIS32   PRCM_BASE_EASIL1 + 3350
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCIsICk_EN32    PRCM_BASE_EASIL1 + 3351
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCWrite32       PRCM_BASE_EASIL1 + 3352
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCWriteICk_DIS32	\
						PRCM_BASE_EASIL1 + 3353
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCWriteICk_EN32 PRCM_BASE_EASIL1 + 3354
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_32KSYNCSet32         PRCM_BASE_EASIL1 + 3355
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1Read32           PRCM_BASE_EASIL1 + 3356
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1ReadIsICk_DIS32  PRCM_BASE_EASIL1 + 3357
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1ReadIsICk_EN32   PRCM_BASE_EASIL1 + 3358
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1Get32            PRCM_BASE_EASIL1 + 3359
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1IsICk_DIS32      PRCM_BASE_EASIL1 + 3360
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1IsICk_EN32       PRCM_BASE_EASIL1 + 3361
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1Write32          PRCM_BASE_EASIL1 + 3362
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1WriteICk_DIS32   PRCM_BASE_EASIL1 + 3363
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1WriteICk_EN32    PRCM_BASE_EASIL1 + 3364
#define EASIL1_PRCMCM_ICLKEN_WKUPEN_GPT1Set32            PRCM_BASE_EASIL1 + 3365
#define EASIL1_PRCMCM_IDLEST_WKUPReadRegister32          PRCM_BASE_EASIL1 + 3366
#define EASIL1_PRCMCM_IDLEST_WKUPWriteRegister32         PRCM_BASE_EASIL1 + 3367
#define EASIL1_PRCMCM_IDLEST_WKUPST_OMAPCTRLRead32       PRCM_BASE_EASIL1 + 3368
#define EASIL1_PRCMCM_IDLEST_WKUPST_OMAPCTRLReadIsIs_idle32   \
						PRCM_BASE_EASIL1 + 3369
#define EASIL1_PRCMCM_IDLEST_WKUPST_OMAPCTRLReadIsIs_act32   \
						PRCM_BASE_EASIL1 + 3370
#define EASIL1_PRCMCM_IDLEST_WKUPST_OMAPCTRLGet32        PRCM_BASE_EASIL1 + 3371
#define EASIL1_PRCMCM_IDLEST_WKUPST_OMAPCTRLIsIs_idle32  PRCM_BASE_EASIL1 + 3372
#define EASIL1_PRCMCM_IDLEST_WKUPST_OMAPCTRLIsIs_act32   PRCM_BASE_EASIL1 + 3373
#define EASIL1_PRCMCM_IDLEST_WKUPST_WDT1Read32           PRCM_BASE_EASIL1 + 3374
#define EASIL1_PRCMCM_IDLEST_WKUPST_WDT1ReadIsIs_idle32  PRCM_BASE_EASIL1 + 3375
#define EASIL1_PRCMCM_IDLEST_WKUPST_WDT1ReadIsIs_act32   PRCM_BASE_EASIL1 + 3376
#define EASIL1_PRCMCM_IDLEST_WKUPST_WDT1Get32            PRCM_BASE_EASIL1 + 3377
#define EASIL1_PRCMCM_IDLEST_WKUPST_WDT1IsIs_idle32      PRCM_BASE_EASIL1 + 3378
#define EASIL1_PRCMCM_IDLEST_WKUPST_WDT1IsIs_act32       PRCM_BASE_EASIL1 + 3379
#define EASIL1_PRCMCM_IDLEST_WKUPST_MPU_WDTRead32        PRCM_BASE_EASIL1 + 3380
#define EASIL1_PRCMCM_IDLEST_WKUPST_MPU_WDTReadIsIs_idle32   \
						PRCM_BASE_EASIL1 + 3381
#define EASIL1_PRCMCM_IDLEST_WKUPST_MPU_WDTReadIsIs_act32	\
						PRCM_BASE_EASIL1 + 3382
#define EASIL1_PRCMCM_IDLEST_WKUPST_MPU_WDTGet32         PRCM_BASE_EASIL1 + 3383
#define EASIL1_PRCMCM_IDLEST_WKUPST_MPU_WDTIsIs_idle32   PRCM_BASE_EASIL1 + 3384
#define EASIL1_PRCMCM_IDLEST_WKUPST_MPU_WDTIsIs_act32    PRCM_BASE_EASIL1 + 3385
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPIOsRead32          PRCM_BASE_EASIL1 + 3386
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPIOsReadIsIs_idle32 PRCM_BASE_EASIL1 + 3387
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPIOsReadIsIs_act32  PRCM_BASE_EASIL1 + 3388
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPIOsGet32           PRCM_BASE_EASIL1 + 3389
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPIOsIsIs_idle32     PRCM_BASE_EASIL1 + 3390
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPIOsIsIs_act32      PRCM_BASE_EASIL1 + 3391
#define EASIL1_PRCMCM_IDLEST_WKUPST_32KSYNCRead32        PRCM_BASE_EASIL1 + 3392
#define EASIL1_PRCMCM_IDLEST_WKUPST_32KSYNCReadIsIs_idle32    \
						PRCM_BASE_EASIL1 + 3393
#define EASIL1_PRCMCM_IDLEST_WKUPST_32KSYNCReadIsIs_act32	\
						PRCM_BASE_EASIL1 + 3394
#define EASIL1_PRCMCM_IDLEST_WKUPST_32KSYNCGet32         PRCM_BASE_EASIL1 + 3395
#define EASIL1_PRCMCM_IDLEST_WKUPST_32KSYNCIsIs_idle32   PRCM_BASE_EASIL1 + 3396
#define EASIL1_PRCMCM_IDLEST_WKUPST_32KSYNCIsIs_act32    PRCM_BASE_EASIL1 + 3397
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPT1Read32           PRCM_BASE_EASIL1 + 3398
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPT1ReadIsIs_idle32  PRCM_BASE_EASIL1 + 3399
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPT1ReadIsIs_act32   PRCM_BASE_EASIL1 + 3400
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPT1Get32            PRCM_BASE_EASIL1 + 3401
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPT1IsIs_idle32      PRCM_BASE_EASIL1 + 3402
#define EASIL1_PRCMCM_IDLEST_WKUPST_GPT1IsIs_act32       PRCM_BASE_EASIL1 + 3403
#define EASIL1_PRCMCM_AUTOIDLE_WKUPReadRegister32        PRCM_BASE_EASIL1 + 3404
#define EASIL1_PRCMCM_AUTOIDLE_WKUPWriteRegister32       PRCM_BASE_EASIL1 + 3405
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLRead32   PRCM_BASE_EASIL1 + 3406
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLReadIsAUTODIS32 \
						PRCM_BASE_EASIL1 + 3407
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLReadIsAUTOEN32  \
						PRCM_BASE_EASIL1 + 3408
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLGet32    PRCM_BASE_EASIL1 + 3409
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLIsAUTODIS32 \
						PRCM_BASE_EASIL1 + 3410
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLIsAUTOEN32   \
						PRCM_BASE_EASIL1 + 3411
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLWrite32  PRCM_BASE_EASIL1 + 3412
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLWriteAUTODIS32  \
						PRCM_BASE_EASIL1 + 3413
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLWriteAUTOEN32   \
						PRCM_BASE_EASIL1 + 3414
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLSet32    PRCM_BASE_EASIL1 + 3415
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1Read32       PRCM_BASE_EASIL1 + 3416
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1ReadIsAUTODIS32  \
						PRCM_BASE_EASIL1 + 3417
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1ReadIsAUTOEN32    \
						PRCM_BASE_EASIL1 + 3418
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1Get32        PRCM_BASE_EASIL1 + 3419
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1IsAUTODIS32  PRCM_BASE_EASIL1 + 3420
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1IsAUTOEN32   PRCM_BASE_EASIL1 + 3421
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1Write32      PRCM_BASE_EASIL1 + 3422
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1WriteAUTODIS32  \
						PRCM_BASE_EASIL1 + 3423
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1WriteAUTOEN32	\
						PRCM_BASE_EASIL1 + 3424
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_WDT1Set32        PRCM_BASE_EASIL1 + 3425
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTRead32    PRCM_BASE_EASIL1 + 3426
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTReadIsAUTODIS32   \
						PRCM_BASE_EASIL1 + 3427
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTReadIsAUTOEN32  \
						PRCM_BASE_EASIL1 + 3428
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTGet32     PRCM_BASE_EASIL1 + 3429
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTIsAUTODIS32    \
						PRCM_BASE_EASIL1 + 3430
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 3431
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTWrite32   PRCM_BASE_EASIL1 + 3432
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTWriteAUTODIS32  \
						PRCM_BASE_EASIL1 + 3433
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTWriteAUTOEN32    \
						PRCM_BASE_EASIL1 + 3434
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTSet32     PRCM_BASE_EASIL1 + 3435
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsRead32      PRCM_BASE_EASIL1 + 3436
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsReadIsAUTODIS32   \
						PRCM_BASE_EASIL1 + 3437
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsReadIsAUTOEN32    \
						PRCM_BASE_EASIL1 + 3438
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsGet32       PRCM_BASE_EASIL1 + 3439
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsIsAUTODIS32 PRCM_BASE_EASIL1 + 3440
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsIsAUTOEN32  PRCM_BASE_EASIL1 + 3441
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsWrite32     PRCM_BASE_EASIL1 + 3442
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsWriteAUTODIS32    \
						PRCM_BASE_EASIL1 + 3443
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsWriteAUTOEN32   \
						PRCM_BASE_EASIL1 + 3444
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsSet32       PRCM_BASE_EASIL1 + 3445
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCRead32    PRCM_BASE_EASIL1 + 3446
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCReadIsAUTODIS32   \
						PRCM_BASE_EASIL1 + 3447
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCReadIsAUTOEN32  \
						PRCM_BASE_EASIL1 + 3448
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCGet32     PRCM_BASE_EASIL1 + 3449
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCIsAUTODIS32    \
						PRCM_BASE_EASIL1 + 3450
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCIsAUTOEN32	\
						PRCM_BASE_EASIL1 + 3451
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCWrite32   PRCM_BASE_EASIL1 + 3452
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCWriteAUTODIS32   \
						PRCM_BASE_EASIL1 + 3453
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCWriteAUTOEN32   \
						PRCM_BASE_EASIL1 + 3454
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCSet32    PRCM_BASE_EASIL1 + 3455
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1Read32      PRCM_BASE_EASIL1 + 3456
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1ReadIsAUTODIS32   \
						PRCM_BASE_EASIL1 + 3457
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1ReadIsAUTOEN32    \
						PRCM_BASE_EASIL1 + 3458
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1Get32       PRCM_BASE_EASIL1 + 3459
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1IsAUTODIS32 PRCM_BASE_EASIL1 + 3460
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1IsAUTOEN32  PRCM_BASE_EASIL1 + 3461
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1Write32     PRCM_BASE_EASIL1 + 3462
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1WriteAUTODIS32    \
						PRCM_BASE_EASIL1 + 3463
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1WriteAUTOEN32    \
						PRCM_BASE_EASIL1 + 3464
#define EASIL1_PRCMCM_AUTOIDLE_WKUPAUTO_GPT1Set32        PRCM_BASE_EASIL1 + 3465
#define EASIL1_PRCMCM_CLKSEL_WKUPReadRegister32          PRCM_BASE_EASIL1 + 3466
#define EASIL1_PRCMCM_CLKSEL_WKUPWriteRegister32         PRCM_BASE_EASIL1 + 3467
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Read32       PRCM_BASE_EASIL1 + 3468
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1ReadIssel032 PRCM_BASE_EASIL1 + 3469
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1ReadIssel132 PRCM_BASE_EASIL1 + 3470
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1ReadIssel232 PRCM_BASE_EASIL1 + 3471
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1ReadIssel332 PRCM_BASE_EASIL1 + 3472
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Get32        PRCM_BASE_EASIL1 + 3473
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Issel032     PRCM_BASE_EASIL1 + 3474
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Issel132     PRCM_BASE_EASIL1 + 3475
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Issel232     PRCM_BASE_EASIL1 + 3476
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Issel332     PRCM_BASE_EASIL1 + 3477
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Write32      PRCM_BASE_EASIL1 + 3478
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Writesel032  PRCM_BASE_EASIL1 + 3479
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Writesel132  PRCM_BASE_EASIL1 + 3480
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Writesel232  PRCM_BASE_EASIL1 + 3481
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Writesel332  PRCM_BASE_EASIL1 + 3482
#define EASIL1_PRCMCM_CLKSEL_WKUPCLKSEL_GPT1Set32        PRCM_BASE_EASIL1 + 3483
#define EASIL1_PRCMRM_RSTCTRL_WKUPReadRegister32         PRCM_BASE_EASIL1 + 3484
#define EASIL1_PRCMRM_RSTCTRL_WKUPWriteRegister32        PRCM_BASE_EASIL1 + 3485
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLRead32         PRCM_BASE_EASIL1 + 3486
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLReadIsNORST32  PRCM_BASE_EASIL1 + 3487
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLReadIsRST32    PRCM_BASE_EASIL1 + 3488
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLGet32          PRCM_BASE_EASIL1 + 3489
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLIsNORST32      PRCM_BASE_EASIL1 + 3490
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLIsRST32        PRCM_BASE_EASIL1 + 3491
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLWrite32        PRCM_BASE_EASIL1 + 3492
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLWriteNORST32   PRCM_BASE_EASIL1 + 3493
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLWriteRST32     PRCM_BASE_EASIL1 + 3494
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_DPLLSet32          PRCM_BASE_EASIL1 + 3495
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSRead32           PRCM_BASE_EASIL1 + 3496
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSReadIsNORST32    PRCM_BASE_EASIL1 + 3497
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSReadIsRST32      PRCM_BASE_EASIL1 + 3498
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSGet32            PRCM_BASE_EASIL1 + 3499
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSIsNORST32        PRCM_BASE_EASIL1 + 3500
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSIsRST32          PRCM_BASE_EASIL1 + 3501
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSWrite32          PRCM_BASE_EASIL1 + 3502
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSWriteNORST32     PRCM_BASE_EASIL1 + 3503
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSWriteRST32       PRCM_BASE_EASIL1 + 3504
#define EASIL1_PRCMRM_RSTCTRL_WKUPRST_GSSet32            PRCM_BASE_EASIL1 + 3505
#define EASIL1_PRCMRM_RSTTIME_WKUPReadRegister32         PRCM_BASE_EASIL1 + 3506
#define EASIL1_PRCMRM_RSTTIME_WKUPWriteRegister32        PRCM_BASE_EASIL1 + 3507
#define EASIL1_PRCMRM_RSTTIME_WKUPRSTTIME2Read32         PRCM_BASE_EASIL1 + 3508
#define EASIL1_PRCMRM_RSTTIME_WKUPRSTTIME2Get32          PRCM_BASE_EASIL1 + 3509
#define EASIL1_PRCMRM_RSTTIME_WKUPRSTTIME2Write32        PRCM_BASE_EASIL1 + 3510
#define EASIL1_PRCMRM_RSTTIME_WKUPRSTTIME2Set32          PRCM_BASE_EASIL1 + 3511
#define EASIL1_PRCMRM_RSTTIME_WKUPRSTTIME1Read32         PRCM_BASE_EASIL1 + 3512
#define EASIL1_PRCMRM_RSTTIME_WKUPRSTTIME1Get32          PRCM_BASE_EASIL1 + 3513
#define EASIL1_PRCMRM_RSTTIME_WKUPRSTTIME1Write32        PRCM_BASE_EASIL1 + 3514
#define EASIL1_PRCMRM_RSTTIME_WKUPRSTTIME1Set32          PRCM_BASE_EASIL1 + 3515
#define EASIL1_PRCMRM_RSTST_WKUPReadRegister32           PRCM_BASE_EASIL1 + 3516
#define EASIL1_PRCMRM_RSTST_WKUPWriteRegister32          PRCM_BASE_EASIL1 + 3517
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstRead32        PRCM_BASE_EASIL1 + 3518
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstReadIsNo_rst_r32   \
						PRCM_BASE_EASIL1 + 3519
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstReadIsIs_rst_r32  \
						PRCM_BASE_EASIL1 + 3520
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstGet32         PRCM_BASE_EASIL1 + 3521
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstIsNo_rst_r32  PRCM_BASE_EASIL1 + 3522
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstIsIs_rst_r32  PRCM_BASE_EASIL1 + 3523
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstWrite32       PRCM_BASE_EASIL1 + 3524
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstWriteSt_un_w32	\
						PRCM_BASE_EASIL1 + 3525
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstWriteSt_rst_w32   \
						PRCM_BASE_EASIL1 + 3526
#define EASIL1_PRCMRM_RSTST_WKUPExtWarm_rstSet32         PRCM_BASE_EASIL1 + 3527
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstRead32        PRCM_BASE_EASIL1 + 3528
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstReadIsNo_rst_r32  \
						PRCM_BASE_EASIL1 + 3529
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstReadIsIs_rst_r32  \
						PRCM_BASE_EASIL1 + 3530
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstGet32         PRCM_BASE_EASIL1 + 3531
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstIsNo_rst_r32  PRCM_BASE_EASIL1 + 3532
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstIsIs_rst_r32  PRCM_BASE_EASIL1 + 3533
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstWrite32       PRCM_BASE_EASIL1 + 3534
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstWriteSt_un_w32	\
						PRCM_BASE_EASIL1 + 3535
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 3536
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Wd_rstSet32         PRCM_BASE_EASIL1 + 3537
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstRead32         PRCM_BASE_EASIL1 + 3538
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstReadIsNo_rst_r32   \
						PRCM_BASE_EASIL1 + 3539
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstReadIsIs_rst_r32   \
						PRCM_BASE_EASIL1 + 3540
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstGet32          PRCM_BASE_EASIL1 + 3541
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstIsNo_rst_r32   PRCM_BASE_EASIL1 + 3542
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstIsIs_rst_r32   PRCM_BASE_EASIL1 + 3543
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstWrite32        PRCM_BASE_EASIL1 + 3544
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstWriteSt_un_w32 PRCM_BASE_EASIL1 + 3545
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstWriteSt_rst_w32	\
						PRCM_BASE_EASIL1 + 3546
#define EASIL1_PRCMRM_RSTST_WKUPMPU_Wd_rstSet32          PRCM_BASE_EASIL1 + 3547
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstRead32      PRCM_BASE_EASIL1 + 3548
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstReadIsNo_rst_r32 \
						PRCM_BASE_EASIL1 + 3549
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstReadIsIs_rst_r32  \
						PRCM_BASE_EASIL1 + 3550
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstGet32       PRCM_BASE_EASIL1 + 3551
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstIsNo_rst_r32	\
						PRCM_BASE_EASIL1 + 3552
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstIsIs_rst_r32	\
						PRCM_BASE_EASIL1 + 3553
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstWrite32     PRCM_BASE_EASIL1 + 3554
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstWriteSt_un_w32   \
						PRCM_BASE_EASIL1 + 3555
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstWriteSt_rst_w32   \
						PRCM_BASE_EASIL1 + 3556
#define EASIL1_PRCMRM_RSTST_WKUPSecu_Viol_rstSet32       PRCM_BASE_EASIL1 + 3557
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstRead32     PRCM_BASE_EASIL1 + 3558
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstReadIsNo_rst_r32  \
						PRCM_BASE_EASIL1 + 3559
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstReadIsIs_rst_r32   \
						PRCM_BASE_EASIL1 + 3560
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstGet32      PRCM_BASE_EASIL1 + 3561
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstIsNo_rst_r32   \
						PRCM_BASE_EASIL1 + 3562
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstIsIs_rst_r32    \
						PRCM_BASE_EASIL1 + 3563
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstWrite32    PRCM_BASE_EASIL1 + 3564
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstWriteSt_un_w32    \
						PRCM_BASE_EASIL1 + 3565
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstWriteSt_rst_w32   \
						PRCM_BASE_EASIL1 + 3566
#define EASIL1_PRCMRM_RSTST_WKUPGlobalWarm_rstSet32      PRCM_BASE_EASIL1 + 3567
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstRead32     PRCM_BASE_EASIL1 + 3568
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstReadIsNo_rst_r32   \
						PRCM_BASE_EASIL1 + 3569
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstReadIsIs_rst_r32   \
						PRCM_BASE_EASIL1 + 3570
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstGet32      PRCM_BASE_EASIL1 + 3571
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstIsNo_rst_r32    \
						PRCM_BASE_EASIL1 + 3572
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstIsIs_rst_r32    \
						PRCM_BASE_EASIL1 + 3573
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstWrite32    PRCM_BASE_EASIL1 + 3574
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstWriteSt_un_w32   \
						PRCM_BASE_EASIL1 + 3575
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 3576
#define EASIL1_PRCMRM_RSTST_WKUPGlobalCold_rstSet32      PRCM_BASE_EASIL1 + 3577
#define EASIL1_PRCMPM_WKEN_WKUPReadRegister32            PRCM_BASE_EASIL1 + 3578
#define EASIL1_PRCMPM_WKEN_WKUPWriteRegister32           PRCM_BASE_EASIL1 + 3579
#define EASIL1_PRCMPM_WKEN_WKUPEN_GPIOsRead32            PRCM_BASE_EASIL1 + 3580
#define EASIL1_PRCMPM_WKEN_WKUPEN_GPIOsGet32             PRCM_BASE_EASIL1 + 3581
#define EASIL1_PRCMPM_WKEN_WKUPEN_GPIOsWrite32           PRCM_BASE_EASIL1 + 3582
#define EASIL1_PRCMPM_WKEN_WKUPEN_GPIOsSet32             PRCM_BASE_EASIL1 + 3583
#define EASIL1_PRCMPM_WKEN_WKUPEN_GPT1Read32             PRCM_BASE_EASIL1 + 3584
#define EASIL1_PRCMPM_WKEN_WKUPEN_GPT1Get32              PRCM_BASE_EASIL1 + 3585
#define EASIL1_PRCMPM_WKEN_WKUPEN_GPT1Write32            PRCM_BASE_EASIL1 + 3586
#define EASIL1_PRCMPM_WKEN_WKUPEN_GPT1Set32              PRCM_BASE_EASIL1 + 3587
#define EASIL1_PRCMPM_WKST_WKUPReadRegister32            PRCM_BASE_EASIL1 + 3588
#define EASIL1_PRCMPM_WKST_WKUPWriteRegister32           PRCM_BASE_EASIL1 + 3589
#define EASIL1_PRCMPM_WKST_WKUPST_GPIOsRead32            PRCM_BASE_EASIL1 + 3590
#define EASIL1_PRCMPM_WKST_WKUPST_GPIOsGet32             PRCM_BASE_EASIL1 + 3591
#define EASIL1_PRCMPM_WKST_WKUPST_GPIOsWrite32           PRCM_BASE_EASIL1 + 3592
#define EASIL1_PRCMPM_WKST_WKUPST_GPIOsSet32             PRCM_BASE_EASIL1 + 3593
#define EASIL1_PRCMPM_WKST_WKUPST_GPT1Read32             PRCM_BASE_EASIL1 + 3594
#define EASIL1_PRCMPM_WKST_WKUPST_GPT1Get32              PRCM_BASE_EASIL1 + 3595
#define EASIL1_PRCMPM_WKST_WKUPST_GPT1Write32            PRCM_BASE_EASIL1 + 3596
#define EASIL1_PRCMPM_WKST_WKUPST_GPT1Set32              PRCM_BASE_EASIL1 + 3597
#define EASIL1_PRCMCM_CLKEN_PLLReadRegister32            PRCM_BASE_EASIL1 + 3598
#define EASIL1_PRCMCM_CLKEN_PLLWriteRegister32           PRCM_BASE_EASIL1 + 3599
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLRead32          PRCM_BASE_EASIL1 + 3600
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLReadIsStop32    PRCM_BASE_EASIL1 + 3601
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLReadIsReserved132    \
						PRCM_BASE_EASIL1 + 3602
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLReadIsReserved232    \
						PRCM_BASE_EASIL1 + 3603
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLReadIsLock32    PRCM_BASE_EASIL1 + 3604
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLGet32           PRCM_BASE_EASIL1 + 3605
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLIsStop32        PRCM_BASE_EASIL1 + 3606
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLIsReserved132   PRCM_BASE_EASIL1 + 3607
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLIsReserved232   PRCM_BASE_EASIL1 + 3608
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLIsLock32        PRCM_BASE_EASIL1 + 3609
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLWrite32         PRCM_BASE_EASIL1 + 3610
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLWriteStop32     PRCM_BASE_EASIL1 + 3611
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLWriteReserved132	\
						PRCM_BASE_EASIL1 + 3612
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLWriteReserved232	\
						PRCM_BASE_EASIL1 + 3613
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLWriteLock32     PRCM_BASE_EASIL1 + 3614
#define EASIL1_PRCMCM_CLKEN_PLLEN_54M_PLLSet32           PRCM_BASE_EASIL1 + 3615
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLRead32          PRCM_BASE_EASIL1 + 3616
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLReadIsStop32    PRCM_BASE_EASIL1 + 3617
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLReadIsReserved132     \
						PRCM_BASE_EASIL1 + 3618
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLReadIsReserved232     \
						PRCM_BASE_EASIL1 + 3619
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLReadIsLock32    PRCM_BASE_EASIL1 + 3620
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLGet32           PRCM_BASE_EASIL1 + 3621
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLIsStop32        PRCM_BASE_EASIL1 + 3622
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLIsReserved132   PRCM_BASE_EASIL1 + 3623
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLIsReserved232   PRCM_BASE_EASIL1 + 3624
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLIsLock32        PRCM_BASE_EASIL1 + 3625
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLWrite32         PRCM_BASE_EASIL1 + 3626
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLWriteStop32     PRCM_BASE_EASIL1 + 3627
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLWriteReserved132	\
						PRCM_BASE_EASIL1 + 3628
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLWriteReserved232	\
						PRCM_BASE_EASIL1 + 3629
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLWriteLock32     PRCM_BASE_EASIL1 + 3630
#define EASIL1_PRCMCM_CLKEN_PLLEN_96M_PLLSet32           PRCM_BASE_EASIL1 + 3631
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLRead32             PRCM_BASE_EASIL1 + 3632
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLReadIsReserved32   PRCM_BASE_EASIL1 + 3633
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLReadIsLP_bypass32  PRCM_BASE_EASIL1 + 3634
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLReadIsBypass32     PRCM_BASE_EASIL1 + 3635
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLReadIsLock32       PRCM_BASE_EASIL1 + 3636
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLGet32              PRCM_BASE_EASIL1 + 3637
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLIsReserved32       PRCM_BASE_EASIL1 + 3638
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLIsLP_bypass32      PRCM_BASE_EASIL1 + 3639
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLIsBypass32         PRCM_BASE_EASIL1 + 3640
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLIsLock32           PRCM_BASE_EASIL1 + 3641
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLWrite32            PRCM_BASE_EASIL1 + 3642
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLWriteReserved32    PRCM_BASE_EASIL1 + 3643
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLWriteLP_bypass32   PRCM_BASE_EASIL1 + 3644
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLWriteBypass32      PRCM_BASE_EASIL1 + 3645
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLWriteLock32        PRCM_BASE_EASIL1 + 3646
#define EASIL1_PRCMCM_CLKEN_PLLEN_DPLLSet32              PRCM_BASE_EASIL1 + 3647
#define EASIL1_PRCMCM_IDLEST_CKGENReadRegister32         PRCM_BASE_EASIL1 + 3648
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_APLLRead32      PRCM_BASE_EASIL1 + 3649
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_APLLReadIsPwdwn32       \
						PRCM_BASE_EASIL1 + 3650
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_APLLReadIsLock32	\
						PRCM_BASE_EASIL1 + 3651
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_APLLGet32       PRCM_BASE_EASIL1 + 3652
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_APLLIsPwdwn32   PRCM_BASE_EASIL1 + 3653
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_APLLIsLock32    PRCM_BASE_EASIL1 + 3654
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_APLLRead32      PRCM_BASE_EASIL1 + 3655
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_APLLReadIsPwdwn32     \
						PRCM_BASE_EASIL1 + 3656
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_APLLReadIsLock32	\
						PRCM_BASE_EASIL1 + 3657
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_APLLGet32       PRCM_BASE_EASIL1 + 3658
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_APLLIsPwdwn32   PRCM_BASE_EASIL1 + 3659
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_APLLIsLock32    PRCM_BASE_EASIL1 + 3660
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_clkRead32       PRCM_BASE_EASIL1 + 3661
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_clkReadIsNotAct32     \
						PRCM_BASE_EASIL1 + 3662
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_clkReadIsActive32     \
						PRCM_BASE_EASIL1 + 3663
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_clkGet32        PRCM_BASE_EASIL1 + 3664
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_clkIsNotAct32   PRCM_BASE_EASIL1 + 3665
#define EASIL1_PRCMCM_IDLEST_CKGENST_54M_clkIsActive32   PRCM_BASE_EASIL1 + 3666
#define EASIL1_PRCMCM_IDLEST_CKGENST_12M_clkRead32       PRCM_BASE_EASIL1 + 3667
#define EASIL1_PRCMCM_IDLEST_CKGENST_12M_clkReadIsNotAct32      \
						PRCM_BASE_EASIL1 + 3668
#define EASIL1_PRCMCM_IDLEST_CKGENST_12M_clkReadIsActive32      \
						PRCM_BASE_EASIL1 + 3669
#define EASIL1_PRCMCM_IDLEST_CKGENST_12M_clkGet32        PRCM_BASE_EASIL1 + 3670
#define EASIL1_PRCMCM_IDLEST_CKGENST_12M_clkIsNotAct32   PRCM_BASE_EASIL1 + 3671
#define EASIL1_PRCMCM_IDLEST_CKGENST_12M_clkIsActive32   PRCM_BASE_EASIL1 + 3672
#define EASIL1_PRCMCM_IDLEST_CKGENST_48M_clkRead32       PRCM_BASE_EASIL1 + 3673
#define EASIL1_PRCMCM_IDLEST_CKGENST_48M_clkReadIsNotAct32     \
						PRCM_BASE_EASIL1 + 3674
#define EASIL1_PRCMCM_IDLEST_CKGENST_48M_clkReadIsActive32     \
						PRCM_BASE_EASIL1 + 3675
#define EASIL1_PRCMCM_IDLEST_CKGENST_48M_clkGet32        PRCM_BASE_EASIL1 + 3676
#define EASIL1_PRCMCM_IDLEST_CKGENST_48M_clkIsNotAct32   PRCM_BASE_EASIL1 + 3677
#define EASIL1_PRCMCM_IDLEST_CKGENST_48M_clkIsActive32   PRCM_BASE_EASIL1 + 3678
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_clkRead32       PRCM_BASE_EASIL1 + 3679
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_clkReadIsNotAct32      \
						PRCM_BASE_EASIL1 + 3680
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_clkReadIsActive32      \
						PRCM_BASE_EASIL1 + 3681
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_clkGet32        PRCM_BASE_EASIL1 + 3682
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_clkIsNotAct32   PRCM_BASE_EASIL1 + 3683
#define EASIL1_PRCMCM_IDLEST_CKGENST_96M_clkIsActive32   PRCM_BASE_EASIL1 + 3684
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkRead32      PRCM_BASE_EASIL1 + 3685
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkReadIsReserved32      \
						PRCM_BASE_EASIL1 + 3686
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkReadIsRef32 PRCM_BASE_EASIL1 + 3687
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkReadIsLock32	\
						PRCM_BASE_EASIL1 + 3688
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkReadIs32k32 PRCM_BASE_EASIL1 + 3689
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkGet32       PRCM_BASE_EASIL1 + 3690
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkIsReserved32	\
						PRCM_BASE_EASIL1 + 3691
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkIsRef32     PRCM_BASE_EASIL1 + 3692
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkIsLock32    PRCM_BASE_EASIL1 + 3693
#define EASIL1_PRCMCM_IDLEST_CKGENST_Core_clkIs32k32     PRCM_BASE_EASIL1 + 3694
#define EASIL1_PRCMCM_AUTOIDLE_PLLReadRegister32         PRCM_BASE_EASIL1 + 3695
#define EASIL1_PRCMCM_AUTOIDLE_PLLWriteRegister32        PRCM_BASE_EASIL1 + 3696
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MRead32         PRCM_BASE_EASIL1 + 3697
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MReadIsDIS32    PRCM_BASE_EASIL1 + 3698
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MReadIsReserved132      \
						PRCM_BASE_EASIL1 + 3699
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MReadIsReserved232     \
						PRCM_BASE_EASIL1 + 3700
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MReadIsEN32     PRCM_BASE_EASIL1 + 3701
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MGet32          PRCM_BASE_EASIL1 + 3702
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MIsDIS32        PRCM_BASE_EASIL1 + 3703
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MIsReserved132  PRCM_BASE_EASIL1 + 3704
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MIsReserved232  PRCM_BASE_EASIL1 + 3705
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MIsEN32         PRCM_BASE_EASIL1 + 3706
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MWrite32        PRCM_BASE_EASIL1 + 3707
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MWriteDIS32     PRCM_BASE_EASIL1 + 3708
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MWriteReserved132    \
						PRCM_BASE_EASIL1 + 3709
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MWriteReserved232     \
						PRCM_BASE_EASIL1 + 3710
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MWriteEN32      PRCM_BASE_EASIL1 + 3711
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_54MSet32          PRCM_BASE_EASIL1 + 3712
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MRead32         PRCM_BASE_EASIL1 + 3713
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MReadIsDIS32    PRCM_BASE_EASIL1 + 3714
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MReadIsReserved132    \
						PRCM_BASE_EASIL1 + 3715
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MReadIsReserved232     \
						PRCM_BASE_EASIL1 + 3716
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MReadIsEN32     PRCM_BASE_EASIL1 + 3717
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MGet32          PRCM_BASE_EASIL1 + 3718
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MIsDIS32        PRCM_BASE_EASIL1 + 3719
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MIsReserved132  PRCM_BASE_EASIL1 + 3720
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MIsReserved232  PRCM_BASE_EASIL1 + 3721
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MIsEN32         PRCM_BASE_EASIL1 + 3722
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MWrite32        PRCM_BASE_EASIL1 + 3723
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MWriteDIS32     PRCM_BASE_EASIL1 + 3724
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MWriteReserved132       \
						PRCM_BASE_EASIL1 + 3725
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MWriteReserved232      \
						PRCM_BASE_EASIL1 + 3726
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MWriteEN32      PRCM_BASE_EASIL1 + 3727
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_96MSet32          PRCM_BASE_EASIL1 + 3728
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLRead32        PRCM_BASE_EASIL1 + 3729
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLReadIsDIS32   PRCM_BASE_EASIL1 + 3730
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLReadIsLowpw32 PRCM_BASE_EASIL1 + 3731
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLReadIsBypass32	\
						PRCM_BASE_EASIL1 + 3732
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLReadIsEN32    PRCM_BASE_EASIL1 + 3733
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLGet32         PRCM_BASE_EASIL1 + 3734
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLIsDIS32       PRCM_BASE_EASIL1 + 3735
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLIsLowpw32     PRCM_BASE_EASIL1 + 3736
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLIsBypass32    PRCM_BASE_EASIL1 + 3737
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLIsEN32        PRCM_BASE_EASIL1 + 3738
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLWrite32       PRCM_BASE_EASIL1 + 3739
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLWriteDIS32    PRCM_BASE_EASIL1 + 3740
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLWriteLowpw32  PRCM_BASE_EASIL1 + 3741
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLWriteBypass32 PRCM_BASE_EASIL1 + 3742
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLWriteEN32     PRCM_BASE_EASIL1 + 3743
#define EASIL1_PRCMCM_AUTOIDLE_PLLAUTO_DPLLSet32         PRCM_BASE_EASIL1 + 3744
#define EASIL1_PRCMCM_CLKSEL1_PLLReadRegister32          PRCM_BASE_EASIL1 + 3745
#define EASIL1_PRCMCM_CLKSEL1_PLLWriteRegister32         PRCM_BASE_EASIL1 + 3746
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinRead32       PRCM_BASE_EASIL1 + 3747
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinReadIssel032 PRCM_BASE_EASIL1 + 3748
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinReadIssel232 PRCM_BASE_EASIL1 + 3749
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinReadIssel332 PRCM_BASE_EASIL1 + 3750
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinGet32        PRCM_BASE_EASIL1 + 3751
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinIssel032     PRCM_BASE_EASIL1 + 3752
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinIssel232     PRCM_BASE_EASIL1 + 3753
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinIssel332     PRCM_BASE_EASIL1 + 3754
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinWrite32      PRCM_BASE_EASIL1 + 3755
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinWritesel032  PRCM_BASE_EASIL1 + 3756
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinWritesel232  PRCM_BASE_EASIL1 + 3757
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinWritesel332  PRCM_BASE_EASIL1 + 3758
#define EASIL1_PRCMCM_CLKSEL1_PLLAPLLs_ClkinSet32        PRCM_BASE_EASIL1 + 3759
#define EASIL1_PRCMCM_CLKSEL1_PLLDPLL_multRead32         PRCM_BASE_EASIL1 + 3760
#define EASIL1_PRCMCM_CLKSEL1_PLLDPLL_multGet32          PRCM_BASE_EASIL1 + 3761
#define EASIL1_PRCMCM_CLKSEL1_PLLDPLL_multWrite32        PRCM_BASE_EASIL1 + 3762
#define EASIL1_PRCMCM_CLKSEL1_PLLDPLL_multSet32          PRCM_BASE_EASIL1 + 3763
#define EASIL1_PRCMCM_CLKSEL1_PLLDPLL_divRead32          PRCM_BASE_EASIL1 + 3764
#define EASIL1_PRCMCM_CLKSEL1_PLLDPLL_divGet32           PRCM_BASE_EASIL1 + 3765
#define EASIL1_PRCMCM_CLKSEL1_PLLDPLL_divWrite32         PRCM_BASE_EASIL1 + 3766
#define EASIL1_PRCMCM_CLKSEL1_PLLDPLL_divSet32           PRCM_BASE_EASIL1 + 3767
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceRead32        PRCM_BASE_EASIL1 + 3768
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceReadIs54M32   PRCM_BASE_EASIL1 + 3769
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceReadIsExtAlt32	\
						PRCM_BASE_EASIL1 + 3770
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceGet32         PRCM_BASE_EASIL1 + 3771
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceIs54M32       PRCM_BASE_EASIL1 + 3772
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceIsExtAlt32    PRCM_BASE_EASIL1 + 3773
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceWrite32       PRCM_BASE_EASIL1 + 3774
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceWrite54M32    PRCM_BASE_EASIL1 + 3775
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceWriteExtAlt32 PRCM_BASE_EASIL1 + 3776
#define EASIL1_PRCMCM_CLKSEL1_PLL54M_sourceSet32         PRCM_BASE_EASIL1 + 3777
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceRead32        PRCM_BASE_EASIL1 + 3778
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceReadIs96M32   PRCM_BASE_EASIL1 + 3779
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceReadIsExtAlt32	\
						PRCM_BASE_EASIL1 + 3780
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceGet32         PRCM_BASE_EASIL1 + 3781
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceIs96M32       PRCM_BASE_EASIL1 + 3782
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceIsExtAlt32    PRCM_BASE_EASIL1 + 3783
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceWrite32       PRCM_BASE_EASIL1 + 3784
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceWrite96M32    PRCM_BASE_EASIL1 + 3785
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceWriteExtAlt32 PRCM_BASE_EASIL1 + 3786
#define EASIL1_PRCMCM_CLKSEL1_PLL48M_sourceSet32         PRCM_BASE_EASIL1 + 3787
#define EASIL1_PRCMCM_CLKSEL2_PLLReadRegister32          PRCM_BASE_EASIL1 + 3788
#define EASIL1_PRCMCM_CLKSEL2_PLLWriteRegister32         PRCM_BASE_EASIL1 + 3789
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcRead32      PRCM_BASE_EASIL1 + 3790
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcReadIssel032	\
						PRCM_BASE_EASIL1 + 3791
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcReadIssel132	\
						PRCM_BASE_EASIL1 + 3792
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcReadIssel232	\
						PRCM_BASE_EASIL1 + 3793
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcReadIssel332	\
						PRCM_BASE_EASIL1 + 3794
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcGet32       PRCM_BASE_EASIL1 + 3795
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcIssel032    PRCM_BASE_EASIL1 + 3796
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcIssel132    PRCM_BASE_EASIL1 + 3797
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcIssel232    PRCM_BASE_EASIL1 + 3798
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcIssel332    PRCM_BASE_EASIL1 + 3799
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcWrite32     PRCM_BASE_EASIL1 + 3800
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcWritesel032 PRCM_BASE_EASIL1 + 3801
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcWritesel132 PRCM_BASE_EASIL1 + 3802
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcWritesel232 PRCM_BASE_EASIL1 + 3803
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcWritesel332 PRCM_BASE_EASIL1 + 3804
#define EASIL1_PRCMCM_CLKSEL2_PLLCore_clk_srcSet32       PRCM_BASE_EASIL1 + 3805
#define EASIL1_PRCMCM_FCLKEN_DSPReadRegister32           PRCM_BASE_EASIL1 + 3806
#define EASIL1_PRCMCM_FCLKEN_DSPWriteRegister32          PRCM_BASE_EASIL1 + 3807
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPRead32         PRCM_BASE_EASIL1 + 3808
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPReadIsFCk_DIS32	\
						PRCM_BASE_EASIL1 + 3809
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPReadIsFCk_EN32 PRCM_BASE_EASIL1 + 3810
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPGet32          PRCM_BASE_EASIL1 + 3811
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPIsFCk_DIS32    PRCM_BASE_EASIL1 + 3812
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPIsFCk_EN32     PRCM_BASE_EASIL1 + 3813
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPWrite32        PRCM_BASE_EASIL1 + 3814
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPWriteFCk_DIS32 PRCM_BASE_EASIL1 + 3815
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPWriteFCk_EN32  PRCM_BASE_EASIL1 + 3816
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_COPSet32          PRCM_BASE_EASIL1 + 3817
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMRead32         PRCM_BASE_EASIL1 + 3818
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMReadIsFCk_DIS32	\
						PRCM_BASE_EASIL1 + 3819
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMReadIsFCk_EN32 PRCM_BASE_EASIL1 + 3820
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMGet32          PRCM_BASE_EASIL1 + 3821
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMIsFCk_DIS32    PRCM_BASE_EASIL1 + 3822
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMIsFCk_EN32     PRCM_BASE_EASIL1 + 3823
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMWrite32        PRCM_BASE_EASIL1 + 3824
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMWriteFCk_DIS32 PRCM_BASE_EASIL1 + 3825
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMWriteFCk_EN32  PRCM_BASE_EASIL1 + 3826
#define EASIL1_PRCMCM_FCLKEN_DSPEN_IVA_ARMSet32          PRCM_BASE_EASIL1 + 3827
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPRead32             PRCM_BASE_EASIL1 + 3828
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPReadIsFCk_DIS32    PRCM_BASE_EASIL1 + 3829
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPReadIsFCk_EN32     PRCM_BASE_EASIL1 + 3830
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPGet32              PRCM_BASE_EASIL1 + 3831
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPIsFCk_DIS32        PRCM_BASE_EASIL1 + 3832
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPIsFCk_EN32         PRCM_BASE_EASIL1 + 3833
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPWrite32            PRCM_BASE_EASIL1 + 3834
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPWriteFCk_DIS32     PRCM_BASE_EASIL1 + 3835
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPWriteFCk_EN32      PRCM_BASE_EASIL1 + 3836
#define EASIL1_PRCMCM_FCLKEN_DSPEN_DSPSet32              PRCM_BASE_EASIL1 + 3837
#define EASIL1_PRCMCM_ICLKEN_DSPReadRegister32           PRCM_BASE_EASIL1 + 3838
#define EASIL1_PRCMCM_ICLKEN_DSPWriteRegister32          PRCM_BASE_EASIL1 + 3839
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPIRead32         PRCM_BASE_EASIL1 + 3840
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPIReadIsICk_DIS32	\
						PRCM_BASE_EASIL1 + 3841
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPIReadIsICk_EN32 PRCM_BASE_EASIL1 + 3842
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPIGet32          PRCM_BASE_EASIL1 + 3843
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPIIsICk_DIS32    PRCM_BASE_EASIL1 + 3844
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPIIsICk_EN32     PRCM_BASE_EASIL1 + 3845
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPIWrite32        PRCM_BASE_EASIL1 + 3846
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPIWriteICk_DIS32 PRCM_BASE_EASIL1 + 3847
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPIWriteICk_EN32  PRCM_BASE_EASIL1 + 3848
#define EASIL1_PRCMCM_ICLKEN_DSPEN_DSP_IPISet32          PRCM_BASE_EASIL1 + 3849
#define EASIL1_PRCMCM_IDLEST_DSPReadRegister32           PRCM_BASE_EASIL1 + 3850
#define EASIL1_PRCMCM_IDLEST_DSPST_IVARead32             PRCM_BASE_EASIL1 + 3851
#define EASIL1_PRCMCM_IDLEST_DSPST_IVAReadIsIs_Standby32 PRCM_BASE_EASIL1 + 3852
#define EASIL1_PRCMCM_IDLEST_DSPST_IVAReadIsIs_act32     PRCM_BASE_EASIL1 + 3853
#define EASIL1_PRCMCM_IDLEST_DSPST_IVAGet32              PRCM_BASE_EASIL1 + 3854
#define EASIL1_PRCMCM_IDLEST_DSPST_IVAIsIs_Standby32     PRCM_BASE_EASIL1 + 3855
#define EASIL1_PRCMCM_IDLEST_DSPST_IVAIsIs_act32         PRCM_BASE_EASIL1 + 3856
#define EASIL1_PRCMCM_IDLEST_DSPST_IPIRead32             PRCM_BASE_EASIL1 + 3857
#define EASIL1_PRCMCM_IDLEST_DSPST_IPIReadIsIs_idle32    PRCM_BASE_EASIL1 + 3858
#define EASIL1_PRCMCM_IDLEST_DSPST_IPIReadIsIs_act32     PRCM_BASE_EASIL1 + 3859
#define EASIL1_PRCMCM_IDLEST_DSPST_IPIGet32              PRCM_BASE_EASIL1 + 3860
#define EASIL1_PRCMCM_IDLEST_DSPST_IPIIsIs_idle32        PRCM_BASE_EASIL1 + 3861
#define EASIL1_PRCMCM_IDLEST_DSPST_IPIIsIs_act32         PRCM_BASE_EASIL1 + 3862
#define EASIL1_PRCMCM_IDLEST_DSPST_DSPRead32             PRCM_BASE_EASIL1 + 3863
#define EASIL1_PRCMCM_IDLEST_DSPST_DSPReadIsIs_Standby32 PRCM_BASE_EASIL1 + 3864
#define EASIL1_PRCMCM_IDLEST_DSPST_DSPReadIsIs_act32     PRCM_BASE_EASIL1 + 3865
#define EASIL1_PRCMCM_IDLEST_DSPST_DSPGet32              PRCM_BASE_EASIL1 + 3866
#define EASIL1_PRCMCM_IDLEST_DSPST_DSPIsIs_Standby32     PRCM_BASE_EASIL1 + 3867
#define EASIL1_PRCMCM_IDLEST_DSPST_DSPIsIs_act32         PRCM_BASE_EASIL1 + 3868
#define EASIL1_PRCMCM_AUTOIDLE_DSPReadRegister32         PRCM_BASE_EASIL1 + 3869
#define EASIL1_PRCMCM_AUTOIDLE_DSPWriteRegister32        PRCM_BASE_EASIL1 + 3870
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIRead32     PRCM_BASE_EASIL1 + 3871
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIReadIsAUTODIS32   \
						PRCM_BASE_EASIL1 + 3872
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIReadIsAUTOEN32     \
						PRCM_BASE_EASIL1 + 3873
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIGet32      PRCM_BASE_EASIL1 + 3874
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIIsAUTODIS32	\
						PRCM_BASE_EASIL1 + 3875
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIIsAUTOEN32 PRCM_BASE_EASIL1 + 3876
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIWrite32    PRCM_BASE_EASIL1 + 3877
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIWriteAUTODIS32    \
						PRCM_BASE_EASIL1 + 3878
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIWriteAUTOEN32    \
						PRCM_BASE_EASIL1 + 3879
#define EASIL1_PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPISet32      PRCM_BASE_EASIL1 + 3880
#define EASIL1_PRCMCM_CLKSEL_DSPReadRegister32           PRCM_BASE_EASIL1 + 3881
#define EASIL1_PRCMCM_CLKSEL_DSPWriteRegister32          PRCM_BASE_EASIL1 + 3882
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVARead32           PRCM_BASE_EASIL1 + 3883
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVAReadIsSync_DIS32 PRCM_BASE_EASIL1 + 3884
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVAReadIsSync_EN32  PRCM_BASE_EASIL1 + 3885
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVAGet32            PRCM_BASE_EASIL1 + 3886
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVAIsSync_DIS32     PRCM_BASE_EASIL1 + 3887
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVAIsSync_EN32      PRCM_BASE_EASIL1 + 3888
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVAWrite32          PRCM_BASE_EASIL1 + 3889
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVAWriteSync_DIS32  PRCM_BASE_EASIL1 + 3890
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVAWriteSync_EN32   PRCM_BASE_EASIL1 + 3891
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_IVASet32            PRCM_BASE_EASIL1 + 3892
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVARead32         PRCM_BASE_EASIL1 + 3893
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAReadIssel032   PRCM_BASE_EASIL1 + 3894
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAReadIssel132   PRCM_BASE_EASIL1 + 3895
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAReadIssel232   PRCM_BASE_EASIL1 + 3896
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAReadIssel332   PRCM_BASE_EASIL1 + 3897
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAReadIssel432   PRCM_BASE_EASIL1 + 3898
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAReadIssel632   PRCM_BASE_EASIL1 + 3899
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAReadIssel832   PRCM_BASE_EASIL1 + 3900
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAReadIssel1232  PRCM_BASE_EASIL1 + 3901
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAGet32          PRCM_BASE_EASIL1 + 3902
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAIssel032       PRCM_BASE_EASIL1 + 3903
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAIssel132       PRCM_BASE_EASIL1 + 3904
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAIssel232       PRCM_BASE_EASIL1 + 3905
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAIssel332       PRCM_BASE_EASIL1 + 3906
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAIssel432       PRCM_BASE_EASIL1 + 3907
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAIssel632       PRCM_BASE_EASIL1 + 3908
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAIssel832       PRCM_BASE_EASIL1 + 3909
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAIssel1232      PRCM_BASE_EASIL1 + 3910
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAWrite32        PRCM_BASE_EASIL1 + 3911
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAWritesel032    PRCM_BASE_EASIL1 + 3912
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAWritesel132    PRCM_BASE_EASIL1 + 3913
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAWritesel232    PRCM_BASE_EASIL1 + 3914
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAWritesel332    PRCM_BASE_EASIL1 + 3915
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAWritesel432    PRCM_BASE_EASIL1 + 3916
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAWritesel632    PRCM_BASE_EASIL1 + 3917
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAWritesel832    PRCM_BASE_EASIL1 + 3918
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVAWritesel1232   PRCM_BASE_EASIL1 + 3919
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_IVASet32          PRCM_BASE_EASIL1 + 3920
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPRead32           PRCM_BASE_EASIL1 + 3921
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPReadIsSync_DIS32 PRCM_BASE_EASIL1 + 3922
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPReadIsSync_EN32  PRCM_BASE_EASIL1 + 3923
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPGet32            PRCM_BASE_EASIL1 + 3924
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPIsSync_DIS32     PRCM_BASE_EASIL1 + 3925
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPIsSync_EN32      PRCM_BASE_EASIL1 + 3926
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPWrite32          PRCM_BASE_EASIL1 + 3927
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPWriteSync_DIS32  PRCM_BASE_EASIL1 + 3928
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPWriteSync_EN32   PRCM_BASE_EASIL1 + 3929
#define EASIL1_PRCMCM_CLKSEL_DSPSYNC_DSPSet32            PRCM_BASE_EASIL1 + 3930
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFRead32      PRCM_BASE_EASIL1 + 3931
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFReadIssel032	\
						PRCM_BASE_EASIL1 + 3932
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFReadIssel132	\
						PRCM_BASE_EASIL1 + 3933
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFReadIssel232	\
						PRCM_BASE_EASIL1 + 3934
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFReadIssel332\
						PRCM_BASE_EASIL1 + 3935
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFGet32       PRCM_BASE_EASIL1 + 3936
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFIssel032    PRCM_BASE_EASIL1 + 3937
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFIssel132    PRCM_BASE_EASIL1 + 3938
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFIssel232    PRCM_BASE_EASIL1 + 3939
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFIssel332    PRCM_BASE_EASIL1 + 3940
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFWrite32     PRCM_BASE_EASIL1 + 3941
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFWritesel032 PRCM_BASE_EASIL1 + 3942
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFWritesel132 PRCM_BASE_EASIL1 + 3943
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFWritesel232 PRCM_BASE_EASIL1 + 3944
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFWritesel332 PRCM_BASE_EASIL1 + 3945
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFSet32       PRCM_BASE_EASIL1 + 3946
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPRead32         PRCM_BASE_EASIL1 + 3947
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPReadIssel032   PRCM_BASE_EASIL1 + 3948
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPReadIssel132   PRCM_BASE_EASIL1 + 3949
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPReadIssel232   PRCM_BASE_EASIL1 + 3950
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPReadIssel332   PRCM_BASE_EASIL1 + 3951
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPReadIssel432   PRCM_BASE_EASIL1 + 3952
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPReadIssel632   PRCM_BASE_EASIL1 + 3953
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPReadIssel832   PRCM_BASE_EASIL1 + 3954
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPReadIssel1232  PRCM_BASE_EASIL1 + 3955
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPGet32          PRCM_BASE_EASIL1 + 3956
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPIssel032       PRCM_BASE_EASIL1 + 3957
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPIssel132       PRCM_BASE_EASIL1 + 3958
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPIssel232       PRCM_BASE_EASIL1 + 3959
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPIssel332       PRCM_BASE_EASIL1 + 3960
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPIssel432       PRCM_BASE_EASIL1 + 3961
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPIssel632       PRCM_BASE_EASIL1 + 3962
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPIssel832       PRCM_BASE_EASIL1 + 3963
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPIssel1232      PRCM_BASE_EASIL1 + 3964
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPWrite32        PRCM_BASE_EASIL1 + 3965
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPWritesel032    PRCM_BASE_EASIL1 + 3966
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPWritesel132    PRCM_BASE_EASIL1 + 3967
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPWritesel232    PRCM_BASE_EASIL1 + 3968
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPWritesel332    PRCM_BASE_EASIL1 + 3969
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPWritesel432    PRCM_BASE_EASIL1 + 3970
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPWritesel632    PRCM_BASE_EASIL1 + 3971
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPWritesel832    PRCM_BASE_EASIL1 + 3972
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPWritesel1232   PRCM_BASE_EASIL1 + 3973
#define EASIL1_PRCMCM_CLKSEL_DSPCLKSEL_DSPSet32          PRCM_BASE_EASIL1 + 3974
#define EASIL1_PRCMCM_CLKSTCTRL_DSPReadRegister32        PRCM_BASE_EASIL1 + 3975
#define EASIL1_PRCMCM_CLKSTCTRL_DSPWriteRegister32       PRCM_BASE_EASIL1 + 3976
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVARead32   PRCM_BASE_EASIL1 + 3977
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVAReadIsDIS32   \
						PRCM_BASE_EASIL1 + 3978
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVAReadIsEN32    \
						PRCM_BASE_EASIL1 + 3979
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVAGet32    PRCM_BASE_EASIL1 + 3980
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVAIsDIS32  PRCM_BASE_EASIL1 + 3981
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVAIsEN32   PRCM_BASE_EASIL1 + 3982
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVAWrite32  PRCM_BASE_EASIL1 + 3983
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVAWriteDIS32  \
						PRCM_BASE_EASIL1 + 3984
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVAWriteEN32	\
						PRCM_BASE_EASIL1 + 3985
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_IVASet32    PRCM_BASE_EASIL1 + 3986
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPRead32   PRCM_BASE_EASIL1 + 3987
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPReadIsDIS32  \
						PRCM_BASE_EASIL1 + 3988
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPReadIsEN32    \
						PRCM_BASE_EASIL1 + 3989
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPGet32    PRCM_BASE_EASIL1 + 3990
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPIsDIS32  PRCM_BASE_EASIL1 + 3991
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPIsEN32   PRCM_BASE_EASIL1 + 3992
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPWrite32  PRCM_BASE_EASIL1 + 3993
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPWriteDIS32   \
						PRCM_BASE_EASIL1 + 3994
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPWriteEN32	\
						PRCM_BASE_EASIL1 + 3995
#define EASIL1_PRCMCM_CLKSTCTRL_DSPAutostate_DSPSet32    PRCM_BASE_EASIL1 + 3996
#define EASIL1_PRCMRM_RSTCTRL_DSPReadRegister32          PRCM_BASE_EASIL1 + 3997
#define EASIL1_PRCMRM_RSTCTRL_DSPWriteRegister32         PRCM_BASE_EASIL1 + 3998
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVARead32           PRCM_BASE_EASIL1 + 3999
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVAReadIsCLR32      PRCM_BASE_EASIL1 + 4000
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVAReadIsRST32      PRCM_BASE_EASIL1 + 4001
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVAGet32            PRCM_BASE_EASIL1 + 4002
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVAIsCLR32          PRCM_BASE_EASIL1 + 4003
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVAIsRST32          PRCM_BASE_EASIL1 + 4004
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVAWrite32          PRCM_BASE_EASIL1 + 4005
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVAWriteCLR32       PRCM_BASE_EASIL1 + 4006
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVAWriteRST32       PRCM_BASE_EASIL1 + 4007
#define EASIL1_PRCMRM_RSTCTRL_DSPRST_IVASet32            PRCM_BASE_EASIL1 + 4008
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPRead32          PRCM_BASE_EASIL1 + 4009
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPReadIsCLR32     PRCM_BASE_EASIL1 + 4010
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPReadIsRST32     PRCM_BASE_EASIL1 + 4011
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPGet32           PRCM_BASE_EASIL1 + 4012
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPIsCLR32         PRCM_BASE_EASIL1 + 4013
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPIsRST32         PRCM_BASE_EASIL1 + 4014
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPWrite32         PRCM_BASE_EASIL1 + 4015
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPWriteCLR32      PRCM_BASE_EASIL1 + 4016
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPWriteRST32      PRCM_BASE_EASIL1 + 4017
#define EASIL1_PRCMRM_RSTCTRL_DSPRST2_DSPSet32           PRCM_BASE_EASIL1 + 4018
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPRead32          PRCM_BASE_EASIL1 + 4019
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPReadIsCLR32     PRCM_BASE_EASIL1 + 4020
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPReadIsRST32     PRCM_BASE_EASIL1 + 4021
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPGet32           PRCM_BASE_EASIL1 + 4022
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPIsCLR32         PRCM_BASE_EASIL1 + 4023
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPIsRST32         PRCM_BASE_EASIL1 + 4024
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPWrite32         PRCM_BASE_EASIL1 + 4025
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPWriteCLR32      PRCM_BASE_EASIL1 + 4026
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPWriteRST32      PRCM_BASE_EASIL1 + 4027
#define EASIL1_PRCMRM_RSTCTRL_DSPRST1_DSPSet32           PRCM_BASE_EASIL1 + 4028
#define EASIL1_PRCMRM_RSTST_DSPReadRegister32            PRCM_BASE_EASIL1 + 4029
#define EASIL1_PRCMRM_RSTST_DSPWriteRegister32           PRCM_BASE_EASIL1 + 4030
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstRead32          PRCM_BASE_EASIL1 + 4031
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstReadIsNo_rst_r32	\
						PRCM_BASE_EASIL1 + 4032
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstReadIsIs_rst_r32	\
						PRCM_BASE_EASIL1 + 4033
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstGet32           PRCM_BASE_EASIL1 + 4034
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstIsNo_rst_r32    PRCM_BASE_EASIL1 + 4035
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstIsIs_rst_r32    PRCM_BASE_EASIL1 + 4036
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstWrite32         PRCM_BASE_EASIL1 + 4037
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstWriteSt_un_w32  PRCM_BASE_EASIL1 + 4038
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstWriteSt_rst_w32 PRCM_BASE_EASIL1 + 4039
#define EASIL1_PRCMRM_RSTST_DSPIVA_sw_rstSet32           PRCM_BASE_EASIL1 + 4040
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2Read32         PRCM_BASE_EASIL1 + 4041
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2ReadIsNo_rst32 PRCM_BASE_EASIL1 + 4042
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2ReadIsIs_rst32 PRCM_BASE_EASIL1 + 4043
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2Get32          PRCM_BASE_EASIL1 + 4044
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2IsNo_rst32     PRCM_BASE_EASIL1 + 4045
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2IsIs_rst32     PRCM_BASE_EASIL1 + 4046
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2Write32        PRCM_BASE_EASIL1 + 4047
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2WriteNo_rst32  PRCM_BASE_EASIL1 + 4048
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2WriteSt_un_w32 PRCM_BASE_EASIL1 + 4049
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2WriteIs_rst32  PRCM_BASE_EASIL1 + 4050
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2WriteSt_rst_w32	\
						PRCM_BASE_EASIL1 + 4051
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst2Set32          PRCM_BASE_EASIL1 + 4052
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1Read32         PRCM_BASE_EASIL1 + 4053
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1ReadIsNo_rst_r32   \
						PRCM_BASE_EASIL1 + 4054
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1ReadIsIs_rst_r32    \
						PRCM_BASE_EASIL1 + 4055
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1Get32          PRCM_BASE_EASIL1 + 4056
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1IsNo_rst_r32   PRCM_BASE_EASIL1 + 4057
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1IsIs_rst_r32   PRCM_BASE_EASIL1 + 4058
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1Write32        PRCM_BASE_EASIL1 + 4059
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1WriteSt_un_w32 PRCM_BASE_EASIL1 + 4060
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1WriteSt_rst_w32	\
						PRCM_BASE_EASIL1 + 4061
#define EASIL1_PRCMRM_RSTST_DSPDSP_sw_rst1Set32          PRCM_BASE_EASIL1 + 4062
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstRead32        PRCM_BASE_EASIL1 + 4063
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstReadIsNo_rst_r32  \
						PRCM_BASE_EASIL1 + 4064
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstReadIsIs_rst_r32    \
						PRCM_BASE_EASIL1 + 4065
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstGet32         PRCM_BASE_EASIL1 + 4066
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstIsNo_rst_r32  PRCM_BASE_EASIL1 + 4067
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstIsIs_rst_r32  PRCM_BASE_EASIL1 + 4068
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstWrite32       PRCM_BASE_EASIL1 + 4069
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstWriteSt_un_w32	\
						PRCM_BASE_EASIL1 + 4070
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstWriteSt_rst_w32    \
						PRCM_BASE_EASIL1 + 4071
#define EASIL1_PRCMRM_RSTST_DSPCOREWkup_rstSet32         PRCM_BASE_EASIL1 + 4072
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstRead32      PRCM_BASE_EASIL1 + 4073
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstReadIsNo_rst_r32   \
						PRCM_BASE_EASIL1 + 4074
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstReadIsIs_rst_r32   \
						PRCM_BASE_EASIL1 + 4075
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstGet32       PRCM_BASE_EASIL1 + 4076
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstIsNo_rst_r32	\
						PRCM_BASE_EASIL1 + 4077
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstIsIs_rst_r32	\
						PRCM_BASE_EASIL1 + 4078
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstWrite32     PRCM_BASE_EASIL1 + 4079
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstWriteSt_un_w32     \
						PRCM_BASE_EASIL1 + 4080
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstWriteSt_rst_w32   \
						PRCM_BASE_EASIL1 + 4081
#define EASIL1_PRCMRM_RSTST_DSPDomainWkup_rstSet32       PRCM_BASE_EASIL1 + 4082
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstRead32      PRCM_BASE_EASIL1 + 4083
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstReadIsNo_rst_r32   \
						PRCM_BASE_EASIL1 + 4084
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstReadIsIs_rst_r32   \
						PRCM_BASE_EASIL1 + 4085
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstGet32       PRCM_BASE_EASIL1 + 4086
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstIsNo_rst_r32	\
						PRCM_BASE_EASIL1 + 4087
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstIsIs_rst_r32	\
						PRCM_BASE_EASIL1 + 4088
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstWrite32     PRCM_BASE_EASIL1 + 4089
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstWriteSt_un_w32    \
						PRCM_BASE_EASIL1 + 4090
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstWriteSt_rst_w32     \
						PRCM_BASE_EASIL1 + 4091
#define EASIL1_PRCMRM_RSTST_DSPGlobalWarm_rstSet32       PRCM_BASE_EASIL1 + 4092
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstRead32      PRCM_BASE_EASIL1 + 4093
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstReadIsNo_rst_r32   \
						PRCM_BASE_EASIL1 + 4094
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstReadIsIs_rst_r32    \
						PRCM_BASE_EASIL1 + 4095
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstGet32       PRCM_BASE_EASIL1 + 4096
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstIsNo_rst_r32	\
						PRCM_BASE_EASIL1 + 4097
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstIsIs_rst_r32	\
						PRCM_BASE_EASIL1 + 4098
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstWrite32     PRCM_BASE_EASIL1 + 4099
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstWriteSt_un_w32     \
						PRCM_BASE_EASIL1 + 4100
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 4101
#define EASIL1_PRCMRM_RSTST_DSPGlobalCold_rstSet32       PRCM_BASE_EASIL1 + 4102
#define EASIL1_PRCMPM_WKEN_DSPReadRegister32             PRCM_BASE_EASIL1 + 4103
#define EASIL1_PRCMPM_WKEN_DSPWriteRegister32            PRCM_BASE_EASIL1 + 4104
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPRead32           PRCM_BASE_EASIL1 + 4105
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPReadIsDIS32      PRCM_BASE_EASIL1 + 4106
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPReadIsEN32       PRCM_BASE_EASIL1 + 4107
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPGet32            PRCM_BASE_EASIL1 + 4108
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPIsDIS32          PRCM_BASE_EASIL1 + 4109
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPIsEN32           PRCM_BASE_EASIL1 + 4110
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPWrite32          PRCM_BASE_EASIL1 + 4111
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPWriteDIS32       PRCM_BASE_EASIL1 + 4112
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPWriteEN32        PRCM_BASE_EASIL1 + 4113
#define EASIL1_PRCMPM_WKEN_DSPEN_IVA_ISPSet32            PRCM_BASE_EASIL1 + 4114
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPIRead32           PRCM_BASE_EASIL1 + 4115
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPIReadIsDIS32      PRCM_BASE_EASIL1 + 4116
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPIReadIsEN32       PRCM_BASE_EASIL1 + 4117
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPIGet32            PRCM_BASE_EASIL1 + 4118
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPIIsDIS32          PRCM_BASE_EASIL1 + 4119
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPIIsEN32           PRCM_BASE_EASIL1 + 4120
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPIWrite32          PRCM_BASE_EASIL1 + 4121
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPIWriteDIS32       PRCM_BASE_EASIL1 + 4122
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPIWriteEN32        PRCM_BASE_EASIL1 + 4123
#define EASIL1_PRCMPM_WKEN_DSPEN_DSP_IPISet32            PRCM_BASE_EASIL1 + 4124
#define EASIL1_PRCMPM_WKDEP_DSPReadRegister32            PRCM_BASE_EASIL1 + 4125
#define EASIL1_PRCMPM_WKDEP_DSPWriteRegister32           PRCM_BASE_EASIL1 + 4126
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPRead32             PRCM_BASE_EASIL1 + 4127
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPReadIsWK_DIS32     PRCM_BASE_EASIL1 + 4128
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPReadIsWK_EN32      PRCM_BASE_EASIL1 + 4129
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPGet32              PRCM_BASE_EASIL1 + 4130
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPIsWK_DIS32         PRCM_BASE_EASIL1 + 4131
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPIsWK_EN32          PRCM_BASE_EASIL1 + 4132
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPWrite32            PRCM_BASE_EASIL1 + 4133
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPWriteWK_DIS32      PRCM_BASE_EASIL1 + 4134
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPWriteWK_EN32       PRCM_BASE_EASIL1 + 4135
#define EASIL1_PRCMPM_WKDEP_DSPEN_WKUPSet32              PRCM_BASE_EASIL1 + 4136
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPURead32              PRCM_BASE_EASIL1 + 4137
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPUReadIsWK_DIS32      PRCM_BASE_EASIL1 + 4138
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPUReadIsWK_EN32       PRCM_BASE_EASIL1 + 4139
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPUGet32               PRCM_BASE_EASIL1 + 4140
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPUIsWK_DIS32          PRCM_BASE_EASIL1 + 4141
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPUIsWK_EN32           PRCM_BASE_EASIL1 + 4142
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPUWrite32             PRCM_BASE_EASIL1 + 4143
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPUWriteWK_DIS32       PRCM_BASE_EASIL1 + 4144
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPUWriteWK_EN32        PRCM_BASE_EASIL1 + 4145
#define EASIL1_PRCMPM_WKDEP_DSPEN_MPUSet32               PRCM_BASE_EASIL1 + 4146
#define EASIL1_PRCMPM_WKDEP_DSPEN_CORERead32             PRCM_BASE_EASIL1 + 4147
#define EASIL1_PRCMPM_WKDEP_DSPEN_COREReadIsWK_DIS32     PRCM_BASE_EASIL1 + 4148
#define EASIL1_PRCMPM_WKDEP_DSPEN_COREReadIsWK_EN32      PRCM_BASE_EASIL1 + 4149
#define EASIL1_PRCMPM_WKDEP_DSPEN_COREGet32              PRCM_BASE_EASIL1 + 4150
#define EASIL1_PRCMPM_WKDEP_DSPEN_COREIsWK_DIS32         PRCM_BASE_EASIL1 + 4151
#define EASIL1_PRCMPM_WKDEP_DSPEN_COREIsWK_EN32          PRCM_BASE_EASIL1 + 4152
#define EASIL1_PRCMPM_WKDEP_DSPEN_COREWrite32            PRCM_BASE_EASIL1 + 4153
#define EASIL1_PRCMPM_WKDEP_DSPEN_COREWriteWK_DIS32      PRCM_BASE_EASIL1 + 4154
#define EASIL1_PRCMPM_WKDEP_DSPEN_COREWriteWK_EN32       PRCM_BASE_EASIL1 + 4155
#define EASIL1_PRCMPM_WKDEP_DSPEN_CORESet32              PRCM_BASE_EASIL1 + 4156
#define EASIL1_PRCMPM_PWSTCTRL_DSPReadRegister32         PRCM_BASE_EASIL1 + 4157
#define EASIL1_PRCMPM_PWSTCTRL_DSPWriteRegister32        PRCM_BASE_EASIL1 + 4158
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateRead32       PRCM_BASE_EASIL1 + 4159
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateReadIsAuto32 PRCM_BASE_EASIL1 + 4160
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateReadIsStart32	\
						PRCM_BASE_EASIL1 + 4161
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateGet32        PRCM_BASE_EASIL1 + 4162
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateIsAuto32     PRCM_BASE_EASIL1 + 4163
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateIsStart32    PRCM_BASE_EASIL1 + 4164
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateWrite32      PRCM_BASE_EASIL1 + 4165
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateWriteAuto32  PRCM_BASE_EASIL1 + 4166
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateWriteStart32 PRCM_BASE_EASIL1 + 4167
#define EASIL1_PRCMPM_PWSTCTRL_DSPForceStateSet32        PRCM_BASE_EASIL1 + 4168
#define EASIL1_PRCMPM_PWSTCTRL_DSPMemIONStateRead32      PRCM_BASE_EASIL1 + 4169
#define EASIL1_PRCMPM_PWSTCTRL_DSPMemIONStateReadIsMem_on32    \
						PRCM_BASE_EASIL1 + 4170
#define EASIL1_PRCMPM_PWSTCTRL_DSPMemIONStateGet32       PRCM_BASE_EASIL1 + 4171
#define EASIL1_PRCMPM_PWSTCTRL_DSPMemIONStateIsMem_on32  PRCM_BASE_EASIL1 + 4172
#define EASIL1_PRCMPM_PWSTCTRL_DSPMemIRETStateRead32     PRCM_BASE_EASIL1 + 4173
#define EASIL1_PRCMPM_PWSTCTRL_DSPMemIRETStateReadIsmem_ret32   \
						PRCM_BASE_EASIL1 + 4174
#define EASIL1_PRCMPM_PWSTCTRL_DSPMemIRETStateGet32      PRCM_BASE_EASIL1 + 4175
#define EASIL1_PRCMPM_PWSTCTRL_DSPMemIRETStateIsmem_ret32	\
						PRCM_BASE_EASIL1 + 4176
#define EASIL1_PRCMPM_PWSTCTRL_DSPLogicRETStateRead32    PRCM_BASE_EASIL1 + 4177
#define EASIL1_PRCMPM_PWSTCTRL_DSPLogicRETStateReadIslogic_ret32 \
						PRCM_BASE_EASIL1 + 4178
#define EASIL1_PRCMPM_PWSTCTRL_DSPLogicRETStateGet32     PRCM_BASE_EASIL1 + 4179
#define EASIL1_PRCMPM_PWSTCTRL_DSPLogicRETStateIslogic_ret32   \
						PRCM_BASE_EASIL1 + 4180
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateRead32       PRCM_BASE_EASIL1 + 4181
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateReadIsON32   PRCM_BASE_EASIL1 + 4182
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateReadIsRET32  PRCM_BASE_EASIL1 + 4183
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateReadIsReserved32   \
						PRCM_BASE_EASIL1 + 4184
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateReadIsOFF32  PRCM_BASE_EASIL1 + 4185
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateGet32        PRCM_BASE_EASIL1 + 4186
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateIsON32       PRCM_BASE_EASIL1 + 4187
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateIsRET32      PRCM_BASE_EASIL1 + 4188
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateIsReserved32 PRCM_BASE_EASIL1 + 4189
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateIsOFF32      PRCM_BASE_EASIL1 + 4190
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateWrite32      PRCM_BASE_EASIL1 + 4191
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateWriteON32    PRCM_BASE_EASIL1 + 4192
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateWriteRET32   PRCM_BASE_EASIL1 + 4193
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateWriteReserved32     \
						PRCM_BASE_EASIL1 + 4194
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateWriteOFF32   PRCM_BASE_EASIL1 + 4195
#define EASIL1_PRCMPM_PWSTCTRL_DSPPowerStateSet32        PRCM_BASE_EASIL1 + 4196
#define EASIL1_PRCMPM_PWSTST_DSPReadRegister32           PRCM_BASE_EASIL1 + 4197
#define EASIL1_PRCMPM_PWSTST_DSPInTransitionRead32       PRCM_BASE_EASIL1 + 4198
#define EASIL1_PRCMPM_PWSTST_DSPInTransitionReadIsNo32   PRCM_BASE_EASIL1 + 4199
#define EASIL1_PRCMPM_PWSTST_DSPInTransitionReadIsOngoing32    \
						PRCM_BASE_EASIL1 + 4200
#define EASIL1_PRCMPM_PWSTST_DSPInTransitionGet32        PRCM_BASE_EASIL1 + 4201
#define EASIL1_PRCMPM_PWSTST_DSPInTransitionIsNo32       PRCM_BASE_EASIL1 + 4202
#define EASIL1_PRCMPM_PWSTST_DSPInTransitionIsOngoing32  PRCM_BASE_EASIL1 + 4203
#define EASIL1_PRCMPM_PWSTST_DSPClkActivityRead32        PRCM_BASE_EASIL1 + 4204
#define EASIL1_PRCMPM_PWSTST_DSPClkActivityReadIsInact32 PRCM_BASE_EASIL1 + 4205
#define EASIL1_PRCMPM_PWSTST_DSPClkActivityReadIsAct32   PRCM_BASE_EASIL1 + 4206
#define EASIL1_PRCMPM_PWSTST_DSPClkActivityGet32         PRCM_BASE_EASIL1 + 4207
#define EASIL1_PRCMPM_PWSTST_DSPClkActivityIsInact32     PRCM_BASE_EASIL1 + 4208
#define EASIL1_PRCMPM_PWSTST_DSPClkActivityIsAct32       PRCM_BASE_EASIL1 + 4209
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStRead32        PRCM_BASE_EASIL1 + 4210
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStReadIsON32    PRCM_BASE_EASIL1 + 4211
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStReadIsRET32   PRCM_BASE_EASIL1 + 4212
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStReadIsReserved32    \
						PRCM_BASE_EASIL1 + 4213
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStReadIsOFF32   PRCM_BASE_EASIL1 + 4214
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStGet32         PRCM_BASE_EASIL1 + 4215
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStIsON32        PRCM_BASE_EASIL1 + 4216
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStIsRET32       PRCM_BASE_EASIL1 + 4217
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStIsReserved32  PRCM_BASE_EASIL1 + 4218
#define EASIL1_PRCMPM_PWSTST_DSPMemIStateStIsOFF32       PRCM_BASE_EASIL1 + 4219
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredRead32   PRCM_BASE_EASIL1 + 4220
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredReadIsON32   \
						PRCM_BASE_EASIL1 + 4221
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredReadIsRET32    \
						PRCM_BASE_EASIL1 + 4222
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredReadIsReserved32 \
						PRCM_BASE_EASIL1 + 4223
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredReadIsOFF32     \
						PRCM_BASE_EASIL1 + 4224
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredGet32    PRCM_BASE_EASIL1 + 4225
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredIsON32   PRCM_BASE_EASIL1 + 4226
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredIsRET32  PRCM_BASE_EASIL1 + 4227
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredIsReserved32   \
						PRCM_BASE_EASIL1 + 4228
#define EASIL1_PRCMPM_PWSTST_DSPLastStateEnteredIsOFF32  PRCM_BASE_EASIL1 + 4229
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStRead32       PRCM_BASE_EASIL1 + 4230
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStReadIsON32   PRCM_BASE_EASIL1 + 4231
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStReadIsRET32  PRCM_BASE_EASIL1 + 4232
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStReadIsReserved32  \
						PRCM_BASE_EASIL1 + 4233
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStReadIsOFF32  PRCM_BASE_EASIL1 + 4234
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStGet32        PRCM_BASE_EASIL1 + 4235
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStIsON32       PRCM_BASE_EASIL1 + 4236
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStIsRET32      PRCM_BASE_EASIL1 + 4237
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStIsReserved32 PRCM_BASE_EASIL1 + 4238
#define EASIL1_PRCMPM_PWSTST_DSPPowerStateStIsOFF32      PRCM_BASE_EASIL1 + 4239
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPReadRegister32      PRCM_BASE_EASIL1 + 4240
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWriteRegister32     PRCM_BASE_EASIL1 + 4241
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stRead32  PRCM_BASE_EASIL1 + 4242
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stReadIsIRQ_fal_r32  \
						PRCM_BASE_EASIL1 + 4243
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stReadIsIRQ_tru_r32  \
						PRCM_BASE_EASIL1 + 4244
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stGet32   PRCM_BASE_EASIL1 + 4245
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stIsIRQ_fal_r32  \
						PRCM_BASE_EASIL1 + 4246
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stIsIRQ_tru_r32  \
						PRCM_BASE_EASIL1 + 4247
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stWrite32 PRCM_BASE_EASIL1 + 4248
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stWriteSt_un_w32  \
						PRCM_BASE_EASIL1 + 4249
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 4250
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPVoltTrans_stSet32   PRCM_BASE_EASIL1 + 4251
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stRead32      PRCM_BASE_EASIL1 + 4252
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stReadIsIRQ_fal_r32   \
						PRCM_BASE_EASIL1 + 4253
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stReadIsIRQ_tru_r32   \
						PRCM_BASE_EASIL1 + 4254
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stGet32       PRCM_BASE_EASIL1 + 4255
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stIsIRQ_fal_r32    \
						PRCM_BASE_EASIL1 + 4256
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stIsIRQ_tru_r32    \
						PRCM_BASE_EASIL1 + 4257
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stWrite32     PRCM_BASE_EASIL1 + 4258
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stWriteSt_un_w32   \
						PRCM_BASE_EASIL1 + 4259
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 4260
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup2_stSet32       PRCM_BASE_EASIL1 + 4261
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stRead32      PRCM_BASE_EASIL1 + 4262
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stReadIsIRQ_fal_r32  \
						PRCM_BASE_EASIL1 + 4263
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stReadIsIRQ_tru_r32   \
						PRCM_BASE_EASIL1 + 4264
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stGet32       PRCM_BASE_EASIL1 + 4265
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stIsIRQ_fal_r32    \
						PRCM_BASE_EASIL1 + 4266
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stIsIRQ_tru_r32     \
						PRCM_BASE_EASIL1 + 4267
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stWrite32     PRCM_BASE_EASIL1 + 4268
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stWriteSt_un_w32    \
						PRCM_BASE_EASIL1 + 4269
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 4270
#define EASIL1_PRCMPRCM_IRQSTATUS_DSPWkup1_stSet32       PRCM_BASE_EASIL1 + 4271
#define EASIL1_PRCMPRCM_IRQENABLE_DSPReadRegister32      PRCM_BASE_EASIL1 + 4272
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWriteRegister32     PRCM_BASE_EASIL1 + 4273
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enRead32  PRCM_BASE_EASIL1 + 4274
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enReadIsirq_msk32  \
						PRCM_BASE_EASIL1 + 4275
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enReadIsirq_en32  \
						PRCM_BASE_EASIL1 + 4276
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enGet32   PRCM_BASE_EASIL1 + 4277
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enIsirq_msk32   \
						PRCM_BASE_EASIL1 + 4278
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enIsirq_en32    \
						PRCM_BASE_EASIL1 + 4279
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enWrite32 PRCM_BASE_EASIL1 + 4280
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enWriteirq_msk32  \
						PRCM_BASE_EASIL1 + 4281
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enWriteirq_en32  \
						PRCM_BASE_EASIL1 + 4282
#define EASIL1_PRCMPRCM_IRQENABLE_DSPVoltTrans_enSet32   PRCM_BASE_EASIL1 + 4283
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enRead32      PRCM_BASE_EASIL1 + 4284
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enReadIsirq_msk32   \
						PRCM_BASE_EASIL1 + 4285
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enReadIsirq_en32    \
						PRCM_BASE_EASIL1 + 4286
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enGet32       PRCM_BASE_EASIL1 + 4287
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enIsirq_msk32 PRCM_BASE_EASIL1 + 4288
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enIsirq_en32  PRCM_BASE_EASIL1 + 4289
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enWrite32     PRCM_BASE_EASIL1 + 4290
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enWriteirq_msk32  \
						PRCM_BASE_EASIL1 + 4291
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enWriteirq_en32   \
						PRCM_BASE_EASIL1 + 4292
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup2_enSet32       PRCM_BASE_EASIL1 + 4293
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enRead32      PRCM_BASE_EASIL1 + 4294
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enReadIsirq_msk32  \
						PRCM_BASE_EASIL1 + 4295
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enReadIsirq_en32   \
						PRCM_BASE_EASIL1 + 4296
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enGet32       PRCM_BASE_EASIL1 + 4297
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enIsirq_msk32 PRCM_BASE_EASIL1 + 4298
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enIsirq_en32  PRCM_BASE_EASIL1 + 4299
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enWrite32     PRCM_BASE_EASIL1 + 4300
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enWriteirq_msk32   \
						PRCM_BASE_EASIL1 + 4301
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enWriteirq_en32    \
						PRCM_BASE_EASIL1 + 4302
#define EASIL1_PRCMPRCM_IRQENABLE_DSPWkup1_enSet32       PRCM_BASE_EASIL1 + 4303
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAReadRegister32      PRCM_BASE_EASIL1 + 4304
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWriteRegister32     PRCM_BASE_EASIL1 + 4305
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stRead32  PRCM_BASE_EASIL1 + 4306
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stReadIsIRQ_fal_r32  \
						PRCM_BASE_EASIL1 + 4307
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stReadIsIRQ_tru_r32  \
						PRCM_BASE_EASIL1 + 4308
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stGet32   PRCM_BASE_EASIL1 + 4309
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stIsIRQ_fal_r32  \
						PRCM_BASE_EASIL1 + 4310
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stIsIRQ_tru_r32  \
						PRCM_BASE_EASIL1 + 4311
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stWrite32 PRCM_BASE_EASIL1 + 4312
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stWriteSt_un_w32   \
						PRCM_BASE_EASIL1 + 4313
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 4314
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAVoltTrans_stSet32   PRCM_BASE_EASIL1 + 4315
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stRead32      PRCM_BASE_EASIL1 + 4316
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stReadIsIRQ_fal_r32  \
						PRCM_BASE_EASIL1 + 4317
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stReadIsIRQ_tru_r32  \
						PRCM_BASE_EASIL1 + 4318
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stGet32       PRCM_BASE_EASIL1 + 4319
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stIsIRQ_fal_r32   \
						PRCM_BASE_EASIL1 + 4320
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stIsIRQ_tru_r32    \
						PRCM_BASE_EASIL1 + 4321
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stWrite32     PRCM_BASE_EASIL1 + 4322
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stWriteSt_un_w32   \
						PRCM_BASE_EASIL1 + 4323
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stWriteSt_rst_w32   \
						PRCM_BASE_EASIL1 + 4324
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup2_stSet32       PRCM_BASE_EASIL1 + 4325
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stRead32      PRCM_BASE_EASIL1 + 4326
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stReadIsIRQ_fal_r32  \
						PRCM_BASE_EASIL1 + 4327
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stReadIsIRQ_tru_r32  \
						PRCM_BASE_EASIL1 + 4328
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stGet32       PRCM_BASE_EASIL1 + 4329
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stIsIRQ_fal_r32     \
						PRCM_BASE_EASIL1 + 4330
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stIsIRQ_tru_r32    \
						PRCM_BASE_EASIL1 + 4331
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stWrite32     PRCM_BASE_EASIL1 + 4332
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stWriteSt_un_w32  \
						PRCM_BASE_EASIL1 + 4333
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stWriteSt_rst_w32  \
						PRCM_BASE_EASIL1 + 4334
#define EASIL1_PRCMPRCM_IRQSTATUS_IVAWkup1_stSet32       PRCM_BASE_EASIL1 + 4335
#define EASIL1_PRCMPRCM_IRQENABLE_IVAReadRegister32      PRCM_BASE_EASIL1 + 4336
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWriteRegister32     PRCM_BASE_EASIL1 + 4337
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enRead32  PRCM_BASE_EASIL1 + 4338
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enReadIsirq_msk32 \
						PRCM_BASE_EASIL1 + 4339
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enReadIsirq_en32   \
						PRCM_BASE_EASIL1 + 4340
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enGet32   PRCM_BASE_EASIL1 + 4341
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enIsirq_msk32  \
						PRCM_BASE_EASIL1 + 4342
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enIsirq_en32    \
						PRCM_BASE_EASIL1 + 4343
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enWrite32 PRCM_BASE_EASIL1 + 4344
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enWriteirq_msk32  \
						PRCM_BASE_EASIL1 + 4345
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enWriteirq_en32   \
						PRCM_BASE_EASIL1 + 4346
#define EASIL1_PRCMPRCM_IRQENABLE_IVAVoltTrans_enSet32   PRCM_BASE_EASIL1 + 4347
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enRead32      PRCM_BASE_EASIL1 + 4348
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enReadIsirq_msk32   \
						PRCM_BASE_EASIL1 + 4349
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enReadIsirq_en32    \
						PRCM_BASE_EASIL1 + 4350
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enGet32       PRCM_BASE_EASIL1 + 4351
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enIsirq_msk32 PRCM_BASE_EASIL1 + 4352
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enIsirq_en32  PRCM_BASE_EASIL1 + 4353
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enWrite32     PRCM_BASE_EASIL1 + 4354
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enWriteirq_msk32   \
						PRCM_BASE_EASIL1 + 4355
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enWriteirq_en32     \
						PRCM_BASE_EASIL1 + 4356
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup2_enSet32       PRCM_BASE_EASIL1 + 4357
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enRead32      PRCM_BASE_EASIL1 + 4358
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enReadIsirq_msk32  \
						PRCM_BASE_EASIL1 + 4359
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enReadIsirq_en32   \
						PRCM_BASE_EASIL1 + 4360
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enGet32       PRCM_BASE_EASIL1 + 4361
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enIsirq_msk32 PRCM_BASE_EASIL1 + 4362
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enIsirq_en32  PRCM_BASE_EASIL1 + 4363
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enWrite32     PRCM_BASE_EASIL1 + 4364
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enWriteirq_msk32    \
						PRCM_BASE_EASIL1 + 4365
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enWriteirq_en32     \
						PRCM_BASE_EASIL1 + 4366
#define EASIL1_PRCMPRCM_IRQENABLE_IVAWkup1_enSet32       PRCM_BASE_EASIL1 + 4367
#define EASIL1_CM_FCLKEN_PER_GPT5WriteRegister32         PRCM_BASE_EASIL1 + 4368
#define EASIL1_CM_FCLKEN_PER_GPT6WriteRegister32         PRCM_BASE_EASIL1 + 4369
#define EASIL1_CM_ICLKEN_PER_GPT5WriteRegister32         PRCM_BASE_EASIL1 + 4370
#define EASIL1_CM_ICLKEN_PER_GPT6WriteRegister32         PRCM_BASE_EASIL1 + 4371
#define EASIL1_CM_CLKSEL_PER_GPT5Write32k32              PRCM_BASE_EASIL1 + 4372
#define EASIL1_CM_CLKSEL_PER_GPT6Write32k32              PRCM_BASE_EASIL1 + 4373
#define EASIL1_PRCMCM_CLKSTCTRL_IVA2WriteRegister32      PRCM_BASE_EASIL1 + 4374
#define EASIL1_PRCMPM_PWSTCTRL_IVA2PowerStateWriteON32   PRCM_BASE_EASIL1 + 4375
#define EASIL1_PRCMPM_PWSTCTRL_IVA2PowerStateWriteOFF32  PRCM_BASE_EASIL1 + 4376
#define EASIL1_PRCMPM_PWSTST_IVA2InTransitionRead32 	 PRCM_BASE_EASIL1 + 4377
#define EASIL1_PRCMPM_PWSTST_IVA2PowerStateStGet32       PRCM_BASE_EASIL1 + 4378
#define EASIL1_PRCMPM_PWSTST_IVA2ReadRegister32          PRCM_BASE_EASIL1 + 4379
/* Register offset address definitions */

#define PRCM_PRCM_REVISION_OFFSET           (UWORD32)(0x0)
#define PRCM_PRCM_SYSCONFIG_OFFSET          (UWORD32)(0x10)
#define PRCM_PRCM_IRQSTATUS_MPU_OFFSET      (UWORD32)(0x18)
#define PRCM_PRCM_IRQENABLE_MPU_OFFSET      (UWORD32)(0x1c)
#define PRCM_PRCM_VOLTCTRL_OFFSET           (UWORD32)(0x50)
#define PRCM_PRCM_VOLTST_OFFSET             (UWORD32)(0x54)
#define PRCM_PRCM_CLKSRC_CTRL_OFFSET        (UWORD32)(0x60)
#define PRCM_PRCM_CLKOUT_CTRL_OFFSET        (UWORD32)(0x70)
#define PRCM_PRCM_CLKEMUL_CTRL_OFFSET       (UWORD32)(0x78)
#define PRCM_PRCM_CLKCFG_CTRL_OFFSET        (UWORD32)(0x80)
#define PRCM_PRCM_CLKCFG_STATUS_OFFSET      (UWORD32)(0x84)
#define PRCM_PRCM_VOLTSETUP_OFFSET          (UWORD32)(0x90)
#define PRCM_PRCM_CLKSSETUP_OFFSET          (UWORD32)(0x94)
#define PRCM_PRCM_POLCTRL_OFFSET            (UWORD32)(0x98)
#define PRCM_GENERAL_PURPOSE1_OFFSET        (UWORD32)(0xb0)
#define PRCM_GENERAL_PURPOSE2_OFFSET        (UWORD32)(0xb4)
#define PRCM_GENERAL_PURPOSE3_OFFSET        (UWORD32)(0xb8)
#define PRCM_GENERAL_PURPOSE4_OFFSET        (UWORD32)(0xbc)
#define PRCM_GENERAL_PURPOSE5_OFFSET        (UWORD32)(0xc0)
#define PRCM_GENERAL_PURPOSE6_OFFSET        (UWORD32)(0xc4)
#define PRCM_GENERAL_PURPOSE7_OFFSET        (UWORD32)(0xc8)
#define PRCM_GENERAL_PURPOSE8_OFFSET        (UWORD32)(0xcc)
#define PRCM_GENERAL_PURPOSE9_OFFSET        (UWORD32)(0xd0)
#define PRCM_GENERAL_PURPOSE10_OFFSET       (UWORD32)(0xd4)
#define PRCM_GENERAL_PURPOSE11_OFFSET       (UWORD32)(0xd8)
#define PRCM_GENERAL_PURPOSE12_OFFSET       (UWORD32)(0xdc)
#define PRCM_GENERAL_PURPOSE13_OFFSET       (UWORD32)(0xe0)
#define PRCM_GENERAL_PURPOSE14_OFFSET       (UWORD32)(0xe4)
#define PRCM_GENERAL_PURPOSE15_OFFSET       (UWORD32)(0xe8)
#define PRCM_GENERAL_PURPOSE16_OFFSET       (UWORD32)(0xec)
#define PRCM_GENERAL_PURPOSE17_OFFSET       (UWORD32)(0xf0)
#define PRCM_GENERAL_PURPOSE18_OFFSET       (UWORD32)(0xf4)
#define PRCM_GENERAL_PURPOSE19_OFFSET       (UWORD32)(0xf8)
#define PRCM_GENERAL_PURPOSE20_OFFSET       (UWORD32)(0xfc)
#define PRCM_CM_CLKSEL_MPU_OFFSET            (UWORD32)(0x140)
#define PRCM_CM_CLKSTCTRL_MPU_OFFSET         (UWORD32)(0x148)
#define PRCM_RM_RSTST_MPU_OFFSET             (UWORD32)(0x158)
#define PRCM_PM_WKDEP_MPU_OFFSET             (UWORD32)(0x1c8)
#define PRCM_PM_EVGENCTRL_MPU_OFFSET         (UWORD32)(0x1d4)
#define PRCM_PM_EVEGENONTIM_MPU_OFFSET       (UWORD32)(0x1d8)
#define PRCM_PM_EVEGENOFFTIM_MPU_OFFSET      (UWORD32)(0x1dc)
#define PRCM_PM_PWSTCTRL_MPU_OFFSET          (UWORD32)(0x1e0)
#define PRCM_PM_PWSTST_MPU_OFFSET            (UWORD32)(0x1e4)
#define PRCM_CM_FCLKEN1_CORE_OFFSET          (UWORD32)(0x200)
#define PRCM_CM_FCLKEN2_CORE_OFFSET          (UWORD32)(0x204)
#define PRCM_CM_ICLKEN1_CORE_OFFSET          (UWORD32)(0x210)
#define PRCM_CM_ICLKEN2_CORE_OFFSET          (UWORD32)(0x214)
#define PRCM_CM_ICLKEN4_CORE_OFFSET          (UWORD32)(0x21c)
#define PRCM_CM_IDLEST1_CORE_OFFSET          (UWORD32)(0x220)
#define PRCM_CM_IDLEST2_CORE_OFFSET          (UWORD32)(0x224)
#define PRCM_CM_IDLEST4_CORE_OFFSET          (UWORD32)(0x22c)
#define PRCM_CM_AUTOIDLE1_CORE_OFFSET        (UWORD32)(0x230)
#define PRCM_CM_AUTOIDLE2_CORE_OFFSET        (UWORD32)(0x234)
#define PRCM_CM_AUTOIDLE3_CORE_OFFSET        (UWORD32)(0x238)
#define PRCM_CM_AUTOIDLE4_CORE_OFFSET        (UWORD32)(0x23c)
#define PRCM_CM_CLKSEL1_CORE_OFFSET          (UWORD32)(0x240)
#define PRCM_CM_CLKSEL2_CORE_OFFSET          (UWORD32)(0x244)
#define PRCM_CM_CLKSTCTRL_CORE_OFFSET        (UWORD32)(0x248)
#define PRCM_PM_WKEN1_CORE_OFFSET            (UWORD32)(0x2a0)
#define PRCM_PM_WKEN2_CORE_OFFSET            (UWORD32)(0x2a4)
#define PRCM_PM_WKST1_CORE_OFFSET            (UWORD32)(0x2b0)
#define PRCM_PM_WKST2_CORE_OFFSET            (UWORD32)(0x2b4)
#define PRCM_PM_WKDEP_CORE_OFFSET            (UWORD32)(0x2c8)
#define PRCM_PM_PWSTCTRL_CORE_OFFSET         (UWORD32)(0x2e0)
#define PRCM_PM_PWSTST_CORE_OFFSET           (UWORD32)(0x2e4)
#define PRCM_CM_FCLKEN_GFX_OFFSET            (UWORD32)(0x300)
#define PRCM_CM_ICLKEN_GFX_OFFSET            (UWORD32)(0x310)
#define PRCM_CM_IDLEST_GFX_OFFSET            (UWORD32)(0x320)
#define PRCM_CM_CLKSEL_GFX_OFFSET            (UWORD32)(0x340)
#define PRCM_CM_CLKSTCTRL_GFX_OFFSET         (UWORD32)(0x348)
#define PRCM_RM_RSTCTRL_GFX_OFFSET           (UWORD32)(0x350)
#define PRCM_RM_RSTST_GFX_OFFSET             (UWORD32)(0x358)
#define PRCM_PM_WKDEP_GFX_OFFSET             (UWORD32)(0x3c8)
#define PRCM_PM_PWSTCTRL_GFX_OFFSET          (UWORD32)(0x3e0)
#define PRCM_PM_PWSTST_GFX_OFFSET            (UWORD32)(0x3e4)
#define PRCM_CM_FCLKEN_WKUP_OFFSET           (UWORD32)(0x400)
#define PRCM_CM_ICLKEN_WKUP_OFFSET           (UWORD32)(0x410)
#define PRCM_CM_IDLEST_WKUP_OFFSET           (UWORD32)(0x420)
#define PRCM_CM_AUTOIDLE_WKUP_OFFSET         (UWORD32)(0x430)
#define PRCM_CM_CLKSEL_WKUP_OFFSET           (UWORD32)(0x440)
#define PRCM_RM_RSTCTRL_WKUP_OFFSET          (UWORD32)(0x450)
#define PRCM_RM_RSTTIME_WKUP_OFFSET          (UWORD32)(0x454)
#define PRCM_RM_RSTST_WKUP_OFFSET            (UWORD32)(0x458)
#define PRCM_PM_WKEN_WKUP_OFFSET             (UWORD32)(0x4a0)
#define PRCM_PM_WKST_WKUP_OFFSET             (UWORD32)(0x4b0)
#define PRCM_CM_CLKEN_PLL_OFFSET             (UWORD32)(0x500)
#define PRCM_CM_IDLEST_CKGEN_OFFSET          (UWORD32)(0x520)
#define PRCM_CM_AUTOIDLE_PLL_OFFSET          (UWORD32)(0x530)
#define PRCM_CM_CLKSEL1_PLL_OFFSET           (UWORD32)(0x540)
#define PRCM_CM_CLKSEL2_PLL_OFFSET           (UWORD32)(0x544)
#define PRCM_CM_FCLKEN_DSP_OFFSET            (UWORD32)(0x800)
#define PRCM_CM_ICLKEN_DSP_OFFSET            (UWORD32)(0x810)
#define PRCM_CM_IDLEST_DSP_OFFSET            (UWORD32)(0x820)
#define PRCM_CM_AUTOIDLE_DSP_OFFSET          (UWORD32)(0x830)
#define PRCM_CM_CLKSEL_DSP_OFFSET            (UWORD32)(0x840)
#define PRCM_CM_CLKSTCTRL_DSP_OFFSET         (UWORD32)(0x848)
#define PRCM_RM_RSTCTRL_DSP_OFFSET           (UWORD32)(0x850)
#define PRCM_RM_RSTST_DSP_OFFSET             (UWORD32)(0x858)
#define PRCM_PM_WKEN_DSP_OFFSET              (UWORD32)(0x8a0)
#define PRCM_PM_WKDEP_DSP_OFFSET             (UWORD32)(0x8c8)
#define PRCM_PM_PWSTCTRL_DSP_OFFSET          (UWORD32)(0x8e0)
#define PRCM_PM_PWSTST_DSP_OFFSET            (UWORD32)(0x8e4)
#define PRCM_PM_PWSTST_IVA2_OFFSET            (UWORD32)(0xE4)
#define PRCM_PM_PWSTCTRL_IVA2_OFFSET          (UWORD32)(0xE0)
#define PRCM_CM_CLKSTCTRL_IVA2_OFFSET         (UWORD32)(0x48)
#define PRCM_PRCM_IRQSTATUS_DSP_OFFSET       (UWORD32)(0x8f0)
#define PRCM_PRCM_IRQENABLE_DSP_OFFSET       (UWORD32)(0x8f4)
#define PRCM_PRCM_IRQSTATUS_IVA_OFFSET       (UWORD32)(0x8f8)
#define PRCM_PRCM_IRQENABLE_IVA_OFFSET       (UWORD32)(0x8fc)
#define CM_CLKSEL_PER_OFFSET                            (UWORD32)(0x40)

/* Bitfield mask and offset declarations */

#define PRCM_PRCM_REVISION_Rev_MASK                    (UWORD32)(0xff)
#define PRCM_PRCM_REVISION_Rev_OFFSET                  (UWORD32)(0)

#define PRCM_PRCM_SYSCONFIG_AutoIdle_MASK              (UWORD32)(0x1)
#define PRCM_PRCM_SYSCONFIG_AutoIdle_OFFSET            (UWORD32)(0)

#define PRCM_PRCM_IRQSTATUS_MPU_Transition_st_MASK     (UWORD32)(0x20)
#define PRCM_PRCM_IRQSTATUS_MPU_Transition_st_OFFSET   (UWORD32)(5)

#define PRCM_PRCM_IRQSTATUS_MPU_EvGenOFF_st_MASK       (UWORD32)(0x10)
#define PRCM_PRCM_IRQSTATUS_MPU_EvGenOFF_st_OFFSET     (UWORD32)(4)

#define PRCM_PRCM_IRQSTATUS_MPU_EvGenON_st_MASK        (UWORD32)(0x8)
#define PRCM_PRCM_IRQSTATUS_MPU_EvGenON_st_OFFSET      (UWORD32)(3)

#define PRCM_PRCM_IRQSTATUS_MPU_VoltTrans_st_MASK      (UWORD32)(0x4)
#define PRCM_PRCM_IRQSTATUS_MPU_VoltTrans_st_OFFSET    (UWORD32)(2)

#define PRCM_PRCM_IRQSTATUS_MPU_Wkup2_st_MASK          (UWORD32)(0x2)
#define PRCM_PRCM_IRQSTATUS_MPU_Wkup2_st_OFFSET        (UWORD32)(1)

#define PRCM_PRCM_IRQSTATUS_MPU_Wkup1_st_MASK          (UWORD32)(0x1)
#define PRCM_PRCM_IRQSTATUS_MPU_Wkup1_st_OFFSET        (UWORD32)(0)

#define PRCM_PRCM_IRQENABLE_MPU_Transition_en_MASK     (UWORD32)(0x20)
#define PRCM_PRCM_IRQENABLE_MPU_Transition_en_OFFSET   (UWORD32)(5)

#define PRCM_PRCM_IRQENABLE_MPU_EvGenOFF_en_MASK       (UWORD32)(0x10)
#define PRCM_PRCM_IRQENABLE_MPU_EvGenOFF_en_OFFSET     (UWORD32)(4)

#define PRCM_PRCM_IRQENABLE_MPU_EvGenON_en_MASK        (UWORD32)(0x8)
#define PRCM_PRCM_IRQENABLE_MPU_EvGenON_en_OFFSET      (UWORD32)(3)

#define PRCM_PRCM_IRQENABLE_MPU_VoltTrans_en_MASK      (UWORD32)(0x4)
#define PRCM_PRCM_IRQENABLE_MPU_VoltTrans_en_OFFSET    (UWORD32)(2)

#define PRCM_PRCM_IRQENABLE_MPU_Wkup2_en_MASK          (UWORD32)(0x2)
#define PRCM_PRCM_IRQENABLE_MPU_Wkup2_en_OFFSET        (UWORD32)(1)

#define PRCM_PRCM_IRQENABLE_MPU_Wkup1_en_MASK          (UWORD32)(0x1)
#define PRCM_PRCM_IRQENABLE_MPU_Wkup1_en_OFFSET        (UWORD32)(0)

#define PRCM_PRCM_VOLTCTRL_AUTO_ExtVolt_MASK            (UWORD32)(0x8000)
#define PRCM_PRCM_VOLTCTRL_AUTO_ExtVolt_OFFSET          (UWORD32)(15)

#define PRCM_PRCM_VOLTCTRL_FORCE_ExtVolt_MASK           (UWORD32)(0x4000)
#define PRCM_PRCM_VOLTCTRL_FORCE_ExtVolt_OFFSET         (UWORD32)(14)

#define PRCM_PRCM_VOLTCTRL_SETOFF_Level_MASK            (UWORD32)(0x3000)
#define PRCM_PRCM_VOLTCTRL_SETOFF_Level_OFFSET          (UWORD32)(12)

#define PRCM_PRCM_VOLTCTRL_MemRetCtrl_MASK              (UWORD32)(0x100)
#define PRCM_PRCM_VOLTCTRL_MemRetCtrl_OFFSET            (UWORD32)(8)

#define PRCM_PRCM_VOLTCTRL_SETRET_Level_MASK            (UWORD32)(0xc0)
#define PRCM_PRCM_VOLTCTRL_SETRET_Level_OFFSET          (UWORD32)(6)

#define PRCM_PRCM_VOLTCTRL_VOLT_level_MASK              (UWORD32)(0x3)
#define PRCM_PRCM_VOLTCTRL_VOLT_level_OFFSET            (UWORD32)(0)

#define PRCM_PRCM_VOLTST_ST_VoltLevel_MASK              (UWORD32)(0x3)
#define PRCM_PRCM_VOLTST_ST_VoltLevel_OFFSET            (UWORD32)(0)

#define PRCM_PRCM_CLKSRC_CTRL_SysClkDiv_MASK            (UWORD32)(0xc0)
#define PRCM_PRCM_CLKSRC_CTRL_SysClkDiv_OFFSET          (UWORD32)(6)

#define PRCM_PRCM_CLKSRC_CTRL_AutoExtClkMode_MASK       (UWORD32)(0x18)
#define PRCM_PRCM_CLKSRC_CTRL_AutoExtClkMode_OFFSET     (UWORD32)(3)

#define PRCM_PRCM_CLKSRC_CTRL_SysClkSel_MASK            (UWORD32)(0x3)
#define PRCM_PRCM_CLKSRC_CTRL_SysClkSel_OFFSET          (UWORD32)(0)

#define PRCM_PRCM_CLKOUT_CTRL_ClkOut_en_MASK            (UWORD32)(0x80)
#define PRCM_PRCM_CLKOUT_CTRL_ClkOut_en_OFFSET          (UWORD32)(7)

#define PRCM_PRCM_CLKOUT_CTRL_ClkOut_div_MASK           (UWORD32)(0x38)
#define PRCM_PRCM_CLKOUT_CTRL_ClkOut_div_OFFSET         (UWORD32)(3)

#define PRCM_PRCM_CLKOUT_CTRL_ClkOut_source_MASK        (UWORD32)(0x3)
#define PRCM_PRCM_CLKOUT_CTRL_ClkOut_source_OFFSET      (UWORD32)(0)

#define PRCM_PRCM_CLKEMUL_CTRL_Emulation_EN_MASK        (UWORD32)(0x1)
#define PRCM_PRCM_CLKEMUL_CTRL_Emulation_EN_OFFSET      (UWORD32)(0)

#define PRCM_PRCM_CLKCFG_CTRL_Valid_config_MASK         (UWORD32)(0x1)
#define PRCM_PRCM_CLKCFG_CTRL_Valid_config_OFFSET       (UWORD32)(0)

#define PRCM_PRCM_CLKCFG_STATUS_Config_status_MASK      (UWORD32)(0x1)
#define PRCM_PRCM_CLKCFG_STATUS_Config_status_OFFSET    (UWORD32)(0)

#define PRCM_PRCM_VOLTSETUP_SETUP_Time_MASK             (UWORD32)(0xffff)
#define PRCM_PRCM_VOLTSETUP_SETUP_Time_OFFSET           (UWORD32)(0)

#define PRCM_PRCM_CLKSSETUP_SETUP_Time_MASK             (UWORD32)(0xffff)
#define PRCM_PRCM_CLKSSETUP_SETUP_Time_OFFSET           (UWORD32)(0)

#define PRCM_PRCM_POLCTRL_ClkOut_pol_MASK               (UWORD32)(0x200)
#define PRCM_PRCM_POLCTRL_ClkOut_pol_OFFSET             (UWORD32)(9)

#define PRCM_PRCM_POLCTRL_ClkREQ_pol_MASK               (UWORD32)(0x100)
#define PRCM_PRCM_POLCTRL_ClkREQ_pol_OFFSET             (UWORD32)(8)

#define PRCM_PRCM_POLCTRL_ExtVol_pol_MASK               (UWORD32)(0x1)
#define PRCM_PRCM_POLCTRL_ExtVol_pol_OFFSET             (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE1_Data_MASK                 (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE1_Data_OFFSET               (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE2_Data_MASK                 (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE2_Data_OFFSET               (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE3_Data_MASK                 (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE3_Data_OFFSET               (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE4_Data_MASK                 (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE4_Data_OFFSET               (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE5_Data_MASK                 (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE5_Data_OFFSET               (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE6_Data_MASK                 (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE6_Data_OFFSET               (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE7_Data_MASK                 (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE7_Data_OFFSET               (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE8_Data_MASK                 (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE8_Data_OFFSET               (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE9_Data_MASK                 (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE9_Data_OFFSET               (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE10_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE10_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE11_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE11_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE12_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE12_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE13_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE13_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE14_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE14_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE15_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE15_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE16_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE16_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE17_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE17_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE18_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE18_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE19_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE19_Data_OFFSET              (UWORD32)(0)

#define PRCM_GENERAL_PURPOSE20_Data_MASK                (UWORD32)(0xffffffff)
#define PRCM_GENERAL_PURPOSE20_Data_OFFSET              (UWORD32)(0)

#define PRCM_CM_CLKSEL_MPU_CLKSEL_MPU_MASK              (UWORD32)(0x1f)
#define PRCM_CM_CLKSEL_MPU_CLKSEL_MPU_OFFSET            (UWORD32)(0)

#define PRCM_CM_CLKSTCTRL_MPU_Autostate_MPU_MASK        (UWORD32)(0x1)
#define PRCM_CM_CLKSTCTRL_MPU_Autostate_MPU_OFFSET      (UWORD32)(0)

#define PRCM_RM_RSTST_MPU_COREWkup_rst_MASK             (UWORD32)(0x8)
#define PRCM_RM_RSTST_MPU_COREWkup_rst_OFFSET           (UWORD32)(3)

#define PRCM_RM_RSTST_MPU_DomainWkup_rst_MASK           (UWORD32)(0x4)
#define PRCM_RM_RSTST_MPU_DomainWkup_rst_OFFSET         (UWORD32)(2)

#define PRCM_RM_RSTST_MPU_GlobalWarm_rst_MASK           (UWORD32)(0x2)
#define PRCM_RM_RSTST_MPU_GlobalWarm_rst_OFFSET         (UWORD32)(1)

#define PRCM_RM_RSTST_MPU_GlobalCold_rst_MASK           (UWORD32)(0x1)
#define PRCM_RM_RSTST_MPU_GlobalCold_rst_OFFSET         (UWORD32)(0)

#define PRCM_PM_WKDEP_MPU_EN_WKUP_MASK                  (UWORD32)(0x10)
#define PRCM_PM_WKDEP_MPU_EN_WKUP_OFFSET                (UWORD32)(4)

#define PRCM_PM_WKDEP_MPU_EN_DSP_MASK                   (UWORD32)(0x4)
#define PRCM_PM_WKDEP_MPU_EN_DSP_OFFSET                 (UWORD32)(2)

#define PRCM_PM_WKDEP_MPU_EN_CORE_MASK                  (UWORD32)(0x1)
#define PRCM_PM_WKDEP_MPU_EN_CORE_OFFSET                (UWORD32)(0)

#define PRCM_PM_EVGENCTRL_MPU_OFFLoadMode_MASK          (UWORD32)(0x18)
#define PRCM_PM_EVGENCTRL_MPU_OFFLoadMode_OFFSET        (UWORD32)(3)

#define PRCM_PM_EVGENCTRL_MPU_ONLoadMode_MASK           (UWORD32)(0x6)
#define PRCM_PM_EVGENCTRL_MPU_ONLoadMode_OFFSET         (UWORD32)(1)

#define PRCM_PM_EVGENCTRL_MPU_Enable_MASK               (UWORD32)(0x1)
#define PRCM_PM_EVGENCTRL_MPU_Enable_OFFSET             (UWORD32)(0)

#define PRCM_PM_EVEGENONTIM_MPU_ONTimeVal_MASK          (UWORD32)(0xffffffff)
#define PRCM_PM_EVEGENONTIM_MPU_ONTimeVal_OFFSET        (UWORD32)(0)

#define PRCM_PM_EVEGENOFFTIM_MPU_OFFTimeVal_MASK        (UWORD32)(0xffffffff)
#define PRCM_PM_EVEGENOFFTIM_MPU_OFFTimeVal_OFFSET      (UWORD32)(0)

#define PRCM_PM_PWSTCTRL_MPU_MemONState_MASK            (UWORD32)(0xc00)
#define PRCM_PM_PWSTCTRL_MPU_MemONState_OFFSET          (UWORD32)(10)

#define PRCM_PM_PWSTCTRL_MPU_MemRETState_MASK           (UWORD32)(0x8)
#define PRCM_PM_PWSTCTRL_MPU_MemRETState_OFFSET         (UWORD32)(3)

#define PRCM_PM_PWSTCTRL_MPU_LogicRETState_MASK         (UWORD32)(0x4)
#define PRCM_PM_PWSTCTRL_MPU_LogicRETState_OFFSET       (UWORD32)(2)

#define PRCM_PM_PWSTCTRL_MPU_PowerState_MASK            (UWORD32)(0x3)
#define PRCM_PM_PWSTCTRL_MPU_PowerState_OFFSET          (UWORD32)(0)

#define PRCM_PM_PWSTST_MPU_LastStateEntered_MASK        (UWORD32)(0x30)
#define PRCM_PM_PWSTST_MPU_LastStateEntered_OFFSET      (UWORD32)(4)

#define PRCM_CM_FCLKEN1_CORE_EN_CAM_MASK                (UWORD32)(0x80000000)
#define PRCM_CM_FCLKEN1_CORE_EN_CAM_OFFSET              (UWORD32)(31)

#define PRCM_CM_FCLKEN1_CORE_EN_WDT4_MASK               (UWORD32)(0x20000000)
#define PRCM_CM_FCLKEN1_CORE_EN_WDT4_OFFSET             (UWORD32)(29)

#define PRCM_CM_FCLKEN1_CORE_EN_WDT3_MASK               (UWORD32)(0x10000000)
#define PRCM_CM_FCLKEN1_CORE_EN_WDT3_OFFSET             (UWORD32)(28)

#define PRCM_CM_FCLKEN1_CORE_EN_MSPRO_MASK              (UWORD32)(0x8000000)
#define PRCM_CM_FCLKEN1_CORE_EN_MSPRO_OFFSET            (UWORD32)(27)

#define PRCM_CM_FCLKEN1_CORE_EN_MMC_MASK                (UWORD32)(0x4000000)
#define PRCM_CM_FCLKEN1_CORE_EN_MMC_OFFSET              (UWORD32)(26)

#define PRCM_CM_FCLKEN1_CORE_EN_FAC_MASK                (UWORD32)(0x2000000)
#define PRCM_CM_FCLKEN1_CORE_EN_FAC_OFFSET              (UWORD32)(25)

#define PRCM_CM_FCLKEN1_CORE_EN_EAC_MASK                (UWORD32)(0x1000000)
#define PRCM_CM_FCLKEN1_CORE_EN_EAC_OFFSET              (UWORD32)(24)

#define PRCM_CM_FCLKEN1_CORE_EN_HDQ_MASK                (UWORD32)(0x800000)
#define PRCM_CM_FCLKEN1_CORE_EN_HDQ_OFFSET              (UWORD32)(23)

#define PRCM_CM_FCLKEN1_CORE_EN_UART2_MASK              (UWORD32)(0x400000)
#define PRCM_CM_FCLKEN1_CORE_EN_UART2_OFFSET            (UWORD32)(22)

#define PRCM_CM_FCLKEN1_CORE_EN_UART1_MASK              (UWORD32)(0x200000)
#define PRCM_CM_FCLKEN1_CORE_EN_UART1_OFFSET            (UWORD32)(21)

#define PRCM_CM_FCLKEN1_CORE_EN_I2C2_MASK               (UWORD32)(0x100000)
#define PRCM_CM_FCLKEN1_CORE_EN_I2C2_OFFSET             (UWORD32)(20)

#define PRCM_CM_FCLKEN1_CORE_EN_I2C1_MASK               (UWORD32)(0x80000)
#define PRCM_CM_FCLKEN1_CORE_EN_I2C1_OFFSET             (UWORD32)(19)

#define PRCM_CM_FCLKEN1_CORE_EN_McSPI2_MASK             (UWORD32)(0x40000)
#define PRCM_CM_FCLKEN1_CORE_EN_McSPI2_OFFSET           (UWORD32)(18)

#define PRCM_CM_FCLKEN1_CORE_EN_McSPI1_MASK             (UWORD32)(0x20000)
#define PRCM_CM_FCLKEN1_CORE_EN_McSPI1_OFFSET           (UWORD32)(17)

#define PRCM_CM_FCLKEN1_CORE_EN_McBSP2_MASK             (UWORD32)(0x10000)
#define PRCM_CM_FCLKEN1_CORE_EN_McBSP2_OFFSET           (UWORD32)(16)

#define PRCM_CM_FCLKEN1_CORE_EN_McBSP1_MASK             (UWORD32)(0x8000)
#define PRCM_CM_FCLKEN1_CORE_EN_McBSP1_OFFSET           (UWORD32)(15)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT12_MASK              (UWORD32)(0x4000)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT12_OFFSET            (UWORD32)(14)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT11_MASK              (UWORD32)(0x2000)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT11_OFFSET            (UWORD32)(13)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT10_MASK              (UWORD32)(0x1000)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT10_OFFSET            (UWORD32)(12)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT9_MASK               (UWORD32)(0x800)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT9_OFFSET             (UWORD32)(11)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT8_MASK               (UWORD32)(0x400)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT8_OFFSET             (UWORD32)(10)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT7_MASK               (UWORD32)(0x200)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT7_OFFSET             (UWORD32)(9)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT6_MASK               (UWORD32)(0x100)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT6_OFFSET             (UWORD32)(8)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT5_MASK               (UWORD32)(0x80)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT5_OFFSET             (UWORD32)(7)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT4_MASK               (UWORD32)(0x40)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT4_OFFSET             (UWORD32)(6)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT3_MASK               (UWORD32)(0x20)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT3_OFFSET             (UWORD32)(5)

#define PRCM_CM_FCLKEN1_CORE_EN_GPT2_MASK               (UWORD32)(0x10)
#define PRCM_CM_FCLKEN1_CORE_EN_GPT2_OFFSET             (UWORD32)(4)

#define PRCM_CM_FCLKEN1_CORE_EN_VLYNQ_MASK              (UWORD32)(0x8)
#define PRCM_CM_FCLKEN1_CORE_EN_VLYNQ_OFFSET            (UWORD32)(3)

#define PRCM_CM_FCLKEN1_CORE_EN_TV_MASK                 (UWORD32)(0x4)
#define PRCM_CM_FCLKEN1_CORE_EN_TV_OFFSET               (UWORD32)(2)

#define PRCM_CM_FCLKEN1_CORE_EN_DSS2_MASK               (UWORD32)(0x2)
#define PRCM_CM_FCLKEN1_CORE_EN_DSS2_OFFSET             (UWORD32)(1)

#define PRCM_CM_FCLKEN1_CORE_EN_DSS1_MASK               (UWORD32)(0x1)
#define PRCM_CM_FCLKEN1_CORE_EN_DSS1_OFFSET             (UWORD32)(0)

#define PRCM_CM_FCLKEN2_CORE_EN_UART3_MASK              (UWORD32)(0x4)
#define PRCM_CM_FCLKEN2_CORE_EN_UART3_OFFSET            (UWORD32)(2)

#define PRCM_CM_FCLKEN2_CORE_EN_SSI_MASK                (UWORD32)(0x2)
#define PRCM_CM_FCLKEN2_CORE_EN_SSI_OFFSET              (UWORD32)(1)

#define PRCM_CM_FCLKEN2_CORE_EN_USB_MASK                (UWORD32)(0x1)
#define PRCM_CM_FCLKEN2_CORE_EN_USB_OFFSET              (UWORD32)(0)

#define PRCM_CM_ICLKEN1_CORE_EN_CAM_MASK                (UWORD32)(0x80000000)
#define PRCM_CM_ICLKEN1_CORE_EN_CAM_OFFSET              (UWORD32)(31)

#define PRCM_CM_ICLKEN1_CORE_EN_MAILBOXES_MASK          (UWORD32)(0x40000000)
#define PRCM_CM_ICLKEN1_CORE_EN_MAILBOXES_OFFSET        (UWORD32)(30)

#define PRCM_CM_ICLKEN1_CORE_EN_WDT4_MASK               (UWORD32)(0x20000000)
#define PRCM_CM_ICLKEN1_CORE_EN_WDT4_OFFSET             (UWORD32)(29)

#define PRCM_CM_ICLKEN1_CORE_EN_WDT3_MASK               (UWORD32)(0x10000000)
#define PRCM_CM_ICLKEN1_CORE_EN_WDT3_OFFSET             (UWORD32)(28)

#define PRCM_CM_ICLKEN1_CORE_EN_MSPRO_MASK              (UWORD32)(0x8000000)
#define PRCM_CM_ICLKEN1_CORE_EN_MSPRO_OFFSET            (UWORD32)(27)

#define PRCM_CM_ICLKEN1_CORE_EN_MMC_MASK                (UWORD32)(0x4000000)
#define PRCM_CM_ICLKEN1_CORE_EN_MMC_OFFSET              (UWORD32)(26)

#define PRCM_CM_ICLKEN1_CORE_EN_FAC_MASK                (UWORD32)(0x2000000)
#define PRCM_CM_ICLKEN1_CORE_EN_FAC_OFFSET              (UWORD32)(25)

#define PRCM_CM_ICLKEN1_CORE_EN_EAC_MASK                (UWORD32)(0x1000000)
#define PRCM_CM_ICLKEN1_CORE_EN_EAC_OFFSET              (UWORD32)(24)

#define PRCM_CM_ICLKEN1_CORE_EN_HDQ_MASK                (UWORD32)(0x800000)
#define PRCM_CM_ICLKEN1_CORE_EN_HDQ_OFFSET              (UWORD32)(23)

#define PRCM_CM_ICLKEN1_CORE_EN_UART2_MASK              (UWORD32)(0x400000)
#define PRCM_CM_ICLKEN1_CORE_EN_UART2_OFFSET            (UWORD32)(22)

#define PRCM_CM_ICLKEN1_CORE_EN_UART1_MASK              (UWORD32)(0x200000)
#define PRCM_CM_ICLKEN1_CORE_EN_UART1_OFFSET            (UWORD32)(21)

#define PRCM_CM_ICLKEN1_CORE_EN_I2C2_MASK               (UWORD32)(0x100000)
#define PRCM_CM_ICLKEN1_CORE_EN_I2C2_OFFSET             (UWORD32)(20)

#define PRCM_CM_ICLKEN1_CORE_EN_I2C1_MASK               (UWORD32)(0x80000)
#define PRCM_CM_ICLKEN1_CORE_EN_I2C1_OFFSET             (UWORD32)(19)

#define PRCM_CM_ICLKEN1_CORE_EN_McSPI2_MASK             (UWORD32)(0x40000)
#define PRCM_CM_ICLKEN1_CORE_EN_McSPI2_OFFSET           (UWORD32)(18)

#define PRCM_CM_ICLKEN1_CORE_EN_McSPI1_MASK             (UWORD32)(0x20000)
#define PRCM_CM_ICLKEN1_CORE_EN_McSPI1_OFFSET           (UWORD32)(17)

#define PRCM_CM_ICLKEN1_CORE_EN_McBSP2_MASK             (UWORD32)(0x10000)
#define PRCM_CM_ICLKEN1_CORE_EN_McBSP2_OFFSET           (UWORD32)(16)

#define PRCM_CM_ICLKEN1_CORE_EN_McBSP1_MASK             (UWORD32)(0x8000)
#define PRCM_CM_ICLKEN1_CORE_EN_McBSP1_OFFSET           (UWORD32)(15)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT12_MASK              (UWORD32)(0x4000)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT12_OFFSET            (UWORD32)(14)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT11_MASK              (UWORD32)(0x2000)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT11_OFFSET            (UWORD32)(13)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT10_MASK              (UWORD32)(0x1000)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT10_OFFSET            (UWORD32)(12)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT9_MASK               (UWORD32)(0x800)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT9_OFFSET             (UWORD32)(11)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT8_MASK               (UWORD32)(0x400)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT8_OFFSET             (UWORD32)(10)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT7_MASK               (UWORD32)(0x200)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT7_OFFSET             (UWORD32)(9)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT6_MASK               (UWORD32)(0x100)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT6_OFFSET             (UWORD32)(8)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT5_MASK               (UWORD32)(0x80)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT5_OFFSET             (UWORD32)(7)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT4_MASK               (UWORD32)(0x40)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT4_OFFSET             (UWORD32)(6)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT3_MASK               (UWORD32)(0x20)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT3_OFFSET             (UWORD32)(5)

#define PRCM_CM_ICLKEN1_CORE_EN_GPT2_MASK               (UWORD32)(0x10)
#define PRCM_CM_ICLKEN1_CORE_EN_GPT2_OFFSET             (UWORD32)(4)

#define PRCM_CM_ICLKEN1_CORE_EN_VLYNQ_MASK              (UWORD32)(0x8)
#define PRCM_CM_ICLKEN1_CORE_EN_VLYNQ_OFFSET            (UWORD32)(3)

#define PRCM_CM_ICLKEN1_CORE_EN_DSS_MASK                (UWORD32)(0x1)
#define PRCM_CM_ICLKEN1_CORE_EN_DSS_OFFSET              (UWORD32)(0)

#define PRCM_CM_ICLKEN2_CORE_EN_UART3_MASK              (UWORD32)(0x4)
#define PRCM_CM_ICLKEN2_CORE_EN_UART3_OFFSET            (UWORD32)(2)

#define PRCM_CM_ICLKEN2_CORE_EN_SSI_MASK                (UWORD32)(0x2)
#define PRCM_CM_ICLKEN2_CORE_EN_SSI_OFFSET              (UWORD32)(1)

#define PRCM_CM_ICLKEN2_CORE_EN_USB_MASK                (UWORD32)(0x1)
#define PRCM_CM_ICLKEN2_CORE_EN_USB_OFFSET              (UWORD32)(0)

#define PRCM_CM_ICLKEN4_CORE_EN_PKA_MASK                (UWORD32)(0x10)
#define PRCM_CM_ICLKEN4_CORE_EN_PKA_OFFSET              (UWORD32)(4)

#define PRCM_CM_ICLKEN4_CORE_EN_AES_MASK                (UWORD32)(0x8)
#define PRCM_CM_ICLKEN4_CORE_EN_AES_OFFSET              (UWORD32)(3)

#define PRCM_CM_ICLKEN4_CORE_EN_RNG_MASK                (UWORD32)(0x4)
#define PRCM_CM_ICLKEN4_CORE_EN_RNG_OFFSET              (UWORD32)(2)

#define PRCM_CM_ICLKEN4_CORE_EN_SHA_MASK                (UWORD32)(0x2)
#define PRCM_CM_ICLKEN4_CORE_EN_SHA_OFFSET              (UWORD32)(1)

#define PRCM_CM_ICLKEN4_CORE_EN_DES_MASK                (UWORD32)(0x1)
#define PRCM_CM_ICLKEN4_CORE_EN_DES_OFFSET              (UWORD32)(0)

#define PRCM_CM_IDLEST1_CORE_ST_MAILBOXES_MASK          (UWORD32)(0x40000000)
#define PRCM_CM_IDLEST1_CORE_ST_MAILBOXES_OFFSET        (UWORD32)(30)

#define PRCM_CM_IDLEST1_CORE_ST_WDT4_MASK               (UWORD32)(0x20000000)
#define PRCM_CM_IDLEST1_CORE_ST_WDT4_OFFSET             (UWORD32)(29)

#define PRCM_CM_IDLEST1_CORE_ST_WDT3_MASK               (UWORD32)(0x10000000)
#define PRCM_CM_IDLEST1_CORE_ST_WDT3_OFFSET             (UWORD32)(28)

#define PRCM_CM_IDLEST1_CORE_ST_MSPRO_MASK              (UWORD32)(0x8000000)
#define PRCM_CM_IDLEST1_CORE_ST_MSPRO_OFFSET            (UWORD32)(27)

#define PRCM_CM_IDLEST1_CORE_ST_MMC_MASK                (UWORD32)(0x4000000)
#define PRCM_CM_IDLEST1_CORE_ST_MMC_OFFSET              (UWORD32)(26)

#define PRCM_CM_IDLEST1_CORE_ST_FAC_MASK                (UWORD32)(0x2000000)
#define PRCM_CM_IDLEST1_CORE_ST_FAC_OFFSET              (UWORD32)(25)

#define PRCM_CM_IDLEST1_CORE_ST_EAC_MASK                (UWORD32)(0x1000000)
#define PRCM_CM_IDLEST1_CORE_ST_EAC_OFFSET              (UWORD32)(24)

#define PRCM_CM_IDLEST1_CORE_ST_HDQ_MASK                (UWORD32)(0x800000)
#define PRCM_CM_IDLEST1_CORE_ST_HDQ_OFFSET              (UWORD32)(23)

#define PRCM_CM_IDLEST1_CORE_ST_UART2_MASK              (UWORD32)(0x400000)
#define PRCM_CM_IDLEST1_CORE_ST_UART2_OFFSET            (UWORD32)(22)

#define PRCM_CM_IDLEST1_CORE_ST_UART1_MASK              (UWORD32)(0x200000)
#define PRCM_CM_IDLEST1_CORE_ST_UART1_OFFSET            (UWORD32)(21)

#define PRCM_CM_IDLEST1_CORE_ST_I2C2_MASK               (UWORD32)(0x100000)
#define PRCM_CM_IDLEST1_CORE_ST_I2C2_OFFSET             (UWORD32)(20)

#define PRCM_CM_IDLEST1_CORE_ST_I2C1_MASK               (UWORD32)(0x80000)
#define PRCM_CM_IDLEST1_CORE_ST_I2C1_OFFSET             (UWORD32)(19)

#define PRCM_CM_IDLEST1_CORE_ST_McSPI2_MASK             (UWORD32)(0x40000)
#define PRCM_CM_IDLEST1_CORE_ST_McSPI2_OFFSET           (UWORD32)(18)

#define PRCM_CM_IDLEST1_CORE_ST_McSPI1_MASK             (UWORD32)(0x20000)
#define PRCM_CM_IDLEST1_CORE_ST_McSPI1_OFFSET           (UWORD32)(17)

#define PRCM_CM_IDLEST1_CORE_ST_McBSP2_MASK             (UWORD32)(0x10000)
#define PRCM_CM_IDLEST1_CORE_ST_McBSP2_OFFSET           (UWORD32)(16)

#define PRCM_CM_IDLEST1_CORE_ST_McBSP1_MASK             (UWORD32)(0x8000)
#define PRCM_CM_IDLEST1_CORE_ST_McBSP1_OFFSET           (UWORD32)(15)

#define PRCM_CM_IDLEST1_CORE_ST_GPT12_MASK              (UWORD32)(0x4000)
#define PRCM_CM_IDLEST1_CORE_ST_GPT12_OFFSET            (UWORD32)(14)

#define PRCM_CM_IDLEST1_CORE_ST_GPT11_MASK              (UWORD32)(0x2000)
#define PRCM_CM_IDLEST1_CORE_ST_GPT11_OFFSET            (UWORD32)(13)

#define PRCM_CM_IDLEST1_CORE_ST_GPT10_MASK              (UWORD32)(0x1000)
#define PRCM_CM_IDLEST1_CORE_ST_GPT10_OFFSET            (UWORD32)(12)

#define PRCM_CM_IDLEST1_CORE_ST_GPT9_MASK               (UWORD32)(0x800)
#define PRCM_CM_IDLEST1_CORE_ST_GPT9_OFFSET             (UWORD32)(11)

#define PRCM_CM_IDLEST1_CORE_ST_GPT8_MASK               (UWORD32)(0x400)
#define PRCM_CM_IDLEST1_CORE_ST_GPT8_OFFSET             (UWORD32)(10)

#define PRCM_CM_IDLEST1_CORE_ST_GPT7_MASK               (UWORD32)(0x200)
#define PRCM_CM_IDLEST1_CORE_ST_GPT7_OFFSET             (UWORD32)(9)

#define PRCM_CM_IDLEST1_CORE_ST_GPT6_MASK               (UWORD32)(0x100)
#define PRCM_CM_IDLEST1_CORE_ST_GPT6_OFFSET             (UWORD32)(8)

#define PRCM_CM_IDLEST1_CORE_ST_GPT5_MASK               (UWORD32)(0x80)
#define PRCM_CM_IDLEST1_CORE_ST_GPT5_OFFSET             (UWORD32)(7)

#define PRCM_CM_IDLEST1_CORE_ST_GPT4_MASK               (UWORD32)(0x40)
#define PRCM_CM_IDLEST1_CORE_ST_GPT4_OFFSET             (UWORD32)(6)

#define PRCM_CM_IDLEST1_CORE_ST_GPT3_MASK               (UWORD32)(0x20)
#define PRCM_CM_IDLEST1_CORE_ST_GPT3_OFFSET             (UWORD32)(5)

#define PRCM_CM_IDLEST1_CORE_ST_GPT2_MASK               (UWORD32)(0x10)
#define PRCM_CM_IDLEST1_CORE_ST_GPT2_OFFSET             (UWORD32)(4)

#define PRCM_CM_IDLEST1_CORE_ST_VLYNQ_MASK              (UWORD32)(0x8)
#define PRCM_CM_IDLEST1_CORE_ST_VLYNQ_OFFSET            (UWORD32)(3)

#define PRCM_CM_IDLEST1_CORE_ST_DSS_MASK                (UWORD32)(0x1)
#define PRCM_CM_IDLEST1_CORE_ST_DSS_OFFSET              (UWORD32)(0)

#define PRCM_CM_IDLEST2_CORE_ST_UART3_MASK              (UWORD32)(0x4)
#define PRCM_CM_IDLEST2_CORE_ST_UART3_OFFSET            (UWORD32)(2)

#define PRCM_CM_IDLEST2_CORE_ST_SSI_MASK                (UWORD32)(0x2)
#define PRCM_CM_IDLEST2_CORE_ST_SSI_OFFSET              (UWORD32)(1)

#define PRCM_CM_IDLEST2_CORE_ST_USB_MASK                (UWORD32)(0x1)
#define PRCM_CM_IDLEST2_CORE_ST_USB_OFFSET              (UWORD32)(0)

#define PRCM_CM_IDLEST4_CORE_ST_PKA_MASK                (UWORD32)(0x10)
#define PRCM_CM_IDLEST4_CORE_ST_PKA_OFFSET              (UWORD32)(4)

#define PRCM_CM_IDLEST4_CORE_ST_AES_MASK                (UWORD32)(0x8)
#define PRCM_CM_IDLEST4_CORE_ST_AES_OFFSET              (UWORD32)(3)

#define PRCM_CM_IDLEST4_CORE_ST_RNG_MASK                (UWORD32)(0x4)
#define PRCM_CM_IDLEST4_CORE_ST_RNG_OFFSET              (UWORD32)(2)

#define PRCM_CM_IDLEST4_CORE_ST_SHA_MASK                (UWORD32)(0x2)
#define PRCM_CM_IDLEST4_CORE_ST_SHA_OFFSET              (UWORD32)(1)

#define PRCM_CM_IDLEST4_CORE_ST_DES_MASK                (UWORD32)(0x1)
#define PRCM_CM_IDLEST4_CORE_ST_DES_OFFSET              (UWORD32)(0)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_CAM_MASK            (UWORD32)(0x80000000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_CAM_OFFSET          (UWORD32)(31)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_Mailboxes_MASK      (UWORD32)(0x40000000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_Mailboxes_OFFSET    (UWORD32)(30)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_WDT4_MASK           (UWORD32)(0x20000000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_WDT4_OFFSET         (UWORD32)(29)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_WDT3_MASK           (UWORD32)(0x10000000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_WDT3_OFFSET         (UWORD32)(28)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_MSPRO_MASK          (UWORD32)(0x8000000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_MSPRO_OFFSET        (UWORD32)(27)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_MMC_MASK            (UWORD32)(0x4000000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_MMC_OFFSET          (UWORD32)(26)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_FAC_MASK            (UWORD32)(0x2000000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_FAC_OFFSET          (UWORD32)(25)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_EAC_MASK            (UWORD32)(0x1000000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_EAC_OFFSET          (UWORD32)(24)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_HDQ_MASK            (UWORD32)(0x800000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_HDQ_OFFSET          (UWORD32)(23)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_UART2_MASK          (UWORD32)(0x400000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_UART2_OFFSET        (UWORD32)(22)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_UART1_MASK          (UWORD32)(0x200000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_UART1_OFFSET        (UWORD32)(21)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_I2C2_MASK           (UWORD32)(0x100000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_I2C2_OFFSET         (UWORD32)(20)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_I2C1_MASK           (UWORD32)(0x80000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_I2C1_OFFSET         (UWORD32)(19)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_McSPI2_MASK         (UWORD32)(0x40000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_McSPI2_OFFSET       (UWORD32)(18)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_McSPI1_MASK         (UWORD32)(0x20000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_McSPI1_OFFSET       (UWORD32)(17)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_McBSP2_MASK         (UWORD32)(0x10000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_McBSP2_OFFSET       (UWORD32)(16)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_McBSP1_MASK         (UWORD32)(0x8000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_McBSP1_OFFSET       (UWORD32)(15)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT12_MASK          (UWORD32)(0x4000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT12_OFFSET        (UWORD32)(14)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT11_MASK          (UWORD32)(0x2000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT11_OFFSET        (UWORD32)(13)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT10_MASK          (UWORD32)(0x1000)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT10_OFFSET        (UWORD32)(12)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT9_MASK           (UWORD32)(0x800)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT9_OFFSET         (UWORD32)(11)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT8_MASK           (UWORD32)(0x400)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT8_OFFSET         (UWORD32)(10)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT7_MASK           (UWORD32)(0x200)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT7_OFFSET         (UWORD32)(9)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT6_MASK           (UWORD32)(0x100)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT6_OFFSET         (UWORD32)(8)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT5_MASK           (UWORD32)(0x80)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT5_OFFSET         (UWORD32)(7)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT4_MASK           (UWORD32)(0x40)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT4_OFFSET         (UWORD32)(6)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT3_MASK           (UWORD32)(0x20)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT3_OFFSET         (UWORD32)(5)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT2_MASK           (UWORD32)(0x10)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_GPT2_OFFSET         (UWORD32)(4)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_VLYNQ_MASK          (UWORD32)(0x8)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_VLYNQ_OFFSET        (UWORD32)(3)

#define PRCM_CM_AUTOIDLE1_CORE_AUTO_DSS_MASK            (UWORD32)(0x1)
#define PRCM_CM_AUTOIDLE1_CORE_AUTO_DSS_OFFSET          (UWORD32)(0)

#define PRCM_CM_AUTOIDLE2_CORE_AUTO_UART3_MASK          (UWORD32)(0x4)
#define PRCM_CM_AUTOIDLE2_CORE_AUTO_UART3_OFFSET        (UWORD32)(2)

#define PRCM_CM_AUTOIDLE2_CORE_AUTO_SSI_MASK            (UWORD32)(0x2)
#define PRCM_CM_AUTOIDLE2_CORE_AUTO_SSI_OFFSET          (UWORD32)(1)

#define PRCM_CM_AUTOIDLE2_CORE_AUTO_USB_MASK            (UWORD32)(0x1)
#define PRCM_CM_AUTOIDLE2_CORE_AUTO_USB_OFFSET          (UWORD32)(0)

#define PRCM_CM_AUTOIDLE3_CORE_AUTO_SDRC_MASK           (UWORD32)(0x4)
#define PRCM_CM_AUTOIDLE3_CORE_AUTO_SDRC_OFFSET         (UWORD32)(2)

#define PRCM_CM_AUTOIDLE3_CORE_AUTO_GPMC_MASK           (UWORD32)(0x2)
#define PRCM_CM_AUTOIDLE3_CORE_AUTO_GPMC_OFFSET         (UWORD32)(1)

#define PRCM_CM_AUTOIDLE3_CORE_AUTO_SDMA_MASK           (UWORD32)(0x1)
#define PRCM_CM_AUTOIDLE3_CORE_AUTO_SDMA_OFFSET         (UWORD32)(0)

#define PRCM_CM_AUTOIDLE4_CORE_AUTO_PKA_MASK            (UWORD32)(0x10)
#define PRCM_CM_AUTOIDLE4_CORE_AUTO_PKA_OFFSET          (UWORD32)(4)

#define PRCM_CM_AUTOIDLE4_CORE_AUTO_AES_MASK            (UWORD32)(0x8)
#define PRCM_CM_AUTOIDLE4_CORE_AUTO_AES_OFFSET          (UWORD32)(3)

#define PRCM_CM_AUTOIDLE4_CORE_AUTO_RNG_MASK            (UWORD32)(0x4)
#define PRCM_CM_AUTOIDLE4_CORE_AUTO_RNG_OFFSET          (UWORD32)(2)

#define PRCM_CM_AUTOIDLE4_CORE_AUTO_SHA_MASK            (UWORD32)(0x2)
#define PRCM_CM_AUTOIDLE4_CORE_AUTO_SHA_OFFSET          (UWORD32)(1)

#define PRCM_CM_AUTOIDLE4_CORE_AUTO_DES_MASK            (UWORD32)(0x1)
#define PRCM_CM_AUTOIDLE4_CORE_AUTO_DES_OFFSET          (UWORD32)(0)

#define PRCM_CM_CLKSEL1_CORE_CLKSEL_USB_MASK            (UWORD32)(0xe000000)
#define PRCM_CM_CLKSEL1_CORE_CLKSEL_USB_OFFSET          (UWORD32)(25)

#define PRCM_CM_CLKSEL1_CORE_CLKSEL_SSI_MASK            (UWORD32)(0x1f00000)
#define PRCM_CM_CLKSEL1_CORE_CLKSEL_SSI_OFFSET          (UWORD32)(20)

#define PRCM_CM_CLKSEL1_CORE_CLKSEL_VLYNQ_MASK          (UWORD32)(0xf8000)
#define PRCM_CM_CLKSEL1_CORE_CLKSEL_VLYNQ_OFFSET        (UWORD32)(15)

#define PRCM_CM_CLKSEL1_CORE_CLKSEL_DSS2_MASK           (UWORD32)(0x2000)
#define PRCM_CM_CLKSEL1_CORE_CLKSEL_DSS2_OFFSET         (UWORD32)(13)

#define PRCM_CM_CLKSEL1_CORE_CLKSEL_DSS1_MASK           (UWORD32)(0x1f00)
#define PRCM_CM_CLKSEL1_CORE_CLKSEL_DSS1_OFFSET         (UWORD32)(8)

#define PRCM_CM_CLKSEL1_CORE_CLKSEL_L4_MASK             (UWORD32)(0x60)
#define PRCM_CM_CLKSEL1_CORE_CLKSEL_L4_OFFSET           (UWORD32)(5)

#define PRCM_CM_CLKSEL1_CORE_CLKSEL_L3_MASK             (UWORD32)(0x1f)
#define PRCM_CM_CLKSEL1_CORE_CLKSEL_L3_OFFSET           (UWORD32)(0)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT12_MASK          (UWORD32)(0xc00000)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT12_OFFSET        (UWORD32)(22)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT11_MASK          (UWORD32)(0x300000)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT11_OFFSET        (UWORD32)(20)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT10_MASK          (UWORD32)(0xc0000)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT10_OFFSET        (UWORD32)(18)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT9_MASK           (UWORD32)(0x30000)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT9_OFFSET         (UWORD32)(16)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT8_MASK           (UWORD32)(0xc000)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT8_OFFSET         (UWORD32)(14)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT7_MASK           (UWORD32)(0x3000)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT7_OFFSET         (UWORD32)(12)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT6_MASK           (UWORD32)(0xc00)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT6_OFFSET         (UWORD32)(10)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT5_MASK           (UWORD32)(0x300)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT5_OFFSET         (UWORD32)(8)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT4_MASK           (UWORD32)(0xc0)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT4_OFFSET         (UWORD32)(6)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT3_MASK           (UWORD32)(0x30)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT3_OFFSET         (UWORD32)(4)

#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT2_MASK           (UWORD32)(0xc)
#define PRCM_CM_CLKSEL2_CORE_CLKSEL_GPT2_OFFSET         (UWORD32)(2)

#define PRCM_CM_CLKSTCTRL_CORE_AUTOSTAT_DSS_MASK        (UWORD32)(0x4)
#define PRCM_CM_CLKSTCTRL_CORE_AUTOSTAT_DSS_OFFSET      (UWORD32)(2)

#define PRCM_CM_CLKSTCTRL_CORE_AUTOSTAT_L4_MASK         (UWORD32)(0x2)
#define PRCM_CM_CLKSTCTRL_CORE_AUTOSTAT_L4_OFFSET       (UWORD32)(1)

#define PRCM_CM_CLKSTCTRL_CORE_AUTOSTAT_L3_MASK         (UWORD32)(0x1)
#define PRCM_CM_CLKSTCTRL_CORE_AUTOSTAT_L3_OFFSET       (UWORD32)(0)

#define PRCM_PM_WKEN1_CORE_EN_MMC_MASK                  (UWORD32)(0x4000000)
#define PRCM_PM_WKEN1_CORE_EN_MMC_OFFSET                (UWORD32)(26)

#define PRCM_PM_WKEN1_CORE_EN_UART2_MASK                (UWORD32)(0x400000)
#define PRCM_PM_WKEN1_CORE_EN_UART2_OFFSET              (UWORD32)(22)

#define PRCM_PM_WKEN1_CORE_EN_UART1_MASK                (UWORD32)(0x200000)
#define PRCM_PM_WKEN1_CORE_EN_UART1_OFFSET              (UWORD32)(21)

#define PRCM_PM_WKEN1_CORE_EN_McSPI2_MASK               (UWORD32)(0x40000)
#define PRCM_PM_WKEN1_CORE_EN_McSPI2_OFFSET             (UWORD32)(18)

#define PRCM_PM_WKEN1_CORE_EN_McSPI1_MASK               (UWORD32)(0x20000)
#define PRCM_PM_WKEN1_CORE_EN_McSPI1_OFFSET             (UWORD32)(17)

#define PRCM_PM_WKEN1_CORE_EN_GPT12_MASK                (UWORD32)(0x4000)
#define PRCM_PM_WKEN1_CORE_EN_GPT12_OFFSET              (UWORD32)(14)

#define PRCM_PM_WKEN1_CORE_EN_GPT11_MASK                (UWORD32)(0x2000)
#define PRCM_PM_WKEN1_CORE_EN_GPT11_OFFSET              (UWORD32)(13)

#define PRCM_PM_WKEN1_CORE_EN_GPT10_MASK                (UWORD32)(0x1000)
#define PRCM_PM_WKEN1_CORE_EN_GPT10_OFFSET              (UWORD32)(12)

#define PRCM_PM_WKEN1_CORE_EN_GPT9_MASK                 (UWORD32)(0x800)
#define PRCM_PM_WKEN1_CORE_EN_GPT9_OFFSET               (UWORD32)(11)

#define PRCM_PM_WKEN1_CORE_EN_GPT8_MASK                 (UWORD32)(0x400)
#define PRCM_PM_WKEN1_CORE_EN_GPT8_OFFSET               (UWORD32)(10)

#define PRCM_PM_WKEN1_CORE_EN_GPT7_MASK                 (UWORD32)(0x200)
#define PRCM_PM_WKEN1_CORE_EN_GPT7_OFFSET               (UWORD32)(9)

#define PRCM_PM_WKEN1_CORE_EN_GPT6_MASK                 (UWORD32)(0x100)
#define PRCM_PM_WKEN1_CORE_EN_GPT6_OFFSET               (UWORD32)(8)

#define PRCM_PM_WKEN1_CORE_EN_GPT5_MASK                 (UWORD32)(0x80)
#define PRCM_PM_WKEN1_CORE_EN_GPT5_OFFSET               (UWORD32)(7)

#define PRCM_PM_WKEN1_CORE_EN_GPT4_MASK                 (UWORD32)(0x40)
#define PRCM_PM_WKEN1_CORE_EN_GPT4_OFFSET               (UWORD32)(6)

#define PRCM_PM_WKEN1_CORE_EN_GPT3_MASK                 (UWORD32)(0x20)
#define PRCM_PM_WKEN1_CORE_EN_GPT3_OFFSET               (UWORD32)(5)

#define PRCM_PM_WKEN1_CORE_EN_GPT2_MASK                 (UWORD32)(0x10)
#define PRCM_PM_WKEN1_CORE_EN_GPT2_OFFSET               (UWORD32)(4)

#define PRCM_PM_WKEN1_CORE_EN_VLYNQ_MASK                (UWORD32)(0x8)
#define PRCM_PM_WKEN1_CORE_EN_VLYNQ_OFFSET              (UWORD32)(3)

#define PRCM_PM_WKEN2_CORE_EN_UART3_MASK                (UWORD32)(0x4)
#define PRCM_PM_WKEN2_CORE_EN_UART3_OFFSET              (UWORD32)(2)

#define PRCM_PM_WKEN2_CORE_EN_USB_MASK                  (UWORD32)(0x1)
#define PRCM_PM_WKEN2_CORE_EN_USB_OFFSET                (UWORD32)(0)

#define PRCM_PM_WKST1_CORE_ST_MMC_MASK                  (UWORD32)(0x4000000)
#define PRCM_PM_WKST1_CORE_ST_MMC_OFFSET                (UWORD32)(26)

#define PRCM_PM_WKST1_CORE_ST_UART2_MASK                (UWORD32)(0x400000)
#define PRCM_PM_WKST1_CORE_ST_UART2_OFFSET              (UWORD32)(22)

#define PRCM_PM_WKST1_CORE_ST_UART1_MASK                (UWORD32)(0x200000)
#define PRCM_PM_WKST1_CORE_ST_UART1_OFFSET              (UWORD32)(21)

#define PRCM_PM_WKST1_CORE_ST_McSPI2_MASK               (UWORD32)(0x40000)
#define PRCM_PM_WKST1_CORE_ST_McSPI2_OFFSET             (UWORD32)(18)

#define PRCM_PM_WKST1_CORE_ST_McSPI1_MASK               (UWORD32)(0x20000)
#define PRCM_PM_WKST1_CORE_ST_McSPI1_OFFSET             (UWORD32)(17)

#define PRCM_PM_WKST1_CORE_ST_GPT12_MASK                (UWORD32)(0x4000)
#define PRCM_PM_WKST1_CORE_ST_GPT12_OFFSET              (UWORD32)(14)

#define PRCM_PM_WKST1_CORE_ST_GPT11_MASK                (UWORD32)(0x2000)
#define PRCM_PM_WKST1_CORE_ST_GPT11_OFFSET              (UWORD32)(13)

#define PRCM_PM_WKST1_CORE_ST_GPT10_MASK                (UWORD32)(0x1000)
#define PRCM_PM_WKST1_CORE_ST_GPT10_OFFSET              (UWORD32)(12)

#define PRCM_PM_WKST1_CORE_ST_GPT9_MASK                 (UWORD32)(0x800)
#define PRCM_PM_WKST1_CORE_ST_GPT9_OFFSET               (UWORD32)(11)

#define PRCM_PM_WKST1_CORE_ST_GPT8_MASK                 (UWORD32)(0x400)
#define PRCM_PM_WKST1_CORE_ST_GPT8_OFFSET               (UWORD32)(10)

#define PRCM_PM_WKST1_CORE_ST_GPT7_MASK                 (UWORD32)(0x200)
#define PRCM_PM_WKST1_CORE_ST_GPT7_OFFSET               (UWORD32)(9)

#define PRCM_PM_WKST1_CORE_ST_GPT6_MASK                 (UWORD32)(0x100)
#define PRCM_PM_WKST1_CORE_ST_GPT6_OFFSET               (UWORD32)(8)

#define PRCM_PM_WKST1_CORE_ST_GPT5_MASK                 (UWORD32)(0x80)
#define PRCM_PM_WKST1_CORE_ST_GPT5_OFFSET               (UWORD32)(7)

#define PRCM_PM_WKST1_CORE_ST_GPT4_MASK                 (UWORD32)(0x40)
#define PRCM_PM_WKST1_CORE_ST_GPT4_OFFSET               (UWORD32)(6)

#define PRCM_PM_WKST1_CORE_ST_GPT3_MASK                 (UWORD32)(0x20)
#define PRCM_PM_WKST1_CORE_ST_GPT3_OFFSET               (UWORD32)(5)

#define PRCM_PM_WKST1_CORE_ST_GPT2_MASK                 (UWORD32)(0x10)
#define PRCM_PM_WKST1_CORE_ST_GPT2_OFFSET               (UWORD32)(4)

#define PRCM_PM_WKST1_CORE_ST_VLYNQ_MASK                (UWORD32)(0x8)
#define PRCM_PM_WKST1_CORE_ST_VLYNQ_OFFSET              (UWORD32)(3)

#define PRCM_PM_WKST2_CORE_ST_UART3_MASK                (UWORD32)(0x4)
#define PRCM_PM_WKST2_CORE_ST_UART3_OFFSET              (UWORD32)(2)

#define PRCM_PM_WKST2_CORE_ST_USB_MASK                  (UWORD32)(0x1)
#define PRCM_PM_WKST2_CORE_ST_USB_OFFSET                (UWORD32)(0)

#define PRCM_PM_WKDEP_CORE_EN_WKUP_MASK                 (UWORD32)(0x10)
#define PRCM_PM_WKDEP_CORE_EN_WKUP_OFFSET               (UWORD32)(4)

#define PRCM_PM_WKDEP_CORE_EN_GFX_MASK                  (UWORD32)(0x8)
#define PRCM_PM_WKDEP_CORE_EN_GFX_OFFSET                (UWORD32)(3)

#define PRCM_PM_WKDEP_CORE_EN_DSP_MASK                  (UWORD32)(0x4)
#define PRCM_PM_WKDEP_CORE_EN_DSP_OFFSET                (UWORD32)(2)

#define PRCM_PM_WKDEP_CORE_EN_MPU_MASK                  (UWORD32)(0x2)
#define PRCM_PM_WKDEP_CORE_EN_MPU_OFFSET                (UWORD32)(1)

#define PRCM_PM_PWSTCTRL_CORE_MemoryChange_MASK         (UWORD32)(0x100000)
#define PRCM_PM_PWSTCTRL_CORE_MemoryChange_OFFSET       (UWORD32)(20)

#define PRCM_PM_PWSTCTRL_CORE_Mem3ONState_MASK          (UWORD32)(0xc000)
#define PRCM_PM_PWSTCTRL_CORE_Mem3ONState_OFFSET        (UWORD32)(14)

#define PRCM_PM_PWSTCTRL_CORE_Mem2ONState_MASK          (UWORD32)(0x3000)
#define PRCM_PM_PWSTCTRL_CORE_Mem2ONState_OFFSET        (UWORD32)(12)

#define PRCM_PM_PWSTCTRL_CORE_Mem1ONState_MASK          (UWORD32)(0xc00)
#define PRCM_PM_PWSTCTRL_CORE_Mem1ONState_OFFSET        (UWORD32)(10)

#define PRCM_PM_PWSTCTRL_CORE_Mem3RETState_MASK         (UWORD32)(0x20)
#define PRCM_PM_PWSTCTRL_CORE_Mem3RETState_OFFSET       (UWORD32)(5)

#define PRCM_PM_PWSTCTRL_CORE_Mem2RETState_MASK         (UWORD32)(0x10)
#define PRCM_PM_PWSTCTRL_CORE_Mem2RETState_OFFSET       (UWORD32)(4)

#define PRCM_PM_PWSTCTRL_CORE_Mem1RETState_MASK         (UWORD32)(0x8)
#define PRCM_PM_PWSTCTRL_CORE_Mem1RETState_OFFSET       (UWORD32)(3)

#define PRCM_PM_PWSTCTRL_CORE_LogicRETState_MASK        (UWORD32)(0x4)
#define PRCM_PM_PWSTCTRL_CORE_LogicRETState_OFFSET      (UWORD32)(2)

#define PRCM_PM_PWSTCTRL_CORE_PowerState_MASK           (UWORD32)(0x3)
#define PRCM_PM_PWSTCTRL_CORE_PowerState_OFFSET         (UWORD32)(0)

#define PRCM_PM_PWSTST_CORE_InTransition_MASK           (UWORD32)(0x100000)
#define PRCM_PM_PWSTST_CORE_InTransition_OFFSET         (UWORD32)(20)

#define PRCM_PM_PWSTST_CORE_ClkActivity_MASK            (UWORD32)(0x80000)
#define PRCM_PM_PWSTST_CORE_ClkActivity_OFFSET          (UWORD32)(19)

#define PRCM_PM_PWSTST_CORE_Mem3StateSt_MASK            (UWORD32)(0xc000)
#define PRCM_PM_PWSTST_CORE_Mem3StateSt_OFFSET          (UWORD32)(14)

#define PRCM_PM_PWSTST_CORE_Mem2StateSt_MASK            (UWORD32)(0x3000)
#define PRCM_PM_PWSTST_CORE_Mem2StateSt_OFFSET          (UWORD32)(12)

#define PRCM_PM_PWSTST_CORE_Mem1StateSt_MASK            (UWORD32)(0xc00)
#define PRCM_PM_PWSTST_CORE_Mem1StateSt_OFFSET          (UWORD32)(10)

#define PRCM_PM_PWSTST_CORE_LastStateEntered_MASK       (UWORD32)(0x30)
#define PRCM_PM_PWSTST_CORE_LastStateEntered_OFFSET     (UWORD32)(4)

#define PRCM_CM_FCLKEN_GFX_EN_3D_MASK                   (UWORD32)(0x4)
#define PRCM_CM_FCLKEN_GFX_EN_3D_OFFSET                 (UWORD32)(2)

#define PRCM_CM_FCLKEN_GFX_EN_2D_MASK                   (UWORD32)(0x2)
#define PRCM_CM_FCLKEN_GFX_EN_2D_OFFSET                 (UWORD32)(1)

#define PRCM_CM_ICLKEN_GFX_EN_GFX_MASK                  (UWORD32)(0x1)
#define PRCM_CM_ICLKEN_GFX_EN_GFX_OFFSET                (UWORD32)(0)

#define PRCM_CM_IDLEST_GFX_ST_GFX_MASK                  (UWORD32)(0x1)
#define PRCM_CM_IDLEST_GFX_ST_GFX_OFFSET                (UWORD32)(0)

#define PRCM_CM_CLKSEL_GFX_CLKSEL_GFX_MASK              (UWORD32)(0x7)
#define PRCM_CM_CLKSEL_GFX_CLKSEL_GFX_OFFSET            (UWORD32)(0)

#define PRCM_CM_CLKSTCTRL_GFX_Autostate_GFX_MASK        (UWORD32)(0x1)
#define PRCM_CM_CLKSTCTRL_GFX_Autostate_GFX_OFFSET      (UWORD32)(0)

#define PRCM_RM_RSTCTRL_GFX_GFX_rst_MASK                (UWORD32)(0x1)
#define PRCM_RM_RSTCTRL_GFX_GFX_rst_OFFSET              (UWORD32)(0)

#define PRCM_RM_RSTST_GFX_GFX_sw_rst_MASK               (UWORD32)(0x10)
#define PRCM_RM_RSTST_GFX_GFX_sw_rst_OFFSET             (UWORD32)(4)

#define PRCM_RM_RSTST_GFX_DomainWkup_rst_MASK           (UWORD32)(0x4)
#define PRCM_RM_RSTST_GFX_DomainWkup_rst_OFFSET         (UWORD32)(2)

#define PRCM_PM_WKDEP_GFX_EN_WAKEUP_MASK                (UWORD32)(0x10)
#define PRCM_PM_WKDEP_GFX_EN_WAKEUP_OFFSET              (UWORD32)(4)

#define PRCM_PM_WKDEP_GFX_EN_MPU_MASK                   (UWORD32)(0x2)
#define PRCM_PM_WKDEP_GFX_EN_MPU_OFFSET                 (UWORD32)(1)

#define PRCM_PM_WKDEP_GFX_EN_CORE_MASK                  (UWORD32)(0x1)
#define PRCM_PM_WKDEP_GFX_EN_CORE_OFFSET                (UWORD32)(0)

#define PRCM_PM_PWSTCTRL_GFX_ForceState_MASK            (UWORD32)(0x40000)
#define PRCM_PM_PWSTCTRL_GFX_ForceState_OFFSET          (UWORD32)(18)

#define PRCM_PM_PWSTCTRL_GFX_MemONState_MASK            (UWORD32)(0xc00)
#define PRCM_PM_PWSTCTRL_GFX_MemONState_OFFSET          (UWORD32)(10)

#define PRCM_PM_PWSTCTRL_GFX_MemRETState_MASK           (UWORD32)(0x8)
#define PRCM_PM_PWSTCTRL_GFX_MemRETState_OFFSET         (UWORD32)(3)

#define PRCM_PM_PWSTCTRL_GFX_LogicRETState_MASK         (UWORD32)(0x4)
#define PRCM_PM_PWSTCTRL_GFX_LogicRETState_OFFSET       (UWORD32)(2)

#define PRCM_PM_PWSTCTRL_GFX_PowerState_MASK            (UWORD32)(0x3)
#define PRCM_PM_PWSTCTRL_GFX_PowerState_OFFSET          (UWORD32)(0)

#define PRCM_PM_PWSTST_GFX_InTransition_MASK            (UWORD32)(0x100000)
#define PRCM_PM_PWSTST_GFX_InTransition_OFFSET          (UWORD32)(20)

#define PRCM_PM_PWSTST_GFX_ClkActivity_MASK             (UWORD32)(0x80000)
#define PRCM_PM_PWSTST_GFX_ClkActivity_OFFSET           (UWORD32)(19)

#define PRCM_PM_PWSTST_GFX_PowerStateSt_MASK            (UWORD32)(0x3)
#define PRCM_PM_PWSTST_GFX_PowerStateSt_OFFSET          (UWORD32)(0)

#define PRCM_CM_FCLKEN_WKUP_EN_MPU_WDT_MASK             (UWORD32)(0x8)
#define PRCM_CM_FCLKEN_WKUP_EN_MPU_WDT_OFFSET           (UWORD32)(3)

#define PRCM_CM_FCLKEN_WKUP_EN_GPIOs_MASK               (UWORD32)(0x4)
#define PRCM_CM_FCLKEN_WKUP_EN_GPIOs_OFFSET             (UWORD32)(2)

#define PRCM_CM_FCLKEN_WKUP_EN_GPT1_MASK                (UWORD32)(0x1)
#define PRCM_CM_FCLKEN_WKUP_EN_GPT1_OFFSET              (UWORD32)(0)

#define PRCM_CM_ICLKEN_WKUP_EN_OMAPCTRL_MASK            (UWORD32)(0x20)
#define PRCM_CM_ICLKEN_WKUP_EN_OMAPCTRL_OFFSET          (UWORD32)(5)

#define PRCM_CM_ICLKEN_WKUP_EN_WDT1_MASK                (UWORD32)(0x10)
#define PRCM_CM_ICLKEN_WKUP_EN_WDT1_OFFSET              (UWORD32)(4)

#define PRCM_CM_ICLKEN_WKUP_EN_MPU_WDT_MASK             (UWORD32)(0x8)
#define PRCM_CM_ICLKEN_WKUP_EN_MPU_WDT_OFFSET           (UWORD32)(3)

#define PRCM_CM_ICLKEN_WKUP_EN_GPIOs_MASK               (UWORD32)(0x4)
#define PRCM_CM_ICLKEN_WKUP_EN_GPIOs_OFFSET             (UWORD32)(2)

#define PRCM_CM_ICLKEN_WKUP_EN_32KSYNC_MASK             (UWORD32)(0x2)
#define PRCM_CM_ICLKEN_WKUP_EN_32KSYNC_OFFSET           (UWORD32)(1)

#define PRCM_CM_ICLKEN_WKUP_EN_GPT1_MASK                (UWORD32)(0x1)
#define PRCM_CM_ICLKEN_WKUP_EN_GPT1_OFFSET              (UWORD32)(0)

#define PRCM_CM_IDLEST_WKUP_ST_OMAPCTRL_MASK            (UWORD32)(0x20)
#define PRCM_CM_IDLEST_WKUP_ST_OMAPCTRL_OFFSET          (UWORD32)(5)

#define PRCM_CM_IDLEST_WKUP_ST_WDT1_MASK                (UWORD32)(0x10)
#define PRCM_CM_IDLEST_WKUP_ST_WDT1_OFFSET              (UWORD32)(4)

#define PRCM_CM_IDLEST_WKUP_ST_MPU_WDT_MASK             (UWORD32)(0x8)
#define PRCM_CM_IDLEST_WKUP_ST_MPU_WDT_OFFSET           (UWORD32)(3)

#define PRCM_CM_IDLEST_WKUP_ST_GPIOs_MASK               (UWORD32)(0x4)
#define PRCM_CM_IDLEST_WKUP_ST_GPIOs_OFFSET             (UWORD32)(2)

#define PRCM_CM_IDLEST_WKUP_ST_32KSYNC_MASK             (UWORD32)(0x2)
#define PRCM_CM_IDLEST_WKUP_ST_32KSYNC_OFFSET           (UWORD32)(1)

#define PRCM_CM_IDLEST_WKUP_ST_GPT1_MASK                (UWORD32)(0x1)
#define PRCM_CM_IDLEST_WKUP_ST_GPT1_OFFSET              (UWORD32)(0)

#define PRCM_CM_AUTOIDLE_WKUP_AUTO_OMAPCTRL_MASK        (UWORD32)(0x20)
#define PRCM_CM_AUTOIDLE_WKUP_AUTO_OMAPCTRL_OFFSET      (UWORD32)(5)

#define PRCM_CM_AUTOIDLE_WKUP_AUTO_WDT1_MASK            (UWORD32)(0x10)
#define PRCM_CM_AUTOIDLE_WKUP_AUTO_WDT1_OFFSET          (UWORD32)(4)

#define PRCM_CM_AUTOIDLE_WKUP_AUTO_MPU_WDT_MASK         (UWORD32)(0x8)
#define PRCM_CM_AUTOIDLE_WKUP_AUTO_MPU_WDT_OFFSET       (UWORD32)(3)

#define PRCM_CM_AUTOIDLE_WKUP_AUTO_GPIOs_MASK           (UWORD32)(0x4)
#define PRCM_CM_AUTOIDLE_WKUP_AUTO_GPIOs_OFFSET         (UWORD32)(2)

#define PRCM_CM_AUTOIDLE_WKUP_AUTO_32KSYNC_MASK         (UWORD32)(0x2)
#define PRCM_CM_AUTOIDLE_WKUP_AUTO_32KSYNC_OFFSET       (UWORD32)(1)

#define PRCM_CM_AUTOIDLE_WKUP_AUTO_GPT1_MASK            (UWORD32)(0x1)
#define PRCM_CM_AUTOIDLE_WKUP_AUTO_GPT1_OFFSET          (UWORD32)(0)

#define PRCM_CM_CLKSEL_WKUP_CLKSEL_GPT1_MASK            (UWORD32)(0x3)
#define PRCM_CM_CLKSEL_WKUP_CLKSEL_GPT1_OFFSET          (UWORD32)(0)

#define PRCM_RM_RSTCTRL_WKUP_RST_DPLL_MASK              (UWORD32)(0x4)
#define PRCM_RM_RSTCTRL_WKUP_RST_DPLL_OFFSET            (UWORD32)(2)

#define PRCM_RM_RSTCTRL_WKUP_RST_GS_MASK                (UWORD32)(0x2)
#define PRCM_RM_RSTCTRL_WKUP_RST_GS_OFFSET              (UWORD32)(1)

#define PRCM_RM_RSTTIME_WKUP_RSTTIME2_MASK              (UWORD32)(0x1f00)
#define PRCM_RM_RSTTIME_WKUP_RSTTIME2_OFFSET            (UWORD32)(8)

#define PRCM_RM_RSTTIME_WKUP_RSTTIME1_MASK              (UWORD32)(0xf)
#define PRCM_RM_RSTTIME_WKUP_RSTTIME1_OFFSET            (UWORD32)(0)

#define PRCM_RM_RSTST_WKUP_ExtWarm_rst_MASK             (UWORD32)(0x40)
#define PRCM_RM_RSTST_WKUP_ExtWarm_rst_OFFSET           (UWORD32)(6)

#define PRCM_RM_RSTST_WKUP_Secu_Wd_rst_MASK             (UWORD32)(0x20)
#define PRCM_RM_RSTST_WKUP_Secu_Wd_rst_OFFSET           (UWORD32)(5)

#define PRCM_RM_RSTST_WKUP_MPU_Wd_rst_MASK              (UWORD32)(0x10)
#define PRCM_RM_RSTST_WKUP_MPU_Wd_rst_OFFSET            (UWORD32)(4)

#define PRCM_RM_RSTST_WKUP_Secu_Viol_rst_MASK           (UWORD32)(0x8)
#define PRCM_RM_RSTST_WKUP_Secu_Viol_rst_OFFSET         (UWORD32)(3)

#define PRCM_RM_RSTST_WKUP_GlobalWarm_rst_MASK          (UWORD32)(0x2)
#define PRCM_RM_RSTST_WKUP_GlobalWarm_rst_OFFSET        (UWORD32)(1)

#define PRCM_RM_RSTST_WKUP_GlobalCold_rst_MASK          (UWORD32)(0x1)
#define PRCM_RM_RSTST_WKUP_GlobalCold_rst_OFFSET        (UWORD32)(0)

#define PRCM_PM_WKEN_WKUP_EN_GPIOs_MASK                 (UWORD32)(0x4)
#define PRCM_PM_WKEN_WKUP_EN_GPIOs_OFFSET               (UWORD32)(2)

#define PRCM_PM_WKEN_WKUP_EN_GPT1_MASK                  (UWORD32)(0x1)
#define PRCM_PM_WKEN_WKUP_EN_GPT1_OFFSET                (UWORD32)(0)

#define PRCM_PM_WKST_WKUP_ST_GPIOs_MASK                 (UWORD32)(0x4)
#define PRCM_PM_WKST_WKUP_ST_GPIOs_OFFSET               (UWORD32)(2)

#define PRCM_PM_WKST_WKUP_ST_GPT1_MASK                  (UWORD32)(0x1)
#define PRCM_PM_WKST_WKUP_ST_GPT1_OFFSET                (UWORD32)(0)

#define PRCM_CM_CLKEN_PLL_EN_54M_PLL_MASK               (UWORD32)(0xc0)
#define PRCM_CM_CLKEN_PLL_EN_54M_PLL_OFFSET             (UWORD32)(6)

#define PRCM_CM_CLKEN_PLL_EN_96M_PLL_MASK               (UWORD32)(0xc)
#define PRCM_CM_CLKEN_PLL_EN_96M_PLL_OFFSET             (UWORD32)(2)

#define PRCM_CM_CLKEN_PLL_EN_DPLL_MASK                  (UWORD32)(0x3)
#define PRCM_CM_CLKEN_PLL_EN_DPLL_OFFSET                (UWORD32)(0)

#define PRCM_CM_IDLEST_CKGEN_ST_54M_APLL_MASK           (UWORD32)(0x200)
#define PRCM_CM_IDLEST_CKGEN_ST_54M_APLL_OFFSET         (UWORD32)(9)

#define PRCM_CM_IDLEST_CKGEN_ST_96M_APLL_MASK           (UWORD32)(0x100)
#define PRCM_CM_IDLEST_CKGEN_ST_96M_APLL_OFFSET         (UWORD32)(8)

#define PRCM_CM_IDLEST_CKGEN_ST_54M_clk_MASK            (UWORD32)(0x40)
#define PRCM_CM_IDLEST_CKGEN_ST_54M_clk_OFFSET          (UWORD32)(6)

#define PRCM_CM_IDLEST_CKGEN_ST_12M_clk_MASK            (UWORD32)(0x20)
#define PRCM_CM_IDLEST_CKGEN_ST_12M_clk_OFFSET          (UWORD32)(5)

#define PRCM_CM_IDLEST_CKGEN_ST_48M_clk_MASK            (UWORD32)(0x10)
#define PRCM_CM_IDLEST_CKGEN_ST_48M_clk_OFFSET          (UWORD32)(4)

#define PRCM_CM_IDLEST_CKGEN_ST_96M_clk_MASK            (UWORD32)(0x4)
#define PRCM_CM_IDLEST_CKGEN_ST_96M_clk_OFFSET          (UWORD32)(2)

#define PRCM_CM_IDLEST_CKGEN_ST_Core_clk_MASK           (UWORD32)(0x3)
#define PRCM_CM_IDLEST_CKGEN_ST_Core_clk_OFFSET         (UWORD32)(0)

#define PRCM_CM_AUTOIDLE_PLL_AUTO_54M_MASK              (UWORD32)(0xc0)
#define PRCM_CM_AUTOIDLE_PLL_AUTO_54M_OFFSET            (UWORD32)(6)

#define PRCM_CM_AUTOIDLE_PLL_AUTO_96M_MASK              (UWORD32)(0xc)
#define PRCM_CM_AUTOIDLE_PLL_AUTO_96M_OFFSET            (UWORD32)(2)

#define PRCM_CM_AUTOIDLE_PLL_AUTO_DPLL_MASK             (UWORD32)(0x3)
#define PRCM_CM_AUTOIDLE_PLL_AUTO_DPLL_OFFSET           (UWORD32)(0)

#define PRCM_CM_CLKSEL1_PLL_APLLs_Clkin_MASK            (UWORD32)(0x3800000)
#define PRCM_CM_CLKSEL1_PLL_APLLs_Clkin_OFFSET          (UWORD32)(23)

#define PRCM_CM_CLKSEL1_PLL_DPLL_mult_MASK              (UWORD32)(0x3ff000)
#define PRCM_CM_CLKSEL1_PLL_DPLL_mult_OFFSET            (UWORD32)(12)

#define PRCM_CM_CLKSEL1_PLL_DPLL_div_MASK               (UWORD32)(0xf00)
#define PRCM_CM_CLKSEL1_PLL_DPLL_div_OFFSET             (UWORD32)(8)

#define PRCM_CM_CLKSEL1_PLL_54M_source_MASK             (UWORD32)(0x20)
#define PRCM_CM_CLKSEL1_PLL_54M_source_OFFSET           (UWORD32)(5)

#define PRCM_CM_CLKSEL1_PLL_48M_source_MASK             (UWORD32)(0x8)
#define PRCM_CM_CLKSEL1_PLL_48M_source_OFFSET           (UWORD32)(3)

#define PRCM_CM_CLKSEL2_PLL_Core_clk_src_MASK           (UWORD32)(0x3)
#define PRCM_CM_CLKSEL2_PLL_Core_clk_src_OFFSET         (UWORD32)(0)

#define PRCM_CM_FCLKEN_DSP_EN_IVA_COP_MASK              (UWORD32)(0x400)
#define PRCM_CM_FCLKEN_DSP_EN_IVA_COP_OFFSET            (UWORD32)(10)

#define PRCM_CM_FCLKEN_DSP_EN_IVA_ARM_MASK              (UWORD32)(0x100)
#define PRCM_CM_FCLKEN_DSP_EN_IVA_ARM_OFFSET            (UWORD32)(8)

#define PRCM_CM_FCLKEN_DSP_EN_DSP_MASK                  (UWORD32)(0x1)
#define PRCM_CM_FCLKEN_DSP_EN_DSP_OFFSET                (UWORD32)(0)

#define PRCM_CM_ICLKEN_DSP_EN_DSP_IPI_MASK              (UWORD32)(0x2)
#define PRCM_CM_ICLKEN_DSP_EN_DSP_IPI_OFFSET            (UWORD32)(1)

#define PRCM_CM_IDLEST_DSP_ST_IVA_MASK                  (UWORD32)(0x100)
#define PRCM_CM_IDLEST_DSP_ST_IVA_OFFSET                (UWORD32)(8)

#define PRCM_CM_IDLEST_DSP_ST_IPI_MASK                  (UWORD32)(0x2)
#define PRCM_CM_IDLEST_DSP_ST_IPI_OFFSET                (UWORD32)(1)

#define PRCM_CM_IDLEST_DSP_ST_DSP_MASK                  (UWORD32)(0x1)
#define PRCM_CM_IDLEST_DSP_ST_DSP_OFFSET                (UWORD32)(0)

#define PRCM_CM_AUTOIDLE_DSP_AUTO_DSP_IPI_MASK          (UWORD32)(0x2)
#define PRCM_CM_AUTOIDLE_DSP_AUTO_DSP_IPI_OFFSET        (UWORD32)(1)

#define PRCM_CM_CLKSEL_DSP_SYNC_IVA_MASK                (UWORD32)(0x2000)
#define PRCM_CM_CLKSEL_DSP_SYNC_IVA_OFFSET              (UWORD32)(13)

#define PRCM_CM_CLKSEL_DSP_CLKSEL_IVA_MASK              (UWORD32)(0x1f00)
#define PRCM_CM_CLKSEL_DSP_CLKSEL_IVA_OFFSET            (UWORD32)(8)

#define PRCM_CM_CLKSEL_DSP_SYNC_DSP_MASK                (UWORD32)(0x80)
#define PRCM_CM_CLKSEL_DSP_SYNC_DSP_OFFSET              (UWORD32)(7)

#define PRCM_CM_CLKSEL_DSP_CLKSEL_DSP_IF_MASK           (UWORD32)(0x60)
#define PRCM_CM_CLKSEL_DSP_CLKSEL_DSP_IF_OFFSET         (UWORD32)(5)

#define PRCM_CM_CLKSEL_DSP_CLKSEL_DSP_MASK              (UWORD32)(0x1f)
#define PRCM_CM_CLKSEL_DSP_CLKSEL_DSP_OFFSET            (UWORD32)(0)

#define PRCM_CM_CLKSTCTRL_DSP_Autostate_IVA_MASK        (UWORD32)(0x100)
#define PRCM_CM_CLKSTCTRL_DSP_Autostate_IVA_OFFSET      (UWORD32)(8)

#define PRCM_CM_CLKSTCTRL_DSP_Autostate_DSP_MASK        (UWORD32)(0x1)
#define PRCM_CM_CLKSTCTRL_DSP_Autostate_DSP_OFFSET      (UWORD32)(0)

#define PRCM_RM_RSTCTRL_DSP_RST_IVA_MASK                (UWORD32)(0x100)
#define PRCM_RM_RSTCTRL_DSP_RST_IVA_OFFSET              (UWORD32)(8)

#define PRCM_RM_RSTCTRL_DSP_RST2_DSP_MASK               (UWORD32)(0x2)
#define PRCM_RM_RSTCTRL_DSP_RST2_DSP_OFFSET             (UWORD32)(1)

#define PRCM_RM_RSTCTRL_DSP_RST1_DSP_MASK               (UWORD32)(0x1)
#define PRCM_RM_RSTCTRL_DSP_RST1_DSP_OFFSET             (UWORD32)(0)

#define PRCM_RM_RSTST_DSP_IVA_sw_rst_MASK               (UWORD32)(0x100)
#define PRCM_RM_RSTST_DSP_IVA_sw_rst_OFFSET             (UWORD32)(8)

#define PRCM_RM_RSTST_DSP_DSP_sw_rst2_MASK              (UWORD32)(0x20)
#define PRCM_RM_RSTST_DSP_DSP_sw_rst2_OFFSET            (UWORD32)(5)

#define PRCM_RM_RSTST_DSP_DSP_sw_rst1_MASK              (UWORD32)(0x10)
#define PRCM_RM_RSTST_DSP_DSP_sw_rst1_OFFSET            (UWORD32)(4)

#define PRCM_RM_RSTST_DSP_COREWkup_rst_MASK             (UWORD32)(0x8)
#define PRCM_RM_RSTST_DSP_COREWkup_rst_OFFSET           (UWORD32)(3)

#define PRCM_RM_RSTST_DSP_DomainWkup_rst_MASK           (UWORD32)(0x4)
#define PRCM_RM_RSTST_DSP_DomainWkup_rst_OFFSET         (UWORD32)(2)

#define PRCM_RM_RSTST_DSP_GlobalWarm_rst_MASK           (UWORD32)(0x2)
#define PRCM_RM_RSTST_DSP_GlobalWarm_rst_OFFSET         (UWORD32)(1)

#define PRCM_RM_RSTST_DSP_GlobalCold_rst_MASK           (UWORD32)(0x1)
#define PRCM_RM_RSTST_DSP_GlobalCold_rst_OFFSET         (UWORD32)(0)

#define PRCM_PM_WKEN_DSP_EN_IVA_ISP_MASK                (UWORD32)(0x200)
#define PRCM_PM_WKEN_DSP_EN_IVA_ISP_OFFSET              (UWORD32)(9)

#define PRCM_PM_WKEN_DSP_EN_DSP_IPI_MASK                (UWORD32)(0x2)
#define PRCM_PM_WKEN_DSP_EN_DSP_IPI_OFFSET              (UWORD32)(1)

#define PRCM_PM_WKDEP_DSP_EN_WKUP_MASK                  (UWORD32)(0x10)
#define PRCM_PM_WKDEP_DSP_EN_WKUP_OFFSET                (UWORD32)(4)

#define PRCM_PM_WKDEP_DSP_EN_MPU_MASK                   (UWORD32)(0x2)
#define PRCM_PM_WKDEP_DSP_EN_MPU_OFFSET                 (UWORD32)(1)

#define PRCM_PM_WKDEP_DSP_EN_CORE_MASK                  (UWORD32)(0x1)
#define PRCM_PM_WKDEP_DSP_EN_CORE_OFFSET                (UWORD32)(0)

#define PRCM_PM_PWSTCTRL_DSP_ForceState_MASK            (UWORD32)(0x40000)
#define PRCM_PM_PWSTCTRL_DSP_ForceState_OFFSET          (UWORD32)(18)

#define PRCM_PM_PWSTCTRL_DSP_MemIONState_MASK           (UWORD32)(0x3000)
#define PRCM_PM_PWSTCTRL_DSP_MemIONState_OFFSET         (UWORD32)(12)

#define PRCM_PM_PWSTCTRL_DSP_MemIRETState_MASK          (UWORD32)(0x10)
#define PRCM_PM_PWSTCTRL_DSP_MemIRETState_OFFSET        (UWORD32)(4)

#define PRCM_PM_PWSTCTRL_DSP_LogicRETState_MASK         (UWORD32)(0x4)
#define PRCM_PM_PWSTCTRL_DSP_LogicRETState_OFFSET       (UWORD32)(2)

#define PRCM_PM_PWSTCTRL_DSP_PowerState_MASK            (UWORD32)(0x3)
#define PRCM_PM_PWSTCTRL_DSP_PowerState_OFFSET          (UWORD32)(0)

#define PRCM_PM_PWSTCTRL_IVA2_PowerState_MASK            (UWORD32)(0x3)
#define PRCM_PM_PWSTCTRL_IVA2_PowerState_OFFSET          (UWORD32)(0)

#define PRCM_PM_PWSTST_DSP_InTransition_MASK            (UWORD32)(0x100000)
#define PRCM_PM_PWSTST_DSP_InTransition_OFFSET          (UWORD32)(20)

#define PRCM_PM_PWSTST_IVA2_InTransition_MASK            (UWORD32)(0x100000)
#define PRCM_PM_PWSTST_IVA2_InTransition_OFFSET          (UWORD32)(20)

#define PRCM_PM_PWSTST_DSP_ClkActivity_MASK             (UWORD32)(0x80000)
#define PRCM_PM_PWSTST_DSP_ClkActivity_OFFSET           (UWORD32)(19)

#define PRCM_PM_PWSTST_DSP_MemIStateSt_MASK             (UWORD32)(0x3000)
#define PRCM_PM_PWSTST_DSP_MemIStateSt_OFFSET           (UWORD32)(12)

#define PRCM_PM_PWSTST_DSP_LastStateEntered_MASK        (UWORD32)(0x30)
#define PRCM_PM_PWSTST_DSP_LastStateEntered_OFFSET      (UWORD32)(4)

#define PRCM_PM_PWSTST_DSP_PowerStateSt_MASK            (UWORD32)(0x3)
#define PRCM_PM_PWSTST_DSP_PowerStateSt_OFFSET          (UWORD32)(0)

#define PRCM_PM_PWSTST_IVA2_PowerStateSt_MASK            (UWORD32)(0x3)
#define PRCM_PM_PWSTST_IVA2_PowerStateSt_OFFSET          (UWORD32)(0)

#define PRCM_PRCM_IRQSTATUS_DSP_VoltTrans_st_MASK       (UWORD32)(0x4)
#define PRCM_PRCM_IRQSTATUS_DSP_VoltTrans_st_OFFSET     (UWORD32)(2)

#define PRCM_PRCM_IRQSTATUS_DSP_Wkup2_st_MASK           (UWORD32)(0x2)
#define PRCM_PRCM_IRQSTATUS_DSP_Wkup2_st_OFFSET         (UWORD32)(1)

#define PRCM_PRCM_IRQSTATUS_DSP_Wkup1_st_MASK           (UWORD32)(0x1)
#define PRCM_PRCM_IRQSTATUS_DSP_Wkup1_st_OFFSET         (UWORD32)(0)

#define PRCM_PRCM_IRQENABLE_DSP_VoltTrans_en_MASK       (UWORD32)(0x4)
#define PRCM_PRCM_IRQENABLE_DSP_VoltTrans_en_OFFSET     (UWORD32)(2)

#define PRCM_PRCM_IRQENABLE_DSP_Wkup2_en_MASK           (UWORD32)(0x2)
#define PRCM_PRCM_IRQENABLE_DSP_Wkup2_en_OFFSET         (UWORD32)(1)

#define PRCM_PRCM_IRQENABLE_DSP_Wkup1_en_MASK           (UWORD32)(0x1)
#define PRCM_PRCM_IRQENABLE_DSP_Wkup1_en_OFFSET         (UWORD32)(0)

#define PRCM_PRCM_IRQSTATUS_IVA_VoltTrans_st_MASK       (UWORD32)(0x4)
#define PRCM_PRCM_IRQSTATUS_IVA_VoltTrans_st_OFFSET     (UWORD32)(2)

#define PRCM_PRCM_IRQSTATUS_IVA_Wkup2_st_MASK           (UWORD32)(0x2)
#define PRCM_PRCM_IRQSTATUS_IVA_Wkup2_st_OFFSET         (UWORD32)(1)

#define PRCM_PRCM_IRQSTATUS_IVA_Wkup1_st_MASK           (UWORD32)(0x1)
#define PRCM_PRCM_IRQSTATUS_IVA_Wkup1_st_OFFSET         (UWORD32)(0)

#define PRCM_PRCM_IRQENABLE_IVA_VoltTrans_en_MASK       (UWORD32)(0x4)
#define PRCM_PRCM_IRQENABLE_IVA_VoltTrans_en_OFFSET     (UWORD32)(2)

#define PRCM_PRCM_IRQENABLE_IVA_Wkup2_en_MASK           (UWORD32)(0x2)
#define PRCM_PRCM_IRQENABLE_IVA_Wkup2_en_OFFSET         (UWORD32)(1)

#define PRCM_PRCM_IRQENABLE_IVA_Wkup1_en_MASK           (UWORD32)(0x1)
#define PRCM_PRCM_IRQENABLE_IVA_Wkup1_en_OFFSET         (UWORD32)(0)


#define CM_FCLKEN_PER_OFFSET		(UWORD32)(0x0)
#define CM_FCLKEN_PER_GPT5_OFFSET         (UWORD32)(6)
#define CM_FCLKEN_PER_GPT5_MASK     (UWORD32)(0x40)

#define CM_FCLKEN_PER_GPT6_OFFSET   (UWORD32)(7)
#define CM_FCLKEN_PER_GPT6_MASK      (UWORD32)(0x80)

#define CM_ICLKEN_PER_OFFSET		(UWORD32)(0x10)
#define CM_ICLKEN_PER_GPT5_OFFSET  (UWORD32)(6)
#define CM_ICLKEN_PER_GPT5_MASK     (UWORD32)(0x40)

#define CM_ICLKEN_PER_GPT6_OFFSET  (UWORD32)(7)
#define CM_ICLKEN_PER_GPT6_MASK     (UWORD32)(0x80)

#define CM_CLKSEL_PER_GPT5_OFFSET   (UWORD32)(3)
#define CM_CLKSEL_PER_GPT5_MASK      (UWORD32)(0x8)

#define CM_CLKSEL_PER_GPT6_OFFSET   (UWORD32)(4)
#define CM_CLKSEL_PER_GPT6_MASK       (UWORD32)(0x10)


#define CM_FCLKEN_IVA2_OFFSET		(UWORD32)(0x0)
#define CM_FCLKEN_IVA2_EN_MASK	(UWORD32)(0x1)
#define CM_FCLKEN_IVA2_EN_OFFSET	(UWORD32)(0x0)

#define CM_IDLEST_IVA2_OFFSET 		(UWORD32)(0x20)
#define CM_IDLEST_IVA2_ST_IVA2_MASK (UWORD32) (0x01)
#define CM_IDLEST_IVA2_ST_IVA2_OFFSET (UWORD32) (0x00)

#define CM_FCLKEN1_CORE_OFFSET 	(UWORD32)(0xA00)
#define CM_CLKSEL_CORE_OFFSET   	(UWORD32)(0xA40)  /* ??? IVA2 */

#define CM_ICLKEN1_CORE_OFFSET  	(UWORD32)(0xA10)
#define CM_ICLKEN1_CORE_EN_MAILBOXES_MASK  (UWORD32)(0x00000080)   /* bit 7 */
#define CM_ICLKEN1_CORE_EN_MAILBOXES_OFFSET	(UWORD32)(7)

#define CM_CLKSTCTRL_IVA2_OFFSET (UWORD32)(0x0)
#define CM_CLKSTCTRL_IVA2_MASK    (UWORD32)(0x3)


#define PRM_RSTCTRL_IVA2_OFFSET  	(UWORD32)(0x50)
#define PRM_RSTCTRL_IVA2_RST_MASK		(UWORD32)(0x7)
#define PRM_RSTCTRL_IVA2_RST_OFFSET	(UWORD32)(0x0)
#define PRM_RSTCTRL_IVA2_RST1_MASK	(UWORD32)(0x1)
#define PRM_RSTCTRL_IVA2_RST1_OFFSET	(UWORD32)(0x0)
#define PRM_RSTCTRL_IVA2_RST2_MASK	(UWORD32)(0x2)
#define PRM_RSTCTRL_IVA2_RST2_OFFSET	(UWORD32)(0x1)
#define PRM_RSTCTRL_IVA2_RST3_MASK	(UWORD32)(0x4)
#define PRM_RSTCTRL_IVA2_RST3_OFFSET	(UWORD32)(0x2)

#define PRM_PWSTST_IVA2_OFFSET	(UWORD32)(0xE4)
#define PRM_PWSTCTRL_IVA2_OFFSET  (UWORD32)(0xE0)

/*****************************************************************************
* EXPORTED TYPES
******************************************************************************
*/

/* The following type definitions represent the enumerated values for each
 * bitfield */

typedef enum {
    PRCMPRCM_SYSCONFIGAutoIdleAG_off = 0x0000,
    PRCMPRCM_SYSCONFIGAutoIdleAG_on = 0x0001
}   PRCMPRCM_SYSCONFIGAutoIdleE;

typedef enum {
    PRCMPRCM_IRQSTATUS_MPUTransition_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUTransition_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUTransition_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_MPUTransition_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_MPUTransition_stE;

typedef enum {
    PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_MPUEvGenOFF_stE;

typedef enum {
    PRCMPRCM_IRQSTATUS_MPUEvGenON_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUEvGenON_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUEvGenON_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_MPUEvGenON_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_MPUEvGenON_stE;

typedef enum {
    PRCMPRCM_IRQSTATUS_MPUVoltTrans_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUVoltTrans_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUVoltTrans_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_MPUVoltTrans_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_MPUVoltTrans_stE;

typedef enum {
    PRCMPRCM_IRQSTATUS_MPUWkup2_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUWkup2_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUWkup2_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_MPUWkup2_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_MPUWkup2_stE;

typedef enum {
    PRCMPRCM_IRQSTATUS_MPUWkup1_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUWkup1_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_MPUWkup1_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_MPUWkup1_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_MPUWkup1_stE;

typedef enum {
    PRCMPRCM_IRQENABLE_MPUTransition_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_MPUTransition_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_MPUTransition_enE;

typedef enum {
    PRCMPRCM_IRQENABLE_MPUEvGenOFF_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_MPUEvGenOFF_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_MPUEvGenOFF_enE;

typedef enum {
    PRCMPRCM_IRQENABLE_MPUEvGenON_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_MPUEvGenON_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_MPUEvGenON_enE;

typedef enum {
    PRCMPRCM_IRQENABLE_MPUVoltTrans_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_MPUVoltTrans_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_MPUVoltTrans_enE;

typedef enum {
    PRCMPRCM_IRQENABLE_MPUWkup2_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_MPUWkup2_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_MPUWkup2_enE;

typedef enum {
    PRCMPRCM_IRQENABLE_MPUWkup1_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_MPUWkup1_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_MPUWkup1_enE;

typedef enum {
    PRCMPRCM_VOLTCTRLAUTO_ExtVoltL0 = 0x0000,
    PRCMPRCM_VOLTCTRLAUTO_ExtVoltAuto = 0x0001
}   PRCMPRCM_VOLTCTRLAUTO_ExtVoltE;

typedef enum {
    PRCMPRCM_VOLTCTRLFORCE_ExtVoltAuto = 0x0000,
    PRCMPRCM_VOLTCTRLFORCE_ExtVoltImmediate = 0x0001
}   PRCMPRCM_VOLTCTRLFORCE_ExtVoltE;

typedef enum {
    PRCMPRCM_VOLTCTRLSETOFF_LevelOFFL0 = 0x0000,
    PRCMPRCM_VOLTCTRLSETOFF_LevelOFFL1 = 0x0001,
    PRCMPRCM_VOLTCTRLSETOFF_LevelReserved1 = 0x0002,
    PRCMPRCM_VOLTCTRLSETOFF_LevelReserved2 = 0x0003
}   PRCMPRCM_VOLTCTRLSETOFF_LevelE;

typedef enum {
    PRCMPRCM_VOLTCTRLMemRetCtrlDIS = 0x0000,
    PRCMPRCM_VOLTCTRLMemRetCtrlEN = 0x0001
}   PRCMPRCM_VOLTCTRLMemRetCtrlE;

typedef enum {
    PRCMPRCM_VOLTCTRLSETRET_LevelRETL0 = 0x0000,
    PRCMPRCM_VOLTCTRLSETRET_LevelRETL1 = 0x0001,
    PRCMPRCM_VOLTCTRLSETRET_LevelReserved1 = 0x0002,
    PRCMPRCM_VOLTCTRLSETRET_LevelReserved2 = 0x0003
}   PRCMPRCM_VOLTCTRLSETRET_LevelE;

typedef enum {
    PRCMPRCM_VOLTCTRLVOLT_levelL0 = 0x0000,
    PRCMPRCM_VOLTCTRLVOLT_levelL1 = 0x0001,
    PRCMPRCM_VOLTCTRLVOLT_levelReserved1 = 0x0002,
    PRCMPRCM_VOLTCTRLVOLT_levelReserved2 = 0x0003
}   PRCMPRCM_VOLTCTRLVOLT_levelE;

typedef enum {
    PRCMPRCM_VOLTSTST_VoltLevelL0 = 0x0000,
    PRCMPRCM_VOLTSTST_VoltLevelL1 = 0x0001,
    PRCMPRCM_VOLTSTST_VoltLevelReserved1 = 0x0002,
    PRCMPRCM_VOLTSTST_VoltLevelReserved2 = 0x0003
}   PRCMPRCM_VOLTSTST_VoltLevelE;

typedef enum {
    PRCMPRCM_CLKSRC_CTRLSysClkDivReserved1 = 0x0000,
    PRCMPRCM_CLKSRC_CTRLSysClkDivDiv1 = 0x0001,
    PRCMPRCM_CLKSRC_CTRLSysClkDivDiv2 = 0x0002,
    PRCMPRCM_CLKSRC_CTRLSysClkDivReserved2 = 0x0003
}   PRCMPRCM_CLKSRC_CTRLSysClkDivE;

typedef enum {
    PRCMPRCM_CLKSRC_CTRLAutoExtClkModeAct = 0x0000,
    PRCMPRCM_CLKSRC_CTRLAutoExtClkModePwdOFF = 0x0001,
    PRCMPRCM_CLKSRC_CTRLAutoExtClkModeReserved = 0x0002,
    PRCMPRCM_CLKSRC_CTRLAutoExtClkModePwdRET = 0x0003
}   PRCMPRCM_CLKSRC_CTRLAutoExtClkModeE;

typedef enum {
    PRCMPRCM_CLKSRC_CTRLSysClkSelExt = 0x0000,
    PRCMPRCM_CLKSRC_CTRLSysClkSelOsc = 0x0001,
    PRCMPRCM_CLKSRC_CTRLSysClkSelReserved = 0x0002,
    PRCMPRCM_CLKSRC_CTRLSysClkSelDefault = 0x0003
}   PRCMPRCM_CLKSRC_CTRLSysClkSelE;

typedef enum {
    PRCMPRCM_CLKOUT_CTRLClkOut_enDIS = 0x0000,
    PRCMPRCM_CLKOUT_CTRLClkOut_enEN = 0x0001
}   PRCMPRCM_CLKOUT_CTRLClkOut_enE;

typedef enum {
    PRCMPRCM_CLKOUT_CTRLClkOut_divsel0 = 0x0000,
    PRCMPRCM_CLKOUT_CTRLClkOut_divsel1 = 0x0001,
    PRCMPRCM_CLKOUT_CTRLClkOut_divsel2 = 0x0002,
    PRCMPRCM_CLKOUT_CTRLClkOut_divsel3 = 0x0003,
    PRCMPRCM_CLKOUT_CTRLClkOut_divsel4 = 0x0004
}   PRCMPRCM_CLKOUT_CTRLClkOut_divE;

typedef enum {
    PRCMPRCM_CLKOUT_CTRLClkOut_sourceDPLL = 0x0000,
    PRCMPRCM_CLKOUT_CTRLClkOut_sourceSYS = 0x0001,
    PRCMPRCM_CLKOUT_CTRLClkOut_source96M = 0x0002,
    PRCMPRCM_CLKOUT_CTRLClkOut_source54M = 0x0003
}   PRCMPRCM_CLKOUT_CTRLClkOut_sourceE;

typedef enum {
    PRCMPRCM_CLKEMUL_CTRLEmulation_ENDIS = 0x0000,
    PRCMPRCM_CLKEMUL_CTRLEmulation_ENEN = 0x0001
}   PRCMPRCM_CLKEMUL_CTRLEmulation_ENE;

typedef enum {
    PRCMPRCM_CLKCFG_CTRLValid_configUpdated = 0x0000,
    PRCMPRCM_CLKCFG_CTRLValid_configClk_valid = 0x0001
}   PRCMPRCM_CLKCFG_CTRLValid_configE;

typedef enum {
    PRCMPRCM_CLKCFG_STATUSConfig_statusNo_error = 0x0000,
    PRCMPRCM_CLKCFG_STATUSConfig_statusError = 0x0001
}   PRCMPRCM_CLKCFG_STATUSConfig_statusE;

typedef enum {
    PRCMPRCM_POLCTRLClkOut_pollow = 0x0000,
    PRCMPRCM_POLCTRLClkOut_polhigh = 0x0001
}   PRCMPRCM_POLCTRLClkOut_polE;

typedef enum {
    PRCMPRCM_POLCTRLClkREQ_pollow = 0x0000,
    PRCMPRCM_POLCTRLClkREQ_polhigh = 0x0001
}   PRCMPRCM_POLCTRLClkREQ_polE;

typedef enum {
    PRCMPRCM_POLCTRLExtVol_pollow = 0x0000,
    PRCMPRCM_POLCTRLExtVol_polhigh = 0x0001
}   PRCMPRCM_POLCTRLExtVol_polE;

typedef enum {
    PRCMCM_CLKSEL_MPUCLKSEL_MPUsel0 = 0x0000,
    PRCMCM_CLKSEL_MPUCLKSEL_MPUsel1 = 0x0001,
    PRCMCM_CLKSEL_MPUCLKSEL_MPUsel2 = 0x0002,
    PRCMCM_CLKSEL_MPUCLKSEL_MPUsel4 = 0x0004,
    PRCMCM_CLKSEL_MPUCLKSEL_MPUsel6 = 0x0006,
    PRCMCM_CLKSEL_MPUCLKSEL_MPUsel8 = 0x0008
}   PRCMCM_CLKSEL_MPUCLKSEL_MPUE;

typedef enum {
    PRCMCM_CLKSTCTRL_MPUAutostate_MPUAUTODIS = 0x0000,
    PRCMCM_CLKSTCTRL_MPUAutostate_MPUAUTOEN = 0x0001
}   PRCMCM_CLKSTCTRL_MPUAutostate_MPUE;

typedef enum {
    PRCMRM_RSTST_MPUCOREWkup_rstNo_rst = 0x0000,
    PRCMRM_RSTST_MPUCOREWkup_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_MPUCOREWkup_rstIs_rst = 0x0001,
    PRCMRM_RSTST_MPUCOREWkup_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_MPUCOREWkup_rstE;

typedef enum {
    PRCMRM_RSTST_MPUDomainWkup_rstNo_rst = 0x0000,
    PRCMRM_RSTST_MPUDomainWkup_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_MPUDomainWkup_rstIs_rst = 0x0001,
    PRCMRM_RSTST_MPUDomainWkup_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_MPUDomainWkup_rstE;

typedef enum {
    PRCMRM_RSTST_MPUGlobalWarm_rstNo_rst = 0x0000,
    PRCMRM_RSTST_MPUGlobalWarm_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_MPUGlobalWarm_rstIs_rst = 0x0001,
    PRCMRM_RSTST_MPUGlobalWarm_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_MPUGlobalWarm_rstE;

typedef enum {
    PRCMRM_RSTST_MPUGlobalCold_rstNo_rst = 0x0000,
    PRCMRM_RSTST_MPUGlobalCold_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_MPUGlobalCold_rstIs_rst = 0x0001,
    PRCMRM_RSTST_MPUGlobalCold_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_MPUGlobalCold_rstE;

typedef enum {
    PRCMPM_WKDEP_MPUEN_WKUPWK_DIS = 0x0000,
    PRCMPM_WKDEP_MPUEN_WKUPWK_EN = 0x0001
}   PRCMPM_WKDEP_MPUEN_WKUPE;

typedef enum {
    PRCMPM_WKDEP_MPUEN_DSPWK_DIS = 0x0000,
    PRCMPM_WKDEP_MPUEN_DSPWK_EN = 0x0001
}   PRCMPM_WKDEP_MPUEN_DSPE;

typedef enum {
    PRCMPM_WKDEP_MPUEN_COREWK_DIS = 0x0000,
    PRCMPM_WKDEP_MPUEN_COREWK_EN = 0x0001
}   PRCMPM_WKDEP_MPUEN_COREE;

typedef enum {
    PRCMPM_EVGENCTRL_MPUOFFLoadModeUpdate = 0x0000,
    PRCMPM_EVGENCTRL_MPUOFFLoadModeReserved = 0x0001,
    PRCMPM_EVGENCTRL_MPUOFFLoadModeStdby = 0x0002,
    PRCMPM_EVGENCTRL_MPUOFFLoadModeAuto = 0x0003
}   PRCMPM_EVGENCTRL_MPUOFFLoadModeE;

typedef enum {
    PRCMPM_EVGENCTRL_MPUONLoadModeUpdate = 0x0000,
    PRCMPM_EVGENCTRL_MPUONLoadModeReserved = 0x0001,
    PRCMPM_EVGENCTRL_MPUONLoadModeStdby = 0x0002,
    PRCMPM_EVGENCTRL_MPUONLoadModeAuto = 0x0003
}   PRCMPM_EVGENCTRL_MPUONLoadModeE;

typedef enum {
    PRCMPM_EVGENCTRL_MPUEnableDIS = 0x0000,
    PRCMPM_EVGENCTRL_MPUEnableEN = 0x0001
}   PRCMPM_EVGENCTRL_MPUEnableE;

typedef enum {
    PRCMPM_PWSTCTRL_MPUMemONStatemem_on = 0x0000
}   PRCMPM_PWSTCTRL_MPUMemONStateE;

typedef enum {
    PRCMPM_PWSTCTRL_MPUMemRETStatemem_ret = 0x0001
}   PRCMPM_PWSTCTRL_MPUMemRETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_MPULogicRETStatelogic_off = 0x0000,
    PRCMPM_PWSTCTRL_MPULogicRETStatelogic_ret = 0x0001
}   PRCMPM_PWSTCTRL_MPULogicRETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_MPUPowerStateON = 0x0000,
    PRCMPM_PWSTCTRL_MPUPowerStateRET = 0x0001,
    PRCMPM_PWSTCTRL_MPUPowerStateReserved = 0x0002,
    PRCMPM_PWSTCTRL_MPUPowerStateOFF = 0x0003
}   PRCMPM_PWSTCTRL_MPUPowerStateE;

typedef enum {
    PRCMPM_PWSTST_MPULastStateEnteredON = 0x0000,
    PRCMPM_PWSTST_MPULastStateEnteredRET = 0x0001,
    PRCMPM_PWSTST_MPULastStateEnteredReserved = 0x0002,
    PRCMPM_PWSTST_MPULastStateEnteredOFF = 0x0003
}   PRCMPM_PWSTST_MPULastStateEnteredE;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_CAMFCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_CAMFCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_CAME;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_WDT4FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_WDT4FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_WDT4E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_WDT3FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_WDT3FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_WDT3E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_MSPROFCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_MSPROFCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_MSPROE;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_MMCFCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_MMCFCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_MMCE;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_FACFCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_FACFCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_FACE;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_EACFCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_EACFCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_EACE;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_HDQFCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_HDQFCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_HDQE;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_UART2FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_UART2FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_UART2E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_UART1FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_UART1FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_UART1E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_I2C2FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_I2C2FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_I2C2E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_I2C1FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_I2C1FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_I2C1E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_McSPI2FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_McSPI2FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_McSPI2E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_McSPI1FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_McSPI1FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_McSPI1E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_McBSP2FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_McBSP2FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_McBSP2E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_McBSP1FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_McBSP1FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_McBSP1E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT12FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT12FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT12E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT11FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT11FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT11E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT10FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT10FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT10E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT9FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT9FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT9E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT8FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT8FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT8E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT7FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT7FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT7E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT6FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT6FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT6E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT5FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT5FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT5E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT4FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT4FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT4E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT3FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT3FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT3E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_GPT2FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_GPT2FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_GPT2E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_VLYNQFCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_VLYNQFCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_VLYNQE;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_TVFCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_TVFCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_TVE;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_DSS2FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_DSS2FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_DSS2E;

typedef enum {
    PRCMCM_FCLKEN1_COREEN_DSS1FCk_DIS = 0x0000,
    PRCMCM_FCLKEN1_COREEN_DSS1FCk_EN = 0x0001
}   PRCMCM_FCLKEN1_COREEN_DSS1E;

typedef enum {
    PRCMCM_FCLKEN2_COREEN_UART3FCk_DIS = 0x0000,
    PRCMCM_FCLKEN2_COREEN_UART3FCk_EN = 0x0001
}   PRCMCM_FCLKEN2_COREEN_UART3E;

typedef enum {
    PRCMCM_FCLKEN2_COREEN_SSIFCk_DIS = 0x0000,
    PRCMCM_FCLKEN2_COREEN_SSIFCk_EN = 0x0001
}   PRCMCM_FCLKEN2_COREEN_SSIE;

typedef enum {
    PRCMCM_FCLKEN2_COREEN_USBFCk_DIS = 0x0000,
    PRCMCM_FCLKEN2_COREEN_USBFCk_EN = 0x0001
}   PRCMCM_FCLKEN2_COREEN_USBE;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_CAMICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_CAMICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_CAME;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_MAILBOXESICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_MAILBOXESICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_MAILBOXESE;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_WDT4ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_WDT4ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_WDT4E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_WDT3ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_WDT3ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_WDT3E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_MSPROICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_MSPROICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_MSPROE;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_MMCICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_MMCICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_MMCE;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_FACICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_FACICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_FACE;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_EACICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_EACICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_EACE;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_HDQICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_HDQICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_HDQE;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_UART2ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_UART2ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_UART2E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_UART1ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_UART1ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_UART1E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_I2C2ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_I2C2ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_I2C2E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_I2C1ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_I2C1ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_I2C1E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_McSPI2ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_McSPI2ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_McSPI2E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_McSPI1ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_McSPI1ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_McSPI1E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_McBSP2ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_McBSP2ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_McBSP2E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_McBSP1ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_McBSP1ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_McBSP1E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT12ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT12ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT12E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT11ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT11ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT11E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT10ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT10ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT10E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT9ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT9ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT9E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT8ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT8ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT8E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT7ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT7ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT7E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT6ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT6ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT6E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT5ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT5ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT5E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT4ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT4ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT4E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT3ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT3ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT3E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_GPT2ICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_GPT2ICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_GPT2E;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_VLYNQICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_VLYNQICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_VLYNQE;

typedef enum {
    PRCMCM_ICLKEN1_COREEN_DSSICk_DIS = 0x0000,
    PRCMCM_ICLKEN1_COREEN_DSSICk_EN = 0x0001
}   PRCMCM_ICLKEN1_COREEN_DSSE;

typedef enum {
    PRCMCM_ICLKEN2_COREEN_UART3ICk_DIS = 0x0000,
    PRCMCM_ICLKEN2_COREEN_UART3ICk_EN = 0x0001
}   PRCMCM_ICLKEN2_COREEN_UART3E;

typedef enum {
    PRCMCM_ICLKEN2_COREEN_SSIICk_DIS = 0x0000,
    PRCMCM_ICLKEN2_COREEN_SSIICk_EN = 0x0001
}   PRCMCM_ICLKEN2_COREEN_SSIE;

typedef enum {
    PRCMCM_ICLKEN2_COREEN_USBICk_DIS = 0x0000,
    PRCMCM_ICLKEN2_COREEN_USBICk_EN = 0x0001
}   PRCMCM_ICLKEN2_COREEN_USBE;

typedef enum {
    PRCMCM_ICLKEN4_COREEN_PKAIck_DIS = 0x0000,
    PRCMCM_ICLKEN4_COREEN_PKAIck_EN = 0x0001
}   PRCMCM_ICLKEN4_COREEN_PKAE;

typedef enum {
    PRCMCM_ICLKEN4_COREEN_AESIck_DIS = 0x0000,
    PRCMCM_ICLKEN4_COREEN_AESIck_EN = 0x0001
}   PRCMCM_ICLKEN4_COREEN_AESE;

typedef enum {
    PRCMCM_ICLKEN4_COREEN_RNGIck_DIS = 0x0000,
    PRCMCM_ICLKEN4_COREEN_RNGIck_EN = 0x0001
}   PRCMCM_ICLKEN4_COREEN_RNGE;

typedef enum {
    PRCMCM_ICLKEN4_COREEN_SHAIck_DIS = 0x0000,
    PRCMCM_ICLKEN4_COREEN_SHAIck_EN = 0x0001
}   PRCMCM_ICLKEN4_COREEN_SHAE;

typedef enum {
    PRCMCM_ICLKEN4_COREEN_DESIck_DIS = 0x0000,
    PRCMCM_ICLKEN4_COREEN_DESIck_EN = 0x0001
}   PRCMCM_ICLKEN4_COREEN_DESE;

typedef enum {
    PRCMCM_IDLEST1_COREST_MAILBOXESIs_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_MAILBOXESIs_act = 0x0001
}   PRCMCM_IDLEST1_COREST_MAILBOXESE;

typedef enum {
    PRCMCM_IDLEST1_COREST_WDT4Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_WDT4Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_WDT4E;

typedef enum {
    PRCMCM_IDLEST1_COREST_WDT3Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_WDT3Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_WDT3E;

typedef enum {
    PRCMCM_IDLEST1_COREST_MSPROIs_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_MSPROIs_act = 0x0001
}   PRCMCM_IDLEST1_COREST_MSPROE;

typedef enum {
    PRCMCM_IDLEST1_COREST_MMCIs_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_MMCIs_act = 0x0001
}   PRCMCM_IDLEST1_COREST_MMCE;

typedef enum {
    PRCMCM_IDLEST1_COREST_FACIs_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_FACIs_act = 0x0001
}   PRCMCM_IDLEST1_COREST_FACE;

typedef enum {
    PRCMCM_IDLEST1_COREST_EACIs_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_EACIs_act = 0x0001
}   PRCMCM_IDLEST1_COREST_EACE;

typedef enum {
    PRCMCM_IDLEST1_COREST_HDQIs_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_HDQIs_act = 0x0001
}   PRCMCM_IDLEST1_COREST_HDQE;

typedef enum {
    PRCMCM_IDLEST1_COREST_UART2Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_UART2Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_UART2E;

typedef enum {
    PRCMCM_IDLEST1_COREST_UART1Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_UART1Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_UART1E;

typedef enum {
    PRCMCM_IDLEST1_COREST_I2C2Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_I2C2Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_I2C2E;

typedef enum {
    PRCMCM_IDLEST1_COREST_I2C1Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_I2C1Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_I2C1E;

typedef enum {
    PRCMCM_IDLEST1_COREST_McSPI2Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_McSPI2Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_McSPI2E;

typedef enum {
    PRCMCM_IDLEST1_COREST_McSPI1Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_McSPI1Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_McSPI1E;

typedef enum {
    PRCMCM_IDLEST1_COREST_McBSP2Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_McBSP2Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_McBSP2E;

typedef enum {
    PRCMCM_IDLEST1_COREST_McBSP1Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_McBSP1Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_McBSP1E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT12Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT12Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT12E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT11Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT11Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT11E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT10Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT10Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT10E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT9Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT9Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT9E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT8Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT8Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT8E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT7Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT7Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT7E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT6Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT6Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT6E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT5Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT5Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT5E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT4Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT4Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT4E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT3Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT3Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT3E;

typedef enum {
    PRCMCM_IDLEST1_COREST_GPT2Is_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_GPT2Is_act = 0x0001
}   PRCMCM_IDLEST1_COREST_GPT2E;

typedef enum {
    PRCMCM_IDLEST1_COREST_VLYNQIs_idle = 0x0000,
    PRCMCM_IDLEST1_COREST_VLYNQIs_act = 0x0001
}   PRCMCM_IDLEST1_COREST_VLYNQE;

typedef enum {
    PRCMCM_IDLEST1_COREST_DSSIs_Standby = 0x0000,
    PRCMCM_IDLEST1_COREST_DSSIs_norm = 0x0001
}   PRCMCM_IDLEST1_COREST_DSSE;

typedef enum {
    PRCMCM_IDLEST2_COREST_UART3Is_idle = 0x0000,
    PRCMCM_IDLEST2_COREST_UART3Is_act = 0x0001
}   PRCMCM_IDLEST2_COREST_UART3E;

typedef enum {
    PRCMCM_IDLEST2_COREST_SSIIs_idle = 0x0000,
    PRCMCM_IDLEST2_COREST_SSIIs_act = 0x0001
}   PRCMCM_IDLEST2_COREST_SSIE;

typedef enum {
    PRCMCM_IDLEST2_COREST_USBIs_idle = 0x0000,
    PRCMCM_IDLEST2_COREST_USBIs_act = 0x0001
}   PRCMCM_IDLEST2_COREST_USBE;

typedef enum {
    PRCMCM_IDLEST4_COREST_PKAIs_idle = 0x0000,
    PRCMCM_IDLEST4_COREST_PKAIs_act = 0x0001
}   PRCMCM_IDLEST4_COREST_PKAE;

typedef enum {
    PRCMCM_IDLEST4_COREST_AESIs_idle = 0x0000,
    PRCMCM_IDLEST4_COREST_AESIs_act = 0x0001
}   PRCMCM_IDLEST4_COREST_AESE;

typedef enum {
    PRCMCM_IDLEST4_COREST_RNGIs_idle = 0x0000,
    PRCMCM_IDLEST4_COREST_RNGIs_act = 0x0001
}   PRCMCM_IDLEST4_COREST_RNGE;

typedef enum {
    PRCMCM_IDLEST4_COREST_SHAIs_idle = 0x0000,
    PRCMCM_IDLEST4_COREST_SHAIs_act = 0x0001
}   PRCMCM_IDLEST4_COREST_SHAE;

typedef enum {
    PRCMCM_IDLEST4_COREST_DESIs_idle = 0x0000,
    PRCMCM_IDLEST4_COREST_DESIs_act = 0x0001
}   PRCMCM_IDLEST4_COREST_DESE;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_CAMAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_CAMAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_CAME;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_MailboxesAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_MailboxesAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_MailboxesE;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_WDT4AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_WDT4AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_WDT4E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_WDT3AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_WDT3AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_WDT3E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_MSPROAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_MSPROAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_MSPROE;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_MMCAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_MMCAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_MMCE;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_FACAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_FACAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_FACE;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_EACAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_EACAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_EACE;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_HDQAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_HDQAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_HDQE;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_UART2AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_UART2AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_UART2E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_UART1AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_UART1AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_UART1E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_I2C2AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_I2C2AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_I2C2E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_I2C1AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_I2C1AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_I2C1E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_McSPI2AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_McSPI2AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_McSPI2E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_McSPI1AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_McSPI1AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_McSPI1E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_McBSP2AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_McBSP2AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_McBSP2E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_McBSP1AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_McBSP1AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_McBSP1E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT12AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT12AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT12E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT11AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT11AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT11E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT10AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT10AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT10E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT9AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT9AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT9E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT8AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT8AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT8E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT7AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT7AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT7E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT6AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT6AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT6E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT5AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT5AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT5E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT4AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT4AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT4E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT3AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT3AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT3E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_GPT2AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_GPT2AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_GPT2E;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_VLYNQAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_VLYNQAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_VLYNQE;

typedef enum {
    PRCMCM_AUTOIDLE1_COREAUTO_DSSAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE1_COREAUTO_DSSAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE1_COREAUTO_DSSE;

typedef enum {
    PRCMCM_AUTOIDLE2_COREAUTO_UART3AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE2_COREAUTO_UART3AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE2_COREAUTO_UART3E;

typedef enum {
    PRCMCM_AUTOIDLE2_COREAUTO_SSIAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE2_COREAUTO_SSIAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE2_COREAUTO_SSIE;

typedef enum {
    PRCMCM_AUTOIDLE2_COREAUTO_USBAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE2_COREAUTO_USBAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE2_COREAUTO_USBE;

typedef enum {
    PRCMCM_AUTOIDLE3_COREAUTO_SDRCAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE3_COREAUTO_SDRCAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE3_COREAUTO_SDRCE;

typedef enum {
    PRCMCM_AUTOIDLE3_COREAUTO_GPMCAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE3_COREAUTO_GPMCAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE3_COREAUTO_GPMCE;

typedef enum {
    PRCMCM_AUTOIDLE3_COREAUTO_SDMAAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE3_COREAUTO_SDMAAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE3_COREAUTO_SDMAE;

typedef enum {
    PRCMCM_AUTOIDLE4_COREAUTO_PKAAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE4_COREAUTO_PKAAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE4_COREAUTO_PKAE;

typedef enum {
    PRCMCM_AUTOIDLE4_COREAUTO_AESAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE4_COREAUTO_AESAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE4_COREAUTO_AESE;

typedef enum {
    PRCMCM_AUTOIDLE4_COREAUTO_RNGAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE4_COREAUTO_RNGAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE4_COREAUTO_RNGE;

typedef enum {
    PRCMCM_AUTOIDLE4_COREAUTO_SHAAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE4_COREAUTO_SHAAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE4_COREAUTO_SHAE;

typedef enum {
    PRCMCM_AUTOIDLE4_COREAUTO_DESAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE4_COREAUTO_DESAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE4_COREAUTO_DESE;

typedef enum {
    PRCMCM_CLKSEL1_CORECLKSEL_USBsel0 = 0x0000,
    PRCMCM_CLKSEL1_CORECLKSEL_USBsel1 = 0x0001,
    PRCMCM_CLKSEL1_CORECLKSEL_USBsel2 = 0x0002,
    PRCMCM_CLKSEL1_CORECLKSEL_USBsel4 = 0x0004
}   PRCMCM_CLKSEL1_CORECLKSEL_USBE;

typedef enum {
    PRCMCM_CLKSEL1_CORECLKSEL_SSIsel0 = 0x0000,
    PRCMCM_CLKSEL1_CORECLKSEL_SSIsel1 = 0x0001,
    PRCMCM_CLKSEL1_CORECLKSEL_SSIsel2 = 0x0002,
    PRCMCM_CLKSEL1_CORECLKSEL_SSIsel3 = 0x0003,
    PRCMCM_CLKSEL1_CORECLKSEL_SSIsel4 = 0x0004,
    PRCMCM_CLKSEL1_CORECLKSEL_SSIsel6 = 0x0006,
    PRCMCM_CLKSEL1_CORECLKSEL_SSIsel8 = 0x0008
}   PRCMCM_CLKSEL1_CORECLKSEL_SSIE;

typedef enum {
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel0 = 0x0000,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel1 = 0x0001,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel2 = 0x0002,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel3 = 0x0003,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel4 = 0x0004,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel6 = 0x0006,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel8 = 0x0008,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel9 = 0x0009,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel12 = 0x000c,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel16 = 0x0010,
    PRCMCM_CLKSEL1_CORECLKSEL_VLYNQsel18 = 0x0012
}   PRCMCM_CLKSEL1_CORECLKSEL_VLYNQE;

typedef enum {
    PRCMCM_CLKSEL1_CORECLKSEL_DSS2sel0 = 0x0000,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS2sel1 = 0x0001
}   PRCMCM_CLKSEL1_CORECLKSEL_DSS2E;

typedef enum {
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel0 = 0x0000,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel1 = 0x0001,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel2 = 0x0002,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel3 = 0x0003,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel4 = 0x0004,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel5 = 0x0005,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel6 = 0x0006,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel8 = 0x0008,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel9 = 0x0009,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel12 = 0x000c,
    PRCMCM_CLKSEL1_CORECLKSEL_DSS1sel16 = 0x0010
}   PRCMCM_CLKSEL1_CORECLKSEL_DSS1E;

typedef enum {
    PRCMCM_CLKSEL1_CORECLKSEL_L4sel0 = 0x0000,
    PRCMCM_CLKSEL1_CORECLKSEL_L4sel1 = 0x0001,
    PRCMCM_CLKSEL1_CORECLKSEL_L4sel2 = 0x0002,
    PRCMCM_CLKSEL1_CORECLKSEL_L4sel3 = 0x0003
}   PRCMCM_CLKSEL1_CORECLKSEL_L4E;

typedef enum {
    PRCMCM_CLKSEL1_CORECLKSEL_L3sel0 = 0x0000,
    PRCMCM_CLKSEL1_CORECLKSEL_L3sel1 = 0x0001,
    PRCMCM_CLKSEL1_CORECLKSEL_L3sel2 = 0x0002,
    PRCMCM_CLKSEL1_CORECLKSEL_L3sel4 = 0x0004,
    PRCMCM_CLKSEL1_CORECLKSEL_L3sel6 = 0x0006,
    PRCMCM_CLKSEL1_CORECLKSEL_L3sel8 = 0x0008,
    PRCMCM_CLKSEL1_CORECLKSEL_L3sel12 = 0x000c,
    PRCMCM_CLKSEL1_CORECLKSEL_L3sel16 = 0x0010
}   PRCMCM_CLKSEL1_CORECLKSEL_L3E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT1232k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT12Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT12Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT12Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT12E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT1132k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT11Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT11Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT11Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT11E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT1032k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT10Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT10Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT10Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT10E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT932k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT9Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT9Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT9Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT9E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT832k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT8Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT8Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT8Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT8E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT732k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT7Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT7Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT7Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT7E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT632k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT6Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT6Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT6Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT6E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT532k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT5Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT5Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT5Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT5E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT432k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT4Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT4Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT4Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT4E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT332k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT3Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT3Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT3Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT3E;

typedef enum {
    PRCMCM_CLKSEL2_CORECLKSEL_GPT232k = 0x0000,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT2Sys = 0x0001,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT2Ext = 0x0002,
    PRCMCM_CLKSEL2_CORECLKSEL_GPT2Reserved = 0x0003
}   PRCMCM_CLKSEL2_CORECLKSEL_GPT2E;

typedef enum {
    PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSAUTODIS = 0x0000,
    PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSAUTOEN = 0x0001
}   PRCMCM_CLKSTCTRL_COREAUTOSTAT_DSSE;

typedef enum {
    PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4AUTODIS = 0x0000,
    PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4AUTOEN = 0x0001
}   PRCMCM_CLKSTCTRL_COREAUTOSTAT_L4E;

typedef enum {
    PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3AUTODIS = 0x0000,
    PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3AUTOEN = 0x0001
}   PRCMCM_CLKSTCTRL_COREAUTOSTAT_L3E;

typedef enum {
    PRCMPM_WKEN1_COREEN_MMCWK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_MMCWK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_MMCE;

typedef enum {
    PRCMPM_WKEN1_COREEN_UART2WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_UART2WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_UART2E;

typedef enum {
    PRCMPM_WKEN1_COREEN_UART1WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_UART1WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_UART1E;

typedef enum {
    PRCMPM_WKEN1_COREEN_McSPI2WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_McSPI2WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_McSPI2E;

typedef enum {
    PRCMPM_WKEN1_COREEN_McSPI1WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_McSPI1WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_McSPI1E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT12WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT12WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT12E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT11WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT11WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT11E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT10WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT10WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT10E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT9WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT9WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT9E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT8WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT8WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT8E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT7WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT7WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT7E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT6WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT6WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT6E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT5WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT5WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT5E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT4WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT4WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT4E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT3WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT3WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT3E;

typedef enum {
    PRCMPM_WKEN1_COREEN_GPT2WK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_GPT2WK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_GPT2E;

typedef enum {
    PRCMPM_WKEN1_COREEN_VLYNQWK_DIS = 0x0000,
    PRCMPM_WKEN1_COREEN_VLYNQWK_EN = 0x0001
}   PRCMPM_WKEN1_COREEN_VLYNQE;

typedef enum {
    PRCMPM_WKEN2_COREEN_UART3WK_DIS = 0x0000,
    PRCMPM_WKEN2_COREEN_UART3WK_EN = 0x0001
}   PRCMPM_WKEN2_COREEN_UART3E;

typedef enum {
    PRCMPM_WKEN2_COREEN_USBWK_DIS = 0x0000,
    PRCMPM_WKEN2_COREEN_USBWK_EN = 0x0001
}   PRCMPM_WKEN2_COREEN_USBE;

typedef enum {
    PRCMPM_WKST1_COREST_MMCNone_r = 0x0000,
    PRCMPM_WKST1_COREST_MMCSt_un_w = 0x0000,
    PRCMPM_WKST1_COREST_MMCWakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_MMCSt_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_MMCE;

typedef enum {
    PRCMPM_WKST1_COREST_UART2None_r = 0x0000,
    PRCMPM_WKST1_COREST_UART2St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_UART2Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_UART2St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_UART2E;

typedef enum {
    PRCMPM_WKST1_COREST_UART1None_r = 0x0000,
    PRCMPM_WKST1_COREST_UART1St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_UART1Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_UART1St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_UART1E;

typedef enum {
    PRCMPM_WKST1_COREST_McSPI2None_r = 0x0000,
    PRCMPM_WKST1_COREST_McSPI2St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_McSPI2Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_McSPI2St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_McSPI2E;

typedef enum {
    PRCMPM_WKST1_COREST_McSPI1None_r = 0x0000,
    PRCMPM_WKST1_COREST_McSPI1St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_McSPI1Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_McSPI1St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_McSPI1E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT12None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT12St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT12Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT12St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT12E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT11None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT11St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT11Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT11St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT11E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT10None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT10St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT10Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT10St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT10E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT9None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT9St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT9Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT9St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT9E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT8None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT8St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT8Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT8St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT8E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT7None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT7St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT7Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT7St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT7E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT6None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT6St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT6Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT6St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT6E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT5None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT5St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT5Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT5St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT5E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT4None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT4St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT4Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT4St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT4E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT3None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT3St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT3Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT3St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT3E;

typedef enum {
    PRCMPM_WKST1_COREST_GPT2None_r = 0x0000,
    PRCMPM_WKST1_COREST_GPT2St_un_w = 0x0000,
    PRCMPM_WKST1_COREST_GPT2Wakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_GPT2St_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_GPT2E;

typedef enum {
    PRCMPM_WKST1_COREST_VLYNQNone_r = 0x0000,
    PRCMPM_WKST1_COREST_VLYNQSt_un_w = 0x0000,
    PRCMPM_WKST1_COREST_VLYNQWakeup_r = 0x0001,
    PRCMPM_WKST1_COREST_VLYNQSt_rst_w = 0x0001
}   PRCMPM_WKST1_COREST_VLYNQE;

typedef enum {
    PRCMPM_WKST2_COREST_UART3None_r = 0x0000,
    PRCMPM_WKST2_COREST_UART3St_un_w = 0x0000,
    PRCMPM_WKST2_COREST_UART3Wakeup_r = 0x0001,
    PRCMPM_WKST2_COREST_UART3St_rst_w = 0x0001
}   PRCMPM_WKST2_COREST_UART3E;

typedef enum {
    PRCMPM_WKST2_COREST_USBNone_r = 0x0000,
    PRCMPM_WKST2_COREST_USBSt_un_w = 0x0000,
    PRCMPM_WKST2_COREST_USBWakeup_r = 0x0001,
    PRCMPM_WKST2_COREST_USBSt_rst_w = 0x0001
}   PRCMPM_WKST2_COREST_USBE;

typedef enum {
    PRCMPM_WKDEP_COREEN_WKUPWK_EN = 0x0001
}   PRCMPM_WKDEP_COREEN_WKUPE;

typedef enum {
    PRCMPM_WKDEP_COREEN_GFXWK_EN = 0x0001
}   PRCMPM_WKDEP_COREEN_GFXE;

typedef enum {
    PRCMPM_WKDEP_COREEN_DSPWK_EN = 0x0001
}   PRCMPM_WKDEP_COREEN_DSPE;

typedef enum {
    PRCMPM_WKDEP_COREEN_MPUWK_EN = 0x0001
}   PRCMPM_WKDEP_COREEN_MPUE;

typedef enum {
    PRCMPM_PWSTCTRL_COREMemoryChangeDIS = 0x0000,
    PRCMPM_PWSTCTRL_COREMemoryChangeEN = 0x0001
}   PRCMPM_PWSTCTRL_COREMemoryChangeE;

typedef enum {
    PRCMPM_PWSTCTRL_COREMem3ONStateMem_on = 0x0000,
    PRCMPM_PWSTCTRL_COREMem3ONStateMem_ret = 0x0001,
    PRCMPM_PWSTCTRL_COREMem3ONStateRES = 0x0002,
    PRCMPM_PWSTCTRL_COREMem3ONStateMem_OFF = 0x0003
}   PRCMPM_PWSTCTRL_COREMem3ONStateE;

typedef enum {
    PRCMPM_PWSTCTRL_COREMem2ONStateMem_on = 0x0000,
    PRCMPM_PWSTCTRL_COREMem2ONStateMem_ret = 0x0001,
    PRCMPM_PWSTCTRL_COREMem2ONStateRES = 0x0002,
    PRCMPM_PWSTCTRL_COREMem2ONStateMem_OFF = 0x0003
}   PRCMPM_PWSTCTRL_COREMem2ONStateE;

typedef enum {
    PRCMPM_PWSTCTRL_COREMem1ONStateMem_on = 0x0000,
    PRCMPM_PWSTCTRL_COREMem1ONStateMem_ret = 0x0001,
    PRCMPM_PWSTCTRL_COREMem1ONStateRES = 0x0002,
    PRCMPM_PWSTCTRL_COREMem1ONStateMem_OFF = 0x0003
}   PRCMPM_PWSTCTRL_COREMem1ONStateE;

typedef enum {
    PRCMPM_PWSTCTRL_COREMem3RETStatemem_off = 0x0000,
    PRCMPM_PWSTCTRL_COREMem3RETStatemem_ret = 0x0001
}   PRCMPM_PWSTCTRL_COREMem3RETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_COREMem2RETStatemem_off = 0x0000,
    PRCMPM_PWSTCTRL_COREMem2RETStatemem_ret = 0x0001
}   PRCMPM_PWSTCTRL_COREMem2RETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_COREMem1RETStatemem_off = 0x0000,
    PRCMPM_PWSTCTRL_COREMem1RETStatemem_ret = 0x0001
}   PRCMPM_PWSTCTRL_COREMem1RETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_CORELogicRETStatelogic_ret = 0x0001
}   PRCMPM_PWSTCTRL_CORELogicRETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_COREPowerStateON = 0x0000,
    PRCMPM_PWSTCTRL_COREPowerStateRET = 0x0001,
    PRCMPM_PWSTCTRL_COREPowerStateReserved = 0x0002,
    PRCMPM_PWSTCTRL_COREPowerStateOFF = 0x0003
}   PRCMPM_PWSTCTRL_COREPowerStateE;

typedef enum {
    PRCMPM_PWSTST_COREInTransitionNo = 0x0000,
    PRCMPM_PWSTST_COREInTransitionOngoing = 0x0001
}   PRCMPM_PWSTST_COREInTransitionE;

typedef enum {
    PRCMPM_PWSTST_COREClkActivityInact = 0x0000,
    PRCMPM_PWSTST_COREClkActivityAct = 0x0001
}   PRCMPM_PWSTST_COREClkActivityE;

typedef enum {
    PRCMPM_PWSTST_COREMem3StateStON = 0x0000,
    PRCMPM_PWSTST_COREMem3StateStRET = 0x0001,
    PRCMPM_PWSTST_COREMem3StateStReserved = 0x0002,
    PRCMPM_PWSTST_COREMem3StateStOFF = 0x0003
}   PRCMPM_PWSTST_COREMem3StateStE;

typedef enum {
    PRCMPM_PWSTST_COREMem2StateStON = 0x0000,
    PRCMPM_PWSTST_COREMem2StateStRET = 0x0001,
    PRCMPM_PWSTST_COREMem2StateStReserved = 0x0002,
    PRCMPM_PWSTST_COREMem2StateStOFF = 0x0003
}   PRCMPM_PWSTST_COREMem2StateStE;

typedef enum {
    PRCMPM_PWSTST_COREMem1StateStON = 0x0000,
    PRCMPM_PWSTST_COREMem1StateStRET = 0x0001,
    PRCMPM_PWSTST_COREMem1StateStReserved = 0x0002,
    PRCMPM_PWSTST_COREMem1StateStOFF = 0x0003
}   PRCMPM_PWSTST_COREMem1StateStE;

typedef enum {
    PRCMPM_PWSTST_CORELastStateEnteredON = 0x0000,
    PRCMPM_PWSTST_CORELastStateEnteredRET = 0x0001,
    PRCMPM_PWSTST_CORELastStateEnteredReserved = 0x0002,
    PRCMPM_PWSTST_CORELastStateEnteredOFF = 0x0003
}   PRCMPM_PWSTST_CORELastStateEnteredE;

typedef enum {
    PRCMCM_FCLKEN_GFXEN_3DFCk_DIS = 0x0000,
    PRCMCM_FCLKEN_GFXEN_3DFCk_EN = 0x0001
}   PRCMCM_FCLKEN_GFXEN_3DE;

typedef enum {
    PRCMCM_FCLKEN_GFXEN_2DFCk_DIS = 0x0000,
    PRCMCM_FCLKEN_GFXEN_2DFCk_EN = 0x0001
}   PRCMCM_FCLKEN_GFXEN_2DE;

typedef enum {
    PRCMCM_ICLKEN_GFXEN_GFXICk_DIS = 0x0000,
    PRCMCM_ICLKEN_GFXEN_GFXICk_EN = 0x0001
}   PRCMCM_ICLKEN_GFXEN_GFXE;

typedef enum {
    PRCMCM_IDLEST_GFXST_GFXIs_Standby = 0x0000,
    PRCMCM_IDLEST_GFXST_GFXIs_act = 0x0001
}   PRCMCM_IDLEST_GFXST_GFXE;

typedef enum {
    PRCMCM_CLKSEL_GFXCLKSEL_GFXsel0 = 0x0000,
    PRCMCM_CLKSEL_GFXCLKSEL_GFXsel1 = 0x0001,
    PRCMCM_CLKSEL_GFXCLKSEL_GFXsel2 = 0x0002,
    PRCMCM_CLKSEL_GFXCLKSEL_GFXsel3 = 0x0003,
    PRCMCM_CLKSEL_GFXCLKSEL_GFXsel4 = 0x0004
}   PRCMCM_CLKSEL_GFXCLKSEL_GFXE;

typedef enum {
    PRCMCM_CLKSTCTRL_GFXAutostate_GFXAUTODIS = 0x0000,
    PRCMCM_CLKSTCTRL_GFXAutostate_GFXAUTOEN = 0x0001
}   PRCMCM_CLKSTCTRL_GFXAutostate_GFXE;

typedef enum {
    PRCMRM_RSTCTRL_GFXGFX_rstClr_rst = 0x0000,
    PRCMRM_RSTCTRL_GFXGFX_rstRst = 0x0001
}   PRCMRM_RSTCTRL_GFXGFX_rstE;

typedef enum {
    PRCMRM_RSTST_GFXGFX_sw_rstNo_rst = 0x0000,
    PRCMRM_RSTST_GFXGFX_sw_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_GFXGFX_sw_rstIs_rst = 0x0001,
    PRCMRM_RSTST_GFXGFX_sw_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_GFXGFX_sw_rstE;

typedef enum {
    PRCMRM_RSTST_GFXDomainWkup_rstNo_rst = 0x0000,
    PRCMRM_RSTST_GFXDomainWkup_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_GFXDomainWkup_rstIs_rst = 0x0001,
    PRCMRM_RSTST_GFXDomainWkup_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_GFXDomainWkup_rstE;

typedef enum {
    PRCMPM_WKDEP_GFXEN_WAKEUPWK_DIS = 0x0000,
    PRCMPM_WKDEP_GFXEN_WAKEUPWK_EN = 0x0001
}   PRCMPM_WKDEP_GFXEN_WAKEUPE;

typedef enum {
    PRCMPM_WKDEP_GFXEN_MPUWK_DIS = 0x0000,
    PRCMPM_WKDEP_GFXEN_MPUWK_EN = 0x0001
}   PRCMPM_WKDEP_GFXEN_MPUE;

typedef enum {
    PRCMPM_WKDEP_GFXEN_COREWK_DIS = 0x0000,
    PRCMPM_WKDEP_GFXEN_COREWK_EN = 0x0001
}   PRCMPM_WKDEP_GFXEN_COREE;

typedef enum {
    PRCMPM_PWSTCTRL_GFXForceStateAuto = 0x0000,
    PRCMPM_PWSTCTRL_GFXForceStateStart = 0x0001
}   PRCMPM_PWSTCTRL_GFXForceStateE;

typedef enum {
    PRCMPM_PWSTCTRL_GFXMemONStateMem_on = 0x0000
}   PRCMPM_PWSTCTRL_GFXMemONStateE;

typedef enum {
    PRCMPM_PWSTCTRL_GFXMemRETStatemem_ret = 0x0001
}   PRCMPM_PWSTCTRL_GFXMemRETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_GFXLogicRETStatelogic_ret = 0x0001
}   PRCMPM_PWSTCTRL_GFXLogicRETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_GFXPowerStateON = 0x0000,
    PRCMPM_PWSTCTRL_GFXPowerStateRET = 0x0001,
    PRCMPM_PWSTCTRL_GFXPowerStateReserved = 0x0002,
    PRCMPM_PWSTCTRL_GFXPowerStateOFF = 0x0003
}   PRCMPM_PWSTCTRL_GFXPowerStateE;

typedef enum {
    PRCMPM_PWSTST_GFXInTransitionNo = 0x0000,
    PRCMPM_PWSTST_GFXInTransitionOngoing = 0x0001
}   PRCMPM_PWSTST_GFXInTransitionE;

typedef enum {
    PRCMPM_PWSTST_GFXClkActivityInact = 0x0000,
    PRCMPM_PWSTST_GFXClkActivityAct = 0x0001
}   PRCMPM_PWSTST_GFXClkActivityE;

typedef enum {
    PRCMPM_PWSTST_GFXPowerStateStON = 0x0000,
    PRCMPM_PWSTST_GFXPowerStateStRET = 0x0001,
    PRCMPM_PWSTST_GFXPowerStateStReserved = 0x0002,
    PRCMPM_PWSTST_GFXPowerStateStOFF = 0x0003
}   PRCMPM_PWSTST_GFXPowerStateStE;

typedef enum {
    PRCMCM_FCLKEN_WKUPEN_MPU_WDTFCk_DIS = 0x0000,
    PRCMCM_FCLKEN_WKUPEN_MPU_WDTFCk_EN = 0x0001
}   PRCMCM_FCLKEN_WKUPEN_MPU_WDTE;

typedef enum {
    PRCMCM_FCLKEN_WKUPEN_GPIOsFCk_DIS = 0x0000,
    PRCMCM_FCLKEN_WKUPEN_GPIOsFCk_EN = 0x0001
}   PRCMCM_FCLKEN_WKUPEN_GPIOsE;

typedef enum {
    PRCMCM_FCLKEN_WKUPEN_GPT1FCk_DIS = 0x0000,
    PRCMCM_FCLKEN_WKUPEN_GPT1FCk_EN = 0x0001
}   PRCMCM_FCLKEN_WKUPEN_GPT1E;

typedef enum {
    PRCMCM_ICLKEN_WKUPEN_OMAPCTRLICk_DIS = 0x0000,
    PRCMCM_ICLKEN_WKUPEN_OMAPCTRLICk_EN = 0x0001
}   PRCMCM_ICLKEN_WKUPEN_OMAPCTRLE;

typedef enum {
    PRCMCM_ICLKEN_WKUPEN_WDT1ICk_DIS = 0x0000,
    PRCMCM_ICLKEN_WKUPEN_WDT1ICk_EN = 0x0001
}   PRCMCM_ICLKEN_WKUPEN_WDT1E;

typedef enum {
    PRCMCM_ICLKEN_WKUPEN_MPU_WDTICk_DIS = 0x0000,
    PRCMCM_ICLKEN_WKUPEN_MPU_WDTICk_EN = 0x0001
}   PRCMCM_ICLKEN_WKUPEN_MPU_WDTE;

typedef enum {
    PRCMCM_ICLKEN_WKUPEN_GPIOsICk_DIS = 0x0000,
    PRCMCM_ICLKEN_WKUPEN_GPIOsICk_EN = 0x0001
}   PRCMCM_ICLKEN_WKUPEN_GPIOsE;

typedef enum {
    PRCMCM_ICLKEN_WKUPEN_32KSYNCICk_DIS = 0x0000,
    PRCMCM_ICLKEN_WKUPEN_32KSYNCICk_EN = 0x0001
}   PRCMCM_ICLKEN_WKUPEN_32KSYNCE;

typedef enum {
    PRCMCM_ICLKEN_WKUPEN_GPT1ICk_DIS = 0x0000,
    PRCMCM_ICLKEN_WKUPEN_GPT1ICk_EN = 0x0001
}   PRCMCM_ICLKEN_WKUPEN_GPT1E;

typedef enum {
    PRCMCM_IDLEST_WKUPST_OMAPCTRLIs_idle = 0x0000,
    PRCMCM_IDLEST_WKUPST_OMAPCTRLIs_act = 0x0001
}   PRCMCM_IDLEST_WKUPST_OMAPCTRLE;

typedef enum {
    PRCMCM_IDLEST_WKUPST_WDT1Is_idle = 0x0000,
    PRCMCM_IDLEST_WKUPST_WDT1Is_act = 0x0001
}   PRCMCM_IDLEST_WKUPST_WDT1E;

typedef enum {
    PRCMCM_IDLEST_WKUPST_MPU_WDTIs_idle = 0x0000,
    PRCMCM_IDLEST_WKUPST_MPU_WDTIs_act = 0x0001
}   PRCMCM_IDLEST_WKUPST_MPU_WDTE;

typedef enum {
    PRCMCM_IDLEST_WKUPST_GPIOsIs_idle = 0x0000,
    PRCMCM_IDLEST_WKUPST_GPIOsIs_act = 0x0001
}   PRCMCM_IDLEST_WKUPST_GPIOsE;

typedef enum {
    PRCMCM_IDLEST_WKUPST_32KSYNCIs_idle = 0x0000,
    PRCMCM_IDLEST_WKUPST_32KSYNCIs_act = 0x0001
}   PRCMCM_IDLEST_WKUPST_32KSYNCE;

typedef enum {
    PRCMCM_IDLEST_WKUPST_GPT1Is_idle = 0x0000,
    PRCMCM_IDLEST_WKUPST_GPT1Is_act = 0x0001
}   PRCMCM_IDLEST_WKUPST_GPT1E;

typedef enum {
    PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE_WKUPAUTO_OMAPCTRLE;

typedef enum {
    PRCMCM_AUTOIDLE_WKUPAUTO_WDT1AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE_WKUPAUTO_WDT1AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE_WKUPAUTO_WDT1E;

typedef enum {
    PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE_WKUPAUTO_MPU_WDTE;

typedef enum {
    PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE_WKUPAUTO_GPIOsE;

typedef enum {
    PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE_WKUPAUTO_32KSYNCE;

typedef enum {
    PRCMCM_AUTOIDLE_WKUPAUTO_GPT1AUTODIS = 0x0000,
    PRCMCM_AUTOIDLE_WKUPAUTO_GPT1AUTOEN = 0x0001
}   PRCMCM_AUTOIDLE_WKUPAUTO_GPT1E;

typedef enum {
    PRCMCM_CLKSEL_WKUPCLKSEL_GPT1sel0 = 0x0000,
    PRCMCM_CLKSEL_WKUPCLKSEL_GPT1sel1 = 0x0001,
    PRCMCM_CLKSEL_WKUPCLKSEL_GPT1sel2 = 0x0002,
    PRCMCM_CLKSEL_WKUPCLKSEL_GPT1sel3 = 0x0003
}   PRCMCM_CLKSEL_WKUPCLKSEL_GPT1E;

typedef enum {
    PRCMRM_RSTCTRL_WKUPRST_DPLLNORST = 0x0000,
    PRCMRM_RSTCTRL_WKUPRST_DPLLRST = 0x0001
}   PRCMRM_RSTCTRL_WKUPRST_DPLLE;

typedef enum {
    PRCMRM_RSTCTRL_WKUPRST_GSNORST = 0x0000,
    PRCMRM_RSTCTRL_WKUPRST_GSRST = 0x0001
}   PRCMRM_RSTCTRL_WKUPRST_GSE;

typedef enum {
    PRCMRM_RSTST_WKUPExtWarm_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_WKUPExtWarm_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_WKUPExtWarm_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_WKUPExtWarm_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_WKUPExtWarm_rstE;

typedef enum {
    PRCMRM_RSTST_WKUPSecu_Wd_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_WKUPSecu_Wd_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_WKUPSecu_Wd_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_WKUPSecu_Wd_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_WKUPSecu_Wd_rstE;

typedef enum {
    PRCMRM_RSTST_WKUPMPU_Wd_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_WKUPMPU_Wd_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_WKUPMPU_Wd_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_WKUPMPU_Wd_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_WKUPMPU_Wd_rstE;

typedef enum {
    PRCMRM_RSTST_WKUPSecu_Viol_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_WKUPSecu_Viol_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_WKUPSecu_Viol_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_WKUPSecu_Viol_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_WKUPSecu_Viol_rstE;

typedef enum {
    PRCMRM_RSTST_WKUPGlobalWarm_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_WKUPGlobalWarm_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_WKUPGlobalWarm_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_WKUPGlobalWarm_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_WKUPGlobalWarm_rstE;

typedef enum {
    PRCMRM_RSTST_WKUPGlobalCold_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_WKUPGlobalCold_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_WKUPGlobalCold_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_WKUPGlobalCold_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_WKUPGlobalCold_rstE;

typedef enum {
    PRCMCM_CLKEN_PLLEN_54M_PLLStop = 0x0000,
    PRCMCM_CLKEN_PLLEN_54M_PLLReserved1 = 0x0001,
    PRCMCM_CLKEN_PLLEN_54M_PLLReserved2 = 0x0002,
    PRCMCM_CLKEN_PLLEN_54M_PLLLock = 0x0003
}   PRCMCM_CLKEN_PLLEN_54M_PLLE;

typedef enum {
    PRCMCM_CLKEN_PLLEN_96M_PLLStop = 0x0000,
    PRCMCM_CLKEN_PLLEN_96M_PLLReserved1 = 0x0001,
    PRCMCM_CLKEN_PLLEN_96M_PLLReserved2 = 0x0002,
    PRCMCM_CLKEN_PLLEN_96M_PLLLock = 0x0003
}   PRCMCM_CLKEN_PLLEN_96M_PLLE;

typedef enum {
    PRCMCM_CLKEN_PLLEN_DPLLReserved = 0x0000,
    PRCMCM_CLKEN_PLLEN_DPLLLP_bypass = 0x0001,
    PRCMCM_CLKEN_PLLEN_DPLLBypass = 0x0002,
    PRCMCM_CLKEN_PLLEN_DPLLLock = 0x0003
}   PRCMCM_CLKEN_PLLEN_DPLLE;

typedef enum {
    PRCMCM_IDLEST_CKGENST_54M_APLLPwdwn = 0x0000,
    PRCMCM_IDLEST_CKGENST_54M_APLLLock = 0x0001
}   PRCMCM_IDLEST_CKGENST_54M_APLLE;

typedef enum {
    PRCMCM_IDLEST_CKGENST_96M_APLLPwdwn = 0x0000,
    PRCMCM_IDLEST_CKGENST_96M_APLLLock = 0x0001
}   PRCMCM_IDLEST_CKGENST_96M_APLLE;

typedef enum {
    PRCMCM_IDLEST_CKGENST_54M_clkNotAct = 0x0000,
    PRCMCM_IDLEST_CKGENST_54M_clkActive = 0x0001
}   PRCMCM_IDLEST_CKGENST_54M_clkE;

typedef enum {
    PRCMCM_IDLEST_CKGENST_12M_clkNotAct = 0x0000,
    PRCMCM_IDLEST_CKGENST_12M_clkActive = 0x0001
}   PRCMCM_IDLEST_CKGENST_12M_clkE;

typedef enum {
    PRCMCM_IDLEST_CKGENST_48M_clkNotAct = 0x0000,
    PRCMCM_IDLEST_CKGENST_48M_clkActive = 0x0001
}   PRCMCM_IDLEST_CKGENST_48M_clkE;

typedef enum {
    PRCMCM_IDLEST_CKGENST_96M_clkNotAct = 0x0000,
    PRCMCM_IDLEST_CKGENST_96M_clkActive = 0x0001
}   PRCMCM_IDLEST_CKGENST_96M_clkE;

typedef enum {
    PRCMCM_IDLEST_CKGENST_Core_clkReserved = 0x0000,
    PRCMCM_IDLEST_CKGENST_Core_clkRef = 0x0001,
    PRCMCM_IDLEST_CKGENST_Core_clkLock = 0x0002,
    PRCMCM_IDLEST_CKGENST_Core_clk32k = 0x0003
}   PRCMCM_IDLEST_CKGENST_Core_clkE;

typedef enum {
    PRCMCM_AUTOIDLE_PLLAUTO_54MDIS = 0x0000,
    PRCMCM_AUTOIDLE_PLLAUTO_54MReserved1 = 0x0001,
    PRCMCM_AUTOIDLE_PLLAUTO_54MReserved2 = 0x0002,
    PRCMCM_AUTOIDLE_PLLAUTO_54MEN = 0x0003
}   PRCMCM_AUTOIDLE_PLLAUTO_54ME;

typedef enum {
    PRCMCM_AUTOIDLE_PLLAUTO_96MDIS = 0x0000,
    PRCMCM_AUTOIDLE_PLLAUTO_96MReserved1 = 0x0001,
    PRCMCM_AUTOIDLE_PLLAUTO_96MReserved2 = 0x0002,
    PRCMCM_AUTOIDLE_PLLAUTO_96MEN = 0x0003
}   PRCMCM_AUTOIDLE_PLLAUTO_96ME;

typedef enum {
    PRCMCM_AUTOIDLE_PLLAUTO_DPLLDIS = 0x0000,
    PRCMCM_AUTOIDLE_PLLAUTO_DPLLLowpw = 0x0001,
    PRCMCM_AUTOIDLE_PLLAUTO_DPLLBypass = 0x0002,
    PRCMCM_AUTOIDLE_PLLAUTO_DPLLEN = 0x0003
}   PRCMCM_AUTOIDLE_PLLAUTO_DPLLE;

typedef enum {
    PRCMCM_CLKSEL1_PLLAPLLs_Clkinsel0 = 0x0000,
    PRCMCM_CLKSEL1_PLLAPLLs_Clkinsel2 = 0x0002,
    PRCMCM_CLKSEL1_PLLAPLLs_Clkinsel3 = 0x0003
}   PRCMCM_CLKSEL1_PLLAPLLs_ClkinE;

typedef enum {
    PRCMCM_CLKSEL1_PLL54M_source54M = 0x0000,
    PRCMCM_CLKSEL1_PLL54M_sourceExtAlt = 0x0001
}   PRCMCM_CLKSEL1_PLL54M_sourceE;

typedef enum {
    PRCMCM_CLKSEL1_PLL48M_source96M = 0x0000,
    PRCMCM_CLKSEL1_PLL48M_sourceExtAlt = 0x0001
}   PRCMCM_CLKSEL1_PLL48M_sourceE;

typedef enum {
    PRCMCM_CLKSEL2_PLLCore_clk_srcsel0 = 0x0000,
    PRCMCM_CLKSEL2_PLLCore_clk_srcsel1 = 0x0001,
    PRCMCM_CLKSEL2_PLLCore_clk_srcsel2 = 0x0002,
    PRCMCM_CLKSEL2_PLLCore_clk_srcsel3 = 0x0003
}   PRCMCM_CLKSEL2_PLLCore_clk_srcE;

typedef enum {
    PRCMCM_FCLKEN_DSPEN_IVA_COPFCk_DIS = 0x0000,
    PRCMCM_FCLKEN_DSPEN_IVA_COPFCk_EN = 0x0001
}   PRCMCM_FCLKEN_DSPEN_IVA_COPE;

typedef enum {
    PRCMCM_FCLKEN_DSPEN_IVA_ARMFCk_DIS = 0x0000,
    PRCMCM_FCLKEN_DSPEN_IVA_ARMFCk_EN = 0x0001
}   PRCMCM_FCLKEN_DSPEN_IVA_ARME;

typedef enum {
    PRCMCM_FCLKEN_DSPEN_DSPFCk_DIS = 0x0000,
    PRCMCM_FCLKEN_DSPEN_DSPFCk_EN = 0x0001
}   PRCMCM_FCLKEN_DSPEN_DSPE;

typedef enum {
    PRCMCM_ICLKEN_DSPEN_DSP_IPIICk_DIS = 0x0000,
    PRCMCM_ICLKEN_DSPEN_DSP_IPIICk_EN = 0x0001
}   PRCMCM_ICLKEN_DSPEN_DSP_IPIE;

typedef enum {
    PRCMCM_IDLEST_DSPST_IVAIs_Standby = 0x0000,
    PRCMCM_IDLEST_DSPST_IVAIs_act = 0x0001
}   PRCMCM_IDLEST_DSPST_IVAE;

typedef enum {
    PRCMCM_IDLEST_DSPST_IPIIs_idle = 0x0000,
    PRCMCM_IDLEST_DSPST_IPIIs_act = 0x0001
}   PRCMCM_IDLEST_DSPST_IPIE;

typedef enum {
    PRCMCM_IDLEST_DSPST_DSPIs_Standby = 0x0000,
    PRCMCM_IDLEST_DSPST_DSPIs_act = 0x0001
}   PRCMCM_IDLEST_DSPST_DSPE;

typedef enum {
    PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIAUTODIS = 0x0000,
    PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIAUTOEN = 0x0001
}   PRCMCM_AUTOIDLE_DSPAUTO_DSP_IPIE;

typedef enum {
    PRCMCM_CLKSEL_DSPSYNC_IVASync_DIS = 0x0000,
    PRCMCM_CLKSEL_DSPSYNC_IVASync_EN = 0x0001
}   PRCMCM_CLKSEL_DSPSYNC_IVAE;

typedef enum {
    PRCMCM_CLKSEL_DSPCLKSEL_IVAsel0 = 0x0000,
    PRCMCM_CLKSEL_DSPCLKSEL_IVAsel1 = 0x0001,
    PRCMCM_CLKSEL_DSPCLKSEL_IVAsel2 = 0x0002,
    PRCMCM_CLKSEL_DSPCLKSEL_IVAsel3 = 0x0003,
    PRCMCM_CLKSEL_DSPCLKSEL_IVAsel4 = 0x0004,
    PRCMCM_CLKSEL_DSPCLKSEL_IVAsel6 = 0x0006,
    PRCMCM_CLKSEL_DSPCLKSEL_IVAsel8 = 0x0008,
    PRCMCM_CLKSEL_DSPCLKSEL_IVAsel12 = 0x000c
}   PRCMCM_CLKSEL_DSPCLKSEL_IVAE;

typedef enum {
    PRCMCM_CLKSEL_DSPSYNC_DSPSync_DIS = 0x0000,
    PRCMCM_CLKSEL_DSPSYNC_DSPSync_EN = 0x0001
}   PRCMCM_CLKSEL_DSPSYNC_DSPE;

typedef enum {
    PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFsel0 = 0x0000,
    PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFsel1 = 0x0001,
    PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFsel2 = 0x0002,
    PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFsel3 = 0x0003
}   PRCMCM_CLKSEL_DSPCLKSEL_DSP_IFE;

typedef enum {
    PRCMCM_CLKSEL_DSPCLKSEL_DSPsel0 = 0x0000,
    PRCMCM_CLKSEL_DSPCLKSEL_DSPsel1 = 0x0001,
    PRCMCM_CLKSEL_DSPCLKSEL_DSPsel2 = 0x0002,
    PRCMCM_CLKSEL_DSPCLKSEL_DSPsel3 = 0x0003,
    PRCMCM_CLKSEL_DSPCLKSEL_DSPsel4 = 0x0004,
    PRCMCM_CLKSEL_DSPCLKSEL_DSPsel6 = 0x0006,
    PRCMCM_CLKSEL_DSPCLKSEL_DSPsel8 = 0x0008,
    PRCMCM_CLKSEL_DSPCLKSEL_DSPsel12 = 0x000c
}   PRCMCM_CLKSEL_DSPCLKSEL_DSPE;

typedef enum {
    PRCMCM_CLKSTCTRL_DSPAutostate_IVADIS = 0x0000,
    PRCMCM_CLKSTCTRL_DSPAutostate_IVAEN = 0x0001
}   PRCMCM_CLKSTCTRL_DSPAutostate_IVAE;

typedef enum {
    PRCMCM_CLKSTCTRL_DSPAutostate_DSPDIS = 0x0000,
    PRCMCM_CLKSTCTRL_DSPAutostate_DSPEN = 0x0001
}   PRCMCM_CLKSTCTRL_DSPAutostate_DSPE;

typedef enum {
    PRCMRM_RSTCTRL_DSPRST_IVACLR = 0x0000,
    PRCMRM_RSTCTRL_DSPRST_IVARST = 0x0001
}   PRCMRM_RSTCTRL_DSPRST_IVAE;

typedef enum {
    PRCMRM_RSTCTRL_DSPRST2_DSPCLR = 0x0000,
    PRCMRM_RSTCTRL_DSPRST2_DSPRST = 0x0001
}   PRCMRM_RSTCTRL_DSPRST2_DSPE;

typedef enum {
    PRCMRM_RSTCTRL_DSPRST1_DSPCLR = 0x0000,
    PRCMRM_RSTCTRL_DSPRST1_DSPRST = 0x0001
}   PRCMRM_RSTCTRL_DSPRST1_DSPE;

typedef enum {
    PRMRM_RSTCTRL_IVA2RST_CLR = 0x0000,
    PRMRM_RSTCTRL_IVA2RST_RST = 0x0007
}   PRMRM_RSTCTRL_IVA2RST_IVA2E;

typedef enum {
    PRMRM_RSTCTRL_IVA2RST1_CLR = 0x0000,
    PRMRM_RSTCTRL_IVA2RST1_RST = 0x0001
}   PRMRM_RSTCTRL_IVA2RST1_IVA2E;

typedef enum {
    PRMRM_RSTCTRL_IVA2RST2_CLR = 0x0000,
    PRMRM_RSTCTRL_IVA2RST2_RST = 0x0002
}   PRMRM_RSTCTRL_IVA2RST2_IVA2E;

typedef enum {
    PRMRM_RSTCTRL_IVA2RST3_CLR = 0x0000,
    PRMRM_RSTCTRL_IVA2RST3_RST = 0x0004
}   PRMRM_RSTCTRL_IVA2RST3_IVA2E;

typedef enum {
    PRCMRM_RSTST_DSPIVA_sw_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_DSPIVA_sw_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_DSPIVA_sw_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_DSPIVA_sw_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_DSPIVA_sw_rstE;

typedef enum {
    PRCMRM_RSTST_DSPDSP_sw_rst2No_rst = 0x0000,
    PRCMRM_RSTST_DSPDSP_sw_rst2St_un_w = 0x0000,
    PRCMRM_RSTST_DSPDSP_sw_rst2Is_rst = 0x0001,
    PRCMRM_RSTST_DSPDSP_sw_rst2St_rst_w = 0x0001
}   PRCMRM_RSTST_DSPDSP_sw_rst2E;

typedef enum {
    PRCMRM_RSTST_DSPDSP_sw_rst1No_rst_r = 0x0000,
    PRCMRM_RSTST_DSPDSP_sw_rst1St_un_w = 0x0000,
    PRCMRM_RSTST_DSPDSP_sw_rst1Is_rst_r = 0x0001,
    PRCMRM_RSTST_DSPDSP_sw_rst1St_rst_w = 0x0001
}   PRCMRM_RSTST_DSPDSP_sw_rst1E;

typedef enum {
    PRCMRM_RSTST_DSPCOREWkup_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_DSPCOREWkup_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_DSPCOREWkup_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_DSPCOREWkup_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_DSPCOREWkup_rstE;

typedef enum {
    PRCMRM_RSTST_DSPDomainWkup_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_DSPDomainWkup_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_DSPDomainWkup_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_DSPDomainWkup_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_DSPDomainWkup_rstE;

typedef enum {
    PRCMRM_RSTST_DSPGlobalWarm_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_DSPGlobalWarm_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_DSPGlobalWarm_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_DSPGlobalWarm_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_DSPGlobalWarm_rstE;

typedef enum {
    PRCMRM_RSTST_DSPGlobalCold_rstNo_rst_r = 0x0000,
    PRCMRM_RSTST_DSPGlobalCold_rstSt_un_w = 0x0000,
    PRCMRM_RSTST_DSPGlobalCold_rstIs_rst_r = 0x0001,
    PRCMRM_RSTST_DSPGlobalCold_rstSt_rst_w = 0x0001
}   PRCMRM_RSTST_DSPGlobalCold_rstE;

typedef enum {
    PRCMPM_WKEN_DSPEN_IVA_ISPDIS = 0x0000,
    PRCMPM_WKEN_DSPEN_IVA_ISPEN = 0x0001
}   PRCMPM_WKEN_DSPEN_IVA_ISPE;

typedef enum {
    PRCMPM_WKEN_DSPEN_DSP_IPIDIS = 0x0000,
    PRCMPM_WKEN_DSPEN_DSP_IPIEN = 0x0001
}   PRCMPM_WKEN_DSPEN_DSP_IPIE;

typedef enum {
    PRCMPM_WKDEP_DSPEN_WKUPWK_DIS = 0x0000,
    PRCMPM_WKDEP_DSPEN_WKUPWK_EN = 0x0001
}   PRCMPM_WKDEP_DSPEN_WKUPE;

typedef enum {
    PRCMPM_WKDEP_DSPEN_MPUWK_DIS = 0x0000,
    PRCMPM_WKDEP_DSPEN_MPUWK_EN = 0x0001
}   PRCMPM_WKDEP_DSPEN_MPUE;

typedef enum {
    PRCMPM_WKDEP_DSPEN_COREWK_DIS = 0x0000,
    PRCMPM_WKDEP_DSPEN_COREWK_EN = 0x0001
}   PRCMPM_WKDEP_DSPEN_COREE;

typedef enum {
    PRCMPM_PWSTCTRL_DSPForceStateAuto = 0x0000,
    PRCMPM_PWSTCTRL_DSPForceStateStart = 0x0001
}   PRCMPM_PWSTCTRL_DSPForceStateE;

typedef enum {
    PRCMPM_PWSTCTRL_DSPMemIONStateMem_on = 0x0000
}   PRCMPM_PWSTCTRL_DSPMemIONStateE;

typedef enum {
    PRCMPM_PWSTCTRL_DSPMemIRETStatemem_ret = 0x0001
}   PRCMPM_PWSTCTRL_DSPMemIRETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_DSPLogicRETStatelogic_ret = 0x0001
}   PRCMPM_PWSTCTRL_DSPLogicRETStateE;

typedef enum {
    PRCMPM_PWSTCTRL_DSPPowerStateON = 0x0000,
    PRCMPM_PWSTCTRL_DSPPowerStateRET = 0x0001,
    PRCMPM_PWSTCTRL_DSPPowerStateReserved = 0x0002,
    PRCMPM_PWSTCTRL_DSPPowerStateOFF = 0x0003
}   PRCMPM_PWSTCTRL_DSPPowerStateE;

typedef enum {
    PRCMPM_PWSTCTRL_IVA2PowerStateON = 0x0003,
    PRCMPM_PWSTCTRL_IVA2PowerStateRET = 0x0001,
    PRCMPM_PWSTCTRL_IVA2PowerStateReserved = 0x0002,
    PRCMPM_PWSTCTRL_IVA2PowerStateOFF = 0x0000
}   PRCMPM_PWSTCTRL_IVA2PowerStateE;

typedef enum {
    PRCMPM_PWSTST_DSPInTransitionNo = 0x0000,
    PRCMPM_PWSTST_DSPInTransitionOngoing = 0x0001
}   PRCMPM_PWSTST_DSPInTransitionE;

typedef enum {
    PRCMPM_PWSTST_DSPClkActivityInact = 0x0000,
    PRCMPM_PWSTST_DSPClkActivityAct = 0x0001
}   PRCMPM_PWSTST_DSPClkActivityE;

typedef enum {
    PRCMPM_PWSTST_DSPMemIStateStON = 0x0000,
    PRCMPM_PWSTST_DSPMemIStateStRET = 0x0001,
    PRCMPM_PWSTST_DSPMemIStateStReserved = 0x0002,
    PRCMPM_PWSTST_DSPMemIStateStOFF = 0x0003
}   PRCMPM_PWSTST_DSPMemIStateStE;

typedef enum {
    PRCMPM_PWSTST_DSPLastStateEnteredON = 0x0000,
    PRCMPM_PWSTST_DSPLastStateEnteredRET = 0x0001,
    PRCMPM_PWSTST_DSPLastStateEnteredReserved = 0x0002,
    PRCMPM_PWSTST_DSPLastStateEnteredOFF = 0x0003
}   PRCMPM_PWSTST_DSPLastStateEnteredE;

typedef enum {
    PRCMPM_PWSTST_DSPPowerStateStON = 0x0000,
    PRCMPM_PWSTST_DSPPowerStateStRET = 0x0001,
    PRCMPM_PWSTST_DSPPowerStateStReserved = 0x0002,
    PRCMPM_PWSTST_DSPPowerStateStOFF = 0x0003
}   PRCMPM_PWSTST_DSPPowerStateStE;

typedef enum {
    PRCMPRCM_IRQSTATUS_DSPVoltTrans_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_DSPVoltTrans_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_DSPVoltTrans_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_DSPVoltTrans_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_DSPVoltTrans_stE;

typedef enum {
    PRCMPRCM_IRQSTATUS_DSPWkup2_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_DSPWkup2_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_DSPWkup2_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_DSPWkup2_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_DSPWkup2_stE;

typedef enum {
    PRCMPRCM_IRQSTATUS_DSPWkup1_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_DSPWkup1_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_DSPWkup1_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_DSPWkup1_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_DSPWkup1_stE;

typedef enum {
    PRCMPRCM_IRQENABLE_DSPVoltTrans_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_DSPVoltTrans_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_DSPVoltTrans_enE;

typedef enum {
    PRCMPRCM_IRQENABLE_DSPWkup2_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_DSPWkup2_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_DSPWkup2_enE;

typedef enum {
    PRCMPRCM_IRQENABLE_DSPWkup1_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_DSPWkup1_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_DSPWkup1_enE;

typedef enum {
    PRCMPRCM_IRQSTATUS_IVAVoltTrans_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_IVAVoltTrans_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_IVAVoltTrans_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_IVAVoltTrans_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_IVAVoltTrans_stE;

typedef enum {
    PRCMPRCM_IRQSTATUS_IVAWkup2_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_IVAWkup2_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_IVAWkup2_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_IVAWkup2_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_IVAWkup2_stE;

typedef enum {
    PRCMPRCM_IRQSTATUS_IVAWkup1_stIRQ_fal_r = 0x0000,
    PRCMPRCM_IRQSTATUS_IVAWkup1_stSt_un_w = 0x0000,
    PRCMPRCM_IRQSTATUS_IVAWkup1_stIRQ_tru_r = 0x0001,
    PRCMPRCM_IRQSTATUS_IVAWkup1_stSt_rst_w = 0x0001
}   PRCMPRCM_IRQSTATUS_IVAWkup1_stE;

typedef enum {
    PRCMPRCM_IRQENABLE_IVAVoltTrans_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_IVAVoltTrans_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_IVAVoltTrans_enE;

typedef enum {
    PRCMPRCM_IRQENABLE_IVAWkup2_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_IVAWkup2_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_IVAWkup2_enE;

typedef enum {
    PRCMPRCM_IRQENABLE_IVAWkup1_enirq_msk = 0x0000,
    PRCMPRCM_IRQENABLE_IVAWkup1_enirq_en = 0x0001
}   PRCMPRCM_IRQENABLE_IVAWkup1_enE;

/*****************************************************************************
* EXPORTED VARIABLES
******************************************************************************
*/

/*****************************************************************************
* EXPORTED FUNCTIONS
******************************************************************************
*/

#if defined(__cplusplus)
}	/* End of C++ extern block */
#endif /* defined(__cplusplus) */

#endif /* _PRCM_ACC_INT_H */
/* EOF */

