/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr 19 14:05:37 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_AIF_WB_SAT_CORE0_1_H__
#define BCHP_AIF_WB_SAT_CORE0_1_H__

/***************************************************************************
 *AIF_WB_SAT_CORE0_1 - 1 AIF WB SAT Core In 0 Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_SAT_CORE0_1_RSTCTL           0x01234000 /* RSTCTL */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFCTL0        0x01234004 /* HDOFFCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFCTL1        0x01234008 /* HDOFFCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFCTL2        0x0123400c /* HDOFFCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_1_HDOFFSTS         0x01234010 /* HDOFFSTS */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PI_SLC0   0x01234014 /* DGSCTL_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PO_SLC0   0x01234018 /* DGSCTL_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PI_SLC1   0x0123401c /* DGSCTL_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL_PO_SLC1   0x01234020 /* DGSCTL_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCTL2          0x01234024 /* DGSCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PI_SLC0   0x01234028 /* DGSCLP_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PO_SLC0   0x0123402c /* DGSCLP_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PI_SLC1   0x01234030 /* DGSCLP_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLP_PO_SLC1   0x01234034 /* DGSCLP_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PI_SLC0  0x01234038 /* DGSHIST_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PO_SLC0  0x0123403c /* DGSHIST_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PI_SLC1  0x01234040 /* DGSHIST_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSHIST_PO_SLC1  0x01234044 /* DGSHIST_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PI_SLC0 0x01234048 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PO_SLC0 0x0123404c /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PI_SLC1 0x01234050 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCLPCNT_PO_SLC1 0x01234054 /* Clip counter */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_PI_SLC0 0x01234058 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_PO_SLC0 0x0123405c /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_PI_SLC1 0x01234060 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSACCUM_PO_SLC1 0x01234064 /* Accumulator */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PI_SLC0 0x01234068 /* DGSLUT011_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PI_SLC0 0x0123406c /* DGSLUT010_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PI_SLC0 0x01234070 /* DGSLUT001_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PI_SLC0 0x01234074 /* DGSLUT000_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PI_SLC0 0x01234078 /* DGSLUT111_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PI_SLC0 0x0123407c /* DGSLUT110_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PI_SLC0 0x01234080 /* DGSLUT101_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PI_SLC0 0x01234084 /* DGSLUT100_PI_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PO_SLC0 0x01234088 /* DGSLUT011_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PO_SLC0 0x0123408c /* DGSLUT010_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PO_SLC0 0x01234090 /* DGSLUT001_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PO_SLC0 0x01234094 /* DGSLUT000_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PO_SLC0 0x01234098 /* DGSLUT111_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PO_SLC0 0x0123409c /* DGSLUT110_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PO_SLC0 0x012340a0 /* DGSLUT101_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PO_SLC0 0x012340a4 /* DGSLUT100_PO_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PI_SLC1 0x012340a8 /* DGSLUT011_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PI_SLC1 0x012340ac /* DGSLUT010_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PI_SLC1 0x012340b0 /* DGSLUT001_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PI_SLC1 0x012340b4 /* DGSLUT000_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PI_SLC1 0x012340b8 /* DGSLUT111_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PI_SLC1 0x012340bc /* DGSLUT110_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PI_SLC1 0x012340c0 /* DGSLUT101_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PI_SLC1 0x012340c4 /* DGSLUT100_PI_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT011_PO_SLC1 0x012340c8 /* DGSLUT011_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT010_PO_SLC1 0x012340cc /* DGSLUT010_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT001_PO_SLC1 0x012340d0 /* DGSLUT001_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT000_PO_SLC1 0x012340d4 /* DGSLUT000_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT111_PO_SLC1 0x012340d8 /* DGSLUT111_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT110_PO_SLC1 0x012340dc /* DGSLUT110_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT101_PO_SLC1 0x012340e0 /* DGSLUT101_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLUT100_PO_SLC1 0x012340e4 /* DGSLUT100_PO_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMS_SLC0      0x012340e8 /* DGSLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMS_SLC1      0x012340ec /* DGSLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSBGLMS_SLC0    0x012340f0 /* DGSBGLMS_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSBGLMS_SLC1    0x012340f4 /* DGSBGLMS_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMSMU_SLC0    0x012340f8 /* DGSLMSMU_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSLMSMU_SLC1    0x012340fc /* DGSLMSMU_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFD_SLC0    0x01234100 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFA_SLC0    0x01234104 /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFD_SLC1    0x01234108 /* Digisum2 mdac compensation equalizer coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFA_SLC1    0x0123410c /* Digisum2 mdac compensation equalizer coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFEN_SLC0   0x01234110 /* DGSCOEFEN_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSCOEFEN_SLC1   0x01234114 /* DGSCOEFEN_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSA_SLC0      0x01234118 /* MDACSA_SLC0 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSA_SLC1      0x0123411c /* MDACSA_SLC1 */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSADU_SLC0    0x01234120 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSADU_SLC1    0x01234124 /* MDAC Signature Analyzer Duration */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSAOUT_SLC0   0x01234128 /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSAOUT_SLC1   0x0123412c /* MDAC Signature Analyzer Output */
#define BCHP_AIF_WB_SAT_CORE0_1_MDACSASTS        0x01234130 /* MDACSASTS */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL1          0x01234134 /* LICCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL2          0x01234138 /* LICCTL2 */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL3          0x0123413c /*  */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL4          0x01234140 /*  */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCTL5          0x01234144 /*  */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCOEFD         0x01234148 /* LIC coefficient data */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCOEFA         0x0123414c /* LIC coefficient address */
#define BCHP_AIF_WB_SAT_CORE0_1_LICCOEFEN        0x01234150 /* LIC Coefficients load enable. Toggle this bit when finish writing all coefficients to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRINSEL        0x01234154 /* Correlator Input select */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRCTL          0x01234158 /* CORRCTL */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRFCW          0x0123415c /* Correlator DDFS FCW */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRTHR          0x01234160 /* Correlator DDFS THR */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRFCWEN        0x01234164 /* Correlator FCW and THR load enable. Toggle this bit when finish writing both fcw and thr to take effect. */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRLEN0         0x01234168 /* Correlator Accumulation Duration Bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRLEN1         0x0123416c /* Correlator Accumulation Duration Bits [35:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PI_SLC0 0x01234170 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PI_SLC0 0x01234174 /* Correlator Demux Path 0, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PI_SLC1 0x01234178 /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PI_SLC1 0x0123417c /* Correlator Demux Path 0, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PO_SLC0 0x01234180 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PO_SLC0 0x01234184 /* Correlator Demux Path 0, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX0_PO_SLC1 0x01234188 /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX0_PO_SLC1 0x0123418c /* Correlator Demux Path 0, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PI_SLC0 0x01234190 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PI_SLC0 0x01234194 /* Correlator Demux Path 1, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PI_SLC1 0x01234198 /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PI_SLC1 0x0123419c /* Correlator Demux Path 1, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PO_SLC0 0x012341a0 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PO_SLC0 0x012341a4 /* Correlator Demux Path 1, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX1_PO_SLC1 0x012341a8 /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX1_PO_SLC1 0x012341ac /* Correlator Demux Path 1, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX2_PI_SLC0 0x012341b0 /* Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX2_PI_SLC0 0x012341b4 /* Correlator Demux Path 2, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX2_PI_SLC1 0x012341b8 /* Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX2_PI_SLC1 0x012341bc /* Correlator Demux Path 2, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX2_PO_SLC0 0x012341c0 /* Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX2_PO_SLC0 0x012341c4 /* Correlator Demux Path 2, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX2_PO_SLC1 0x012341c8 /* Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX2_PO_SLC1 0x012341cc /* Correlator Demux Path 2, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX3_PI_SLC0 0x012341d0 /* Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX3_PI_SLC0 0x012341d4 /* Correlator Demux Path 3, Ping Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX3_PI_SLC1 0x012341d8 /* Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX3_PI_SLC1 0x012341dc /* Correlator Demux Path 3, Ping Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX3_PO_SLC0 0x012341e0 /* Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX3_PO_SLC0 0x012341e4 /* Correlator Demux Path 3, Pong Lane, Slice 0 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI0_DMX3_PO_SLC1 0x012341e8 /* Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRI1_DMX3_PO_SLC1 0x012341ec /* Correlator Demux Path 3, Pong Lane, Slice 1 I output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PI_SLC0 0x012341f0 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PI_SLC0 0x012341f4 /* Correlator Demux Path 0, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PI_SLC1 0x012341f8 /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PI_SLC1 0x012341fc /* Correlator Demux Path 0, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PO_SLC0 0x01234200 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PO_SLC0 0x01234204 /* Correlator Demux Path 0, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX0_PO_SLC1 0x01234208 /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX0_PO_SLC1 0x0123420c /* Correlator Demux Path 0, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PI_SLC0 0x01234210 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PI_SLC0 0x01234214 /* Correlator Demux Path 1, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PI_SLC1 0x01234218 /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PI_SLC1 0x0123421c /* Correlator Demux Path 1, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PO_SLC0 0x01234220 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PO_SLC0 0x01234224 /* Correlator Demux Path 1, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX1_PO_SLC1 0x01234228 /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX1_PO_SLC1 0x0123422c /* Correlator Demux Path 1, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX2_PI_SLC0 0x01234230 /* Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX2_PI_SLC0 0x01234234 /* Correlator Demux Path 2, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX2_PI_SLC1 0x01234238 /* Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX2_PI_SLC1 0x0123423c /* Correlator Demux Path 2, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX2_PO_SLC0 0x01234240 /* Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX2_PO_SLC0 0x01234244 /* Correlator Demux Path 2, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX2_PO_SLC1 0x01234248 /* Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX2_PO_SLC1 0x0123424c /* Correlator Demux Path 2, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX3_PI_SLC0 0x01234250 /* Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX3_PI_SLC0 0x01234254 /* Correlator Demux Path 3, Ping Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX3_PI_SLC1 0x01234258 /* Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX3_PI_SLC1 0x0123425c /* Correlator Demux Path 3, Ping Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX3_PO_SLC0 0x01234260 /* Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX3_PO_SLC0 0x01234264 /* Correlator Demux Path 3, Pong Lane, Slice 0 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ0_DMX3_PO_SLC1 0x01234268 /* Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRQ1_DMX3_PO_SLC1 0x0123426c /* Correlator Demux Path 3, Pong Lane, Slice 1 Q output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PI_SLC0 0x01234270 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PI_SLC0 0x01234274 /* Correlator Demux Path 0, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PI_SLC1 0x01234278 /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PI_SLC1 0x0123427c /* Correlator Demux Path 0, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PO_SLC0 0x01234280 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PO_SLC0 0x01234284 /* Correlator Demux Path 0, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX0_PO_SLC1 0x01234288 /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX0_PO_SLC1 0x0123428c /* Correlator Demux Path 0, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PI_SLC0 0x01234290 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PI_SLC0 0x01234294 /* Correlator Demux Path 1, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PI_SLC1 0x01234298 /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PI_SLC1 0x0123429c /* Correlator Demux Path 1, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PO_SLC0 0x012342a0 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PO_SLC0 0x012342a4 /* Correlator Demux Path 1, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX1_PO_SLC1 0x012342a8 /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX1_PO_SLC1 0x012342ac /* Correlator Demux Path 1, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX2_PI_SLC0 0x012342b0 /* Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX2_PI_SLC0 0x012342b4 /* Correlator Demux Path 2, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX2_PI_SLC1 0x012342b8 /* Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX2_PI_SLC1 0x012342bc /* Correlator Demux Path 2, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX2_PO_SLC0 0x012342c0 /* Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX2_PO_SLC0 0x012342c4 /* Correlator Demux Path 2, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX2_PO_SLC1 0x012342c8 /* Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX2_PO_SLC1 0x012342cc /* Correlator Demux Path 2, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX3_PI_SLC0 0x012342d0 /* Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX3_PI_SLC0 0x012342d4 /* Correlator Demux Path 3, Ping Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX3_PI_SLC1 0x012342d8 /* Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX3_PI_SLC1 0x012342dc /* Correlator Demux Path 3, Ping Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX3_PO_SLC0 0x012342e0 /* Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX3_PO_SLC0 0x012342e4 /* Correlator Demux Path 3, Pong Lane, Slice 0 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP0_DMX3_PO_SLC1 0x012342e8 /* Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [31:0] */
#define BCHP_AIF_WB_SAT_CORE0_1_CORRP1_DMX3_PO_SLC1 0x012342ec /* Correlator Demux Path 3, Pong Lane, Slice 1 P output bits [59:32] */
#define BCHP_AIF_WB_SAT_CORE0_1_TIMERCTL0        0x012342f0 /* TIMERCTL0 */
#define BCHP_AIF_WB_SAT_CORE0_1_TIMERCTL1        0x012342f4 /* TIMERCTL1 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSEPCTL_SLC0    0x012342f8 /* MDAC EQ Error Power Control Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PI_SLC0_INT_WDATA 0x012342fc /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PO_SLC0_INT_WDATA 0x01234300 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PI_SLC0_INT_WDATA 0x01234304 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PO_SLC0_INT_WDATA 0x01234308 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX2_PI_SLC0_INT_WDATA 0x0123430c /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX2_PO_SLC0_INT_WDATA 0x01234310 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX3_PI_SLC0_INT_WDATA 0x01234314 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX3_PO_SLC0_INT_WDATA 0x01234318 /* Leaky averager integrator write data (tc1.31) for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC0_ERRP 0x0123431c /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC0_ERRP 0x01234320 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC0_ERRP 0x01234324 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC0_ERRP 0x01234328 /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC0_ERRP 0x0123432c /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC0_ERRP 0x01234330 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC0_ERRP 0x01234334 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC0_ERRP 0x01234338 /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC0_ERRP 0x0123433c /* Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC0_ERRP 0x01234340 /* Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC0_ERRP 0x01234344 /* Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC0_ERRP 0x01234348 /* Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC0_ERRP 0x0123434c /* Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC0_ERRP 0x01234350 /* Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC0_ERRP 0x01234354 /* Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC0_ERRP 0x01234358 /* Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_DGSEPCTL_SLC1    0x0123435c /* MDAC EQ Error Power Control Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PI_SLC1_INT_WDATA 0x01234360 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX0_PO_SLC1_INT_WDATA 0x01234364 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PI_SLC1_INT_WDATA 0x01234368 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX1_PO_SLC1_INT_WDATA 0x0123436c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX2_PI_SLC1_INT_WDATA 0x01234370 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX2_PO_SLC1_INT_WDATA 0x01234374 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX3_PI_SLC1_INT_WDATA 0x01234378 /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_DMX3_PO_SLC1_INT_WDATA 0x0123437c /* Leaky averager integrator write data (tc1.31) for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PI_SLC1_ERRP 0x01234380 /* Mdac eq err power estimate demux path 0, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PI_SLC1_ERRP 0x01234384 /* Mdac eq err power estimate demux path 0, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX0_PO_SLC1_ERRP 0x01234388 /* Mdac eq err power estimate demux path 0, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX0_PO_SLC1_ERRP 0x0123438c /* Mdac eq err power estimate demux path 0, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PI_SLC1_ERRP 0x01234390 /* Mdac eq err power estimate demux path 1, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PI_SLC1_ERRP 0x01234394 /* Mdac eq err power estimate demux path 1, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX1_PO_SLC1_ERRP 0x01234398 /* Mdac eq err power estimate demux path 1, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX1_PO_SLC1_ERRP 0x0123439c /* Mdac eq err power estimate demux path 1, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX2_PI_SLC1_ERRP 0x012343a0 /* Mdac eq err power estimate demux path 2, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX2_PI_SLC1_ERRP 0x012343a4 /* Mdac eq err power estimate demux path 2, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX2_PO_SLC1_ERRP 0x012343a8 /* Mdac eq err power estimate demux path 2, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX2_PO_SLC1_ERRP 0x012343ac /* Mdac eq err power estimate demux path 2, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX3_PI_SLC1_ERRP 0x012343b0 /* Mdac eq err power estimate demux path 3, ping lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX3_PI_SLC1_ERRP 0x012343b4 /* Mdac eq err power estimate demux path 3, ping lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S1_DMX3_PO_SLC1_ERRP 0x012343b8 /* Mdac eq err power estimate demux path 3, pong lane stage 1. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_DGSEP_S2_DMX3_PO_SLC1_ERRP 0x012343bc /* Mdac eq err power estimate demux path 3, pong lane stage 2. for slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCCTL2          0x012343c0 /* AGC Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCDECRATE       0x012343c4 /* Decimate rate */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCCTL1          0x012343c8 /* AGC Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCTHRA1         0x012343cc /* AGC Threshold Adjust Control 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_LF_INT_WDATA 0x012343d0 /* Shift accumulator integrator write data (tc8.26) */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_LA_INT_WDATA 0x012343d4 /* Leaky averager integrator write data (tc1.31) */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_CTRL_LF_INT_WDATA 0x012343d8 /* Shift accumulator integrator write data (tc4.19) */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_AGC_CTRL_LA_INT_WDATA 0x012343dc /* Leaky averager integrator write data (tc1.20) */
#define BCHP_AIF_WB_SAT_CORE0_1_AGCTHRA2         0x012343e0 /* AGC Threshold Adjust Control 2 */
#define BCHP_AIF_WB_SAT_CORE0_1_PGACLKCTL        0x012343e4 /* PGACLKCTL */
#define BCHP_AIF_WB_SAT_CORE0_1_PGALUTD          0x012343e8 /* PGA Look up table data */
#define BCHP_AIF_WB_SAT_CORE0_1_PGALUTA          0x012343ec /* PGALUTA */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL       0x012343f0 /* NR NOTCH Control */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCTHR         0x012343f4 /* NR AGC Threshold Control */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PI_SLC0 0x012343f8 /* NR DCO Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC0 0x012343fc /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PO_SLC0 0x01234400 /* NR DCO Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC0 0x01234404 /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PI_SLC1 0x01234408 /* NR DCO Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PI_SLC1 0x0123440c /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_PO_SLC1 0x01234410 /* NR DCO Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_PO_SLC1 0x01234414 /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PI_SLC0 0x01234418 /* NR NOTCH Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC0 0x0123441c /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PO_SLC0 0x01234420 /* NR NOTCH Control Pong Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC0 0x01234424 /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PI_SLC1 0x01234428 /* NR NOTCH Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PI_SLC1 0x0123442c /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRNOTCHCTL_PO_SLC1 0x01234430 /* NR NOTCH Control Pong Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_NOTCH_INT_WDATA_PO_SLC1 0x01234434 /* NOTCH integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRDCOCTL_THR     0x01234438 /* NR DCO Control AGC Threshold */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_DCO_INT_WDATA_THR 0x0123443c /* DCO integrator write data */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PI_SLC0 0x01234440 /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC0 0x01234444 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC0 0x01234448 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PO_SLC0 0x0123444c /* NR AGC Control Ping Lane Slice 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC0 0x01234450 /* AGC Loop filter integrator write data (tc0.54) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC0 0x01234454 /* AGC Leaky averager integrator write data (tc1.29) for lane 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PI_SLC1 0x01234458 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PI_SLC1 0x0123445c /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PI_SLC1 0x01234460 /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_NRAGCCTL_PO_SLC1 0x01234464 /* NR AGC Control Ping Lane Slice 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LF_INT_WDATA_PO_SLC1 0x01234468 /* AGC Loop filter integrator write data (tc0.54) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_REG_NR_AGC_LA_INT_WDATA_PO_SLC1 0x0123446c /* AGC Leaky averager integrator write data (tc1.29) for lane 1 */
#define BCHP_AIF_WB_SAT_CORE0_1_CORE_SW_SPARE0   0x01234470 /* Core software spare register 0 */
#define BCHP_AIF_WB_SAT_CORE0_1_CORE_SW_SPARE1   0x01234474 /* Core software spare register 1 */

#endif /* #ifndef BCHP_AIF_WB_SAT_CORE0_1_H__ */

/* End of File */
