Classic Timing Analyzer report for two_one_multi
Sat Oct 27 21:29:43 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.024 ns   ; SW[17] ; m[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 10.024 ns       ; SW[17] ; m[2]     ;
; N/A   ; None              ; 9.994 ns        ; SW[17] ; LEDG[2]  ;
; N/A   ; None              ; 9.993 ns        ; SW[0]  ; m[0]     ;
; N/A   ; None              ; 9.983 ns        ; SW[0]  ; LEDG[0]  ;
; N/A   ; None              ; 9.938 ns        ; SW[17] ; LEDG[1]  ;
; N/A   ; None              ; 9.918 ns        ; SW[17] ; m[3]     ;
; N/A   ; None              ; 9.915 ns        ; SW[17] ; m[5]     ;
; N/A   ; None              ; 9.910 ns        ; SW[17] ; m[4]     ;
; N/A   ; None              ; 9.908 ns        ; SW[17] ; m[0]     ;
; N/A   ; None              ; 9.903 ns        ; SW[17] ; LEDG[4]  ;
; N/A   ; None              ; 9.901 ns        ; SW[17] ; LEDG[6]  ;
; N/A   ; None              ; 9.898 ns        ; SW[17] ; m[1]     ;
; N/A   ; None              ; 9.898 ns        ; SW[17] ; LEDG[0]  ;
; N/A   ; None              ; 9.891 ns        ; SW[17] ; m[6]     ;
; N/A   ; None              ; 9.888 ns        ; SW[17] ; LEDG[3]  ;
; N/A   ; None              ; 9.845 ns        ; SW[2]  ; m[2]     ;
; N/A   ; None              ; 9.815 ns        ; SW[2]  ; LEDG[2]  ;
; N/A   ; None              ; 9.630 ns        ; SW[17] ; m[7]     ;
; N/A   ; None              ; 9.616 ns        ; SW[17] ; LEDG[5]  ;
; N/A   ; None              ; 9.610 ns        ; SW[17] ; LEDG[7]  ;
; N/A   ; None              ; 9.514 ns        ; SW[9]  ; LEDG[1]  ;
; N/A   ; None              ; 9.502 ns        ; SW[3]  ; m[3]     ;
; N/A   ; None              ; 9.476 ns        ; SW[8]  ; m[0]     ;
; N/A   ; None              ; 9.474 ns        ; SW[12] ; m[4]     ;
; N/A   ; None              ; 9.474 ns        ; SW[9]  ; m[1]     ;
; N/A   ; None              ; 9.472 ns        ; SW[3]  ; LEDG[3]  ;
; N/A   ; None              ; 9.470 ns        ; SW[14] ; LEDG[6]  ;
; N/A   ; None              ; 9.467 ns        ; SW[12] ; LEDG[4]  ;
; N/A   ; None              ; 9.466 ns        ; SW[8]  ; LEDG[0]  ;
; N/A   ; None              ; 9.460 ns        ; SW[14] ; m[6]     ;
; N/A   ; None              ; 9.456 ns        ; SW[13] ; m[5]     ;
; N/A   ; None              ; 9.420 ns        ; SW[5]  ; m[5]     ;
; N/A   ; None              ; 9.210 ns        ; SW[1]  ; LEDG[1]  ;
; N/A   ; None              ; 9.202 ns        ; SW[7]  ; m[7]     ;
; N/A   ; None              ; 9.187 ns        ; SW[11] ; m[3]     ;
; N/A   ; None              ; 9.184 ns        ; SW[10] ; m[2]     ;
; N/A   ; None              ; 9.182 ns        ; SW[7]  ; LEDG[7]  ;
; N/A   ; None              ; 9.174 ns        ; SW[4]  ; m[4]     ;
; N/A   ; None              ; 9.172 ns        ; SW[6]  ; LEDG[6]  ;
; N/A   ; None              ; 9.170 ns        ; SW[1]  ; m[1]     ;
; N/A   ; None              ; 9.167 ns        ; SW[4]  ; LEDG[4]  ;
; N/A   ; None              ; 9.162 ns        ; SW[6]  ; m[6]     ;
; N/A   ; None              ; 9.157 ns        ; SW[13] ; LEDG[5]  ;
; N/A   ; None              ; 9.157 ns        ; SW[11] ; LEDG[3]  ;
; N/A   ; None              ; 9.154 ns        ; SW[10] ; LEDG[2]  ;
; N/A   ; None              ; 9.121 ns        ; SW[5]  ; LEDG[5]  ;
; N/A   ; None              ; 8.925 ns        ; SW[15] ; m[7]     ;
; N/A   ; None              ; 8.905 ns        ; SW[15] ; LEDG[7]  ;
; N/A   ; None              ; 8.809 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 8.280 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 8.280 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 8.267 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 8.248 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 8.243 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 8.204 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 8.186 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 8.174 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 8.165 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 8.154 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 8.145 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 8.145 ns        ; SW[2]  ; LEDR[2]  ;
; N/A   ; None              ; 8.114 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 8.015 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 7.974 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 7.966 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 7.936 ns        ; SW[1]  ; LEDR[1]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Oct 27 21:29:43 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off two_one_multi -c two_one_multi --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "SW[17]" to destination pin "m[2]" is 10.024 ns
    Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P4; Fanout = 9; PIN Node = 'SW[17]'
    Info: 2: + IC(5.378 ns) + CELL(0.393 ns) = 6.613 ns; Loc. = LCCOMB_X1_Y27_N12; Fanout = 2; COMB Node = 'm~18'
    Info: 3: + IC(0.769 ns) + CELL(2.642 ns) = 10.024 ns; Loc. = PIN_G3; Fanout = 0; PIN Node = 'm[2]'
    Info: Total cell delay = 3.877 ns ( 38.68 % )
    Info: Total interconnect delay = 6.147 ns ( 61.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Sat Oct 27 21:29:43 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


