Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Thu Nov  3 22:52:53 2016
| Host             : eecs-digital-22 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
| Design           : XADCdemo
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.247  |
| Dynamic (W)              | 0.150  |
| Device Static (W)        | 0.098  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 98.9   |
| Junction Temperature (C) | 26.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        8 |       --- |             --- |
| Slice Logic    |     0.003 |      685 |       --- |             --- |
|   LUT as Logic |     0.002 |      333 |     63400 |            0.53 |
|   CARRY4       |    <0.001 |       68 |     15850 |            0.43 |
|   Register     |    <0.001 |      143 |    126800 |            0.11 |
|   Others       |     0.000 |       13 |       --- |             --- |
| Signals        |     0.002 |      575 |       --- |             --- |
| Block RAM      |     0.001 |      0.5 |       135 |            0.37 |
| MMCM           |     0.122 |        1 |         6 |           16.67 |
| I/O            |     0.020 |       27 |       210 |           12.86 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.247 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.008 |      0.015 |
| Vccaux    |       1.800 |     0.087 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------------+-----------------+
| Clock                | Domain                                | Constraint (ns) |
+----------------------+---------------------------------------+-----------------+
| CLK100MHZ            | CLK100MHZ                             |            10.0 |
| clk_out1_clk_wiz_0   | instance_name/inst/clk_out1_clk_wiz_0 |            15.4 |
| clk_out1_clk_wiz_0_1 | instance_name/inst/clk_out1_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0   | instance_name/inst/clkfbout_clk_wiz_0 |            50.0 |
| clkfbout_clk_wiz_0_1 | instance_name/inst/clkfbout_clk_wiz_0 |            50.0 |
| sys_clk_pin          | CLK100MHZ                             |            10.0 |
+----------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| XADCdemo                                       |     0.150 |
|   instance_name                                |     0.122 |
|     inst                                       |     0.122 |
|   mybuf                                        |     0.003 |
|     bram0                                      |     0.001 |
|       U0                                       |     0.001 |
|         inst_blk_mem_gen                       |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.001 |
|             valid.cstr                         |     0.001 |
|               ramloop[0].ram.r                 |     0.001 |
|                 prim_init.ram                  |     0.001 |
|   segment1                                     |     0.001 |
|     XLXI_47                                    |    <0.001 |
|     XLXI_49                                    |    <0.001 |
|   x                                            |    <0.001 |
+------------------------------------------------+-----------+


