INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Docencia/Downloads/Vivado Design Flow Intro Lab-20210928/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Docencia/Downloads/Vivado Design Flow Intro Lab-20210928/project_1/project_1.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nombre_Entidad_testbench'
