{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 16:38:54 2019 " "Info: Processing started: Sat May 25 16:38:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Tx -c Tx --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Tx -c Tx --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "h " "Info: Assuming node \"h\" is an undefined clock" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "h" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "h memory fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 register reg3\[0\] 173.67 MHz 5.758 ns Internal " "Info: Clock \"h\" has Internal fmax of 173.67 MHz between source memory \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0\" and destination register \"reg3\[0\]\" (period= 5.758 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.796 ns + Longest memory register " "Info: + Longest memory to register delay is 2.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X20_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[0\] 2 MEM M4K_X20_Y9 5 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y9; Fanout = 5; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.225 ns) 2.641 ns reg3\[0\]~feeder 3 COMB LCCOMB_X19_Y9_N22 1 " "Info: 3: + IC(0.566 ns) + CELL(0.225 ns) = 2.641 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 1; COMB Node = 'reg3\[0\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.791 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] reg3[0]~feeder } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.796 ns reg3\[0\] 4 REG LCFF_X19_Y9_N23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 2.796 ns; Loc. = LCFF_X19_Y9_N23; Fanout = 2; REG Node = 'reg3\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { reg3[0]~feeder reg3[0] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.230 ns ( 79.76 % ) " "Info: Total cell delay = 2.230 ns ( 79.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.566 ns ( 20.24 % ) " "Info: Total interconnect delay = 0.566 ns ( 20.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] reg3[0]~feeder reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] {} reg3[0]~feeder {} reg3[0] {} } { 0.000ns 0.000ns 0.566ns 0.000ns } { 0.000ns 1.850ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.143 ns - Smallest " "Info: - Smallest clock skew is 0.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.461 ns + Shortest register " "Info: + Shortest clock path from clock \"h\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.461 ns reg3\[0\] 3 REG LCFF_X19_Y9_N23 2 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X19_Y9_N23; Fanout = 2; REG Node = 'reg3\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { h~clkctrl reg3[0] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.81 % ) " "Info: Total cell delay = 1.472 ns ( 59.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 40.19 % ) " "Info: Total interconnect delay = 0.989 ns ( 40.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { h h~clkctrl reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { h {} h~combout {} h~clkctrl {} reg3[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.318 ns - Longest memory " "Info: - Longest clock path from clock \"h\" to source memory is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.467 ns) 2.318 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X20_Y9 8 " "Info: 3: + IC(0.654 ns) + CELL(0.467 ns) = 2.318 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.99 % ) " "Info: Total cell delay = 1.321 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 43.01 % ) " "Info: Total interconnect delay = 0.997 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { h h~clkctrl reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { h {} h~combout {} h~clkctrl {} reg3[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] reg3[0]~feeder reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[0] {} reg3[0]~feeder {} reg3[0] {} } { 0.000ns 0.000ns 0.566ns 0.000ns } { 0.000ns 1.850ns 0.225ns 0.155ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { h h~clkctrl reg3[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { h {} h~combout {} h~clkctrl {} reg3[0] {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\] wr h 4.456 ns register " "Info: tsu for register \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\]\" (data pin = \"wr\", clock pin = \"h\") is 4.456 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.836 ns + Longest pin register " "Info: + Longest pin to register delay is 6.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns wr 1 PIN PIN_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 3; PIN Node = 'wr'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.288 ns) + CELL(0.228 ns) 5.370 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|valid_wreq 2 COMB LCCOMB_X25_Y9_N14 24 " "Info: 2: + IC(4.288 ns) + CELL(0.228 ns) = 5.370 ns; Loc. = LCCOMB_X25_Y9_N14; Fanout = 24; COMB Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|valid_wreq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.516 ns" { wr fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq } "NODE_NAME" } } { "db/a_dpfifo_g031.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/a_dpfifo_g031.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.746 ns) 6.836 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\] 3 REG LCFF_X21_Y8_N17 3 " "Info: 3: + IC(0.720 ns) + CELL(0.746 ns) = 6.836 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 3; REG Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_fkb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_fkb.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.828 ns ( 26.74 % ) " "Info: Total cell delay = 1.828 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.008 ns ( 73.26 % ) " "Info: Total interconnect delay = 5.008 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { wr fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { wr {} wr~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] {} } { 0.000ns 0.000ns 4.288ns 0.720ns } { 0.000ns 0.854ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_fkb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_fkb.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.470 ns - Shortest register " "Info: - Shortest clock path from clock \"h\" to destination register is 2.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 2.470 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\] 3 REG LCFF_X21_Y8_N17 3 " "Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.470 ns; Loc. = LCFF_X21_Y8_N17; Fanout = 3; REG Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|cntr_fkb:wr_ptr\|safe_q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_fkb.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/cntr_fkb.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.60 % ) " "Info: Total cell delay = 1.472 ns ( 59.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 40.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 40.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { wr fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { wr {} wr~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|valid_wreq {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] {} } { 0.000ns 0.000ns 4.288ns 0.720ns } { 0.000ns 0.854ns 0.228ns 0.746ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.470 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|cntr_fkb:wr_ptr|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.655ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "h fifo_out\[5\] fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 8.257 ns memory " "Info: tco from clock \"h\" to destination pin \"fifo_out\[5\]\" through memory \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0\" is 8.257 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h source 2.318 ns + Longest memory " "Info: + Longest clock path from clock \"h\" to source memory is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.467 ns) 2.318 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 3 MEM M4K_X20_Y9 8 " "Info: 3: + IC(0.654 ns) + CELL(0.467 ns) = 2.318 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.99 % ) " "Info: Total cell delay = 1.321 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 43.01 % ) " "Info: Total interconnect delay = 0.997 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.803 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0 1 MEM M4K_X20_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~portb_address_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[5\] 2 MEM M4K_X20_Y9 5 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y9; Fanout = 5; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|q_b\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(1.998 ns) 5.803 ns fifo_out\[5\] 3 PIN PIN_B12 0 " "Info: 3: + IC(1.955 ns) + CELL(1.998 ns) = 5.803 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'fifo_out\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] fifo_out[5] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.848 ns ( 66.31 % ) " "Info: Total cell delay = 3.848 ns ( 66.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 33.69 % ) " "Info: Total interconnect delay = 1.955 ns ( 33.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] fifo_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.803 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] {} fifo_out[5] {} } { 0.000ns 0.000ns 1.955ns } { 0.000ns 1.850ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.803 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] fifo_out[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.803 ns" { fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~portb_address_reg0 {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|q_b[5] {} fifo_out[5] {} } { 0.000ns 0.000ns 1.955ns } { 0.000ns 1.850ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5 Din\[5\] h -2.355 ns memory " "Info: th for memory \"fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5\" (data pin = \"Din\[5\]\", clock pin = \"h\") is -2.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "h destination 2.332 ns + Longest memory " "Info: + Longest clock path from clock \"h\" to destination memory is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns h 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'h'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { h } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns h~clkctrl 2 COMB CLKCTRL_G3 1553 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1553; COMB Node = 'h~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { h h~clkctrl } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.481 ns) 2.332 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5 3 MEM M4K_X20_Y9 1 " "Info: 3: + IC(0.654 ns) + CELL(0.481 ns) = 2.332 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.25 % ) " "Info: Total cell delay = 1.335 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 42.75 % ) " "Info: Total interconnect delay = 0.997 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.890 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns Din\[5\] 1 PIN PIN_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N16; Fanout = 1; PIN Node = 'Din\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Din[5] } "NODE_NAME" } } { "Tx.vhd" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/Tx.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.014 ns) + CELL(0.096 ns) 4.890 ns fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5 2 MEM M4K_X20_Y9 1 " "Info: 2: + IC(4.014 ns) + CELL(0.096 ns) = 4.890 ns; Loc. = M4K_X20_Y9; Fanout = 1; MEM Node = 'fifo:U1\|scfifo:scfifo_component\|scfifo_9q21:auto_generated\|a_dpfifo_g031:dpfifo\|dpram_uu01:FIFOram\|altsyncram_2tj1:altsyncram2\|ram_block3a0~porta_datain_reg5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.110 ns" { Din[5] fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_2tj1.tdf" "" { Text "C:/Users/AARIZOU/Documents/M1_ESE/S2/ERP/VHDL/Tx/db/altsyncram_2tj1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.876 ns ( 17.91 % ) " "Info: Total cell delay = 0.876 ns ( 17.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.014 ns ( 82.09 % ) " "Info: Total interconnect delay = 4.014 ns ( 82.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { Din[5] fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { Din[5] {} Din[5]~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.014ns } { 0.000ns 0.780ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { h h~clkctrl fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { h {} h~combout {} h~clkctrl {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.890 ns" { Din[5] fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.890 ns" { Din[5] {} Din[5]~combout {} fifo:U1|scfifo:scfifo_component|scfifo_9q21:auto_generated|a_dpfifo_g031:dpfifo|dpram_uu01:FIFOram|altsyncram_2tj1:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.014ns } { 0.000ns 0.780ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 16:39:00 2019 " "Info: Processing ended: Sat May 25 16:39:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
