
---------- Begin Simulation Statistics ----------
final_tick                               560741990629500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32505                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878524                       # Number of bytes of host memory used
host_op_rate                                    73063                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   307.65                       # Real time elapsed on the host
host_tick_rate                               25884296                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007963                       # Number of seconds simulated
sim_ticks                                  7963179500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        95598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        193921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35159                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40239                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28205                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35159                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6954                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45729                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196640                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329332                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1555777                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469350                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15835274                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.419447                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.648130                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11160564     70.48%     70.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       680143      4.30%     74.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       827008      5.22%     80.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       261331      1.65%     81.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       562327      3.55%     85.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259131      1.64%     86.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       334951      2.12%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       194042      1.23%     90.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1555777      9.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15835274                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.592634                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.592634                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12034002                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108618                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           749662                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2499625                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6079                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        607220                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786292                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1513                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367896                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45729                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084092                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14785895                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473394                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12158                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002871                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1104956                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33316                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.657615                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15896930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.465989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.950096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12421707     78.14%     78.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           102715      0.65%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215003      1.35%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170157      1.07%     81.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           174457      1.10%     82.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           143361      0.90%     83.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           218617      1.38%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72107      0.45%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2378806     14.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15896930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989535                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173318                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37040                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.451725                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10302950                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367896                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          439042                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789927                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418869                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042722                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7935054                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4621                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23120660                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3990561                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6079                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4000084                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        26950                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       572061                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          258                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138774                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167262                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          258                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28923667                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921195                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605827                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17522727                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.439201                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964253                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21279137                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345300                       # number of integer regfile writes
system.switch_cpus.ipc                       0.627891                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.627891                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237589     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2679      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47766      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476926     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002391     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       760015      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94661      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7176632     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273380      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23125287                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22506632                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44072461                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21444889                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671104                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1043179                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045110                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             474      0.05%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       121670     11.66%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       262965     25.21%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89834      8.61%     45.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11679      1.12%     46.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       500562     47.98%     94.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55995      5.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1620684                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19118717                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476306                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1937215                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23125287                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          501                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       271070                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15896930                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.454701                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.395047                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10520175     66.18%     66.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       687131      4.32%     70.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       703946      4.43%     74.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       631382      3.97%     78.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       888882      5.59%     84.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       703036      4.42%     88.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       778913      4.90%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       475788      2.99%     96.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       507677      3.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15896930                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.452015                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084092                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        26673                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        98457                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10610783                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15926338                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4517439                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         175720                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1025712                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2619501                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         15686                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938399                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064870                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906642                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2822232                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4683218                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6079                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7525126                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515664                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040423                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168399                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3751217                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37159618                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45955087                       # The number of ROB writes
system.switch_cpus.timesIdled                     351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        93433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222721                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          93433                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              70699                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27108                       # Transaction distribution
system.membus.trans_dist::CleanEvict            68490                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27624                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27624                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         70699                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       292244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       292244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 292244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8027584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8027584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8027584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98323                       # Request fanout histogram
system.membus.reqLayer2.occupancy           321885500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          542828000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7963179500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81127                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        66456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          167250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30886                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80730                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9661696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9694528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          123114                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1734912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           235127                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.397372                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489355                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 141694     60.26%     60.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  93433     39.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             235127                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          150822000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167419500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            593498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           93                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        13597                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13690                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           93                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        13597                       # number of overall hits
system.l2.overall_hits::total                   13690                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          302                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        98016                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98323                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          302                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        98016                       # number of overall misses
system.l2.overall_misses::total                 98323                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     23040500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9856183500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9879224000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     23040500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9856183500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9879224000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111613                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112013                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111613                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112013                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.764557                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.878177                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.877782                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.764557                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.878177                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.877782                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76293.046358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100556.883570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100477.243371                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76293.046358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100556.883570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100477.243371                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27108                       # number of writebacks
system.l2.writebacks::total                     27108                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        98016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98318                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        98016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98318                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     20020500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8876023500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8896044000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     20020500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8876023500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8896044000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.764557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.878177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.877737                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.764557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.878177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.877737                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66293.046358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90556.883570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90482.353180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66293.046358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90556.883570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90482.353180                       # average overall mshr miss latency
system.l2.replacements                         123114                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        39348                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39348                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        39348                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39348                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        65917                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         65917                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3262                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        27622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27624                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2698234500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2698234500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.894379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894386                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97684.255304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97677.182884                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2422014500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2422014500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.894379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 87684.255304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87684.255304                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              304                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     23040500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23040500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.764557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.765743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76293.046358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75791.118421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     20020500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20020500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.764557                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.760705                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66293.046358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66293.046358                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        10335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        70394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           70395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7157949000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7157949000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.871979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101684.078188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101682.633710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        70394                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        70394                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6454009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6454009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.871979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.871968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91684.078188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91684.078188                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2023.698185                       # Cycle average of tags in use
system.l2.tags.total_refs                      131674                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.069529                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     260.820692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.018967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.301887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.061551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1740.495087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.127354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.849851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1331                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1016046                       # Number of tag accesses
system.l2.tags.data_accesses                  1016046                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        19328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6273024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6292672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        19328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1734912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1734912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        98016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               98323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27108                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27108                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2427171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    787753686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             790221042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2427171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2443245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217866745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217866745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217866745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2427171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    787753686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1008087787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     97997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164033750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1633                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1633                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              197270                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25495                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       98318                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27108                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27108                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1787                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2980300750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  491495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4823407000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30318.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49068.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15496                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20963                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98318                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27108                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   54138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        88914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.230830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.927352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.112625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        74337     83.61%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9387     10.56%     94.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3319      3.73%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1040      1.17%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          494      0.56%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          215      0.24%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           72      0.08%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           22      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        88914                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.188610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.664868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.109097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1065     65.22%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          532     32.58%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           33      2.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.589100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.557761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.050585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1210     74.10%     74.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      1.16%     75.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              292     17.88%     93.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94      5.76%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.86%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1633                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6291136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1733760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6292352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1734912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    790.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7962918500                       # Total gap between requests
system.mem_ctrls.avgGap                      63486.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        19328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6271808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1733760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2427171.207179242745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 787600982.748159766197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217722079.478429436684                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        98016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27108                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7606000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4815801000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191530126750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25185.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49132.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7065446.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            317408700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168676365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           360270120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           72364860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     628162080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3575527920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46862880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5169272925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.146855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     93328500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    265720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7604120500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            317551500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            168752265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           341584740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           69044940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     628162080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3571646790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         50129760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5146872075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.333801                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    101663000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    265720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7595786000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7963169000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083694                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083683                       # number of overall hits
system.cpu.icache.overall_hits::total         1083694                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            411                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          409                       # number of overall misses
system.cpu.icache.overall_misses::total           411                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25783500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25783500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25783500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25783500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084092                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084092                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084105                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000377                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000379                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000377                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000379                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 63040.342298                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62733.576642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 63040.342298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62733.576642                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     24621000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24621000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     24621000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24621000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 62331.645570                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62331.645570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 62331.645570                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62331.645570                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083694                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           411                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25783500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25783500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084092                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000379                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 63040.342298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62733.576642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     24621000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24621000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 62331.645570                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62331.645570                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44781                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            386.043103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168607                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168607                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9284360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9284363                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9298897                       # number of overall hits
system.cpu.dcache.overall_hits::total         9298900                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       164003                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164006                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       166842                       # number of overall misses
system.cpu.dcache.overall_misses::total        166845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14512677697                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14512677697                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14512677697                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14512677697                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9448363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9448369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9465739                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9465745                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017358                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017358                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017626                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017626                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88490.318451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88488.699785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86984.558427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86982.994378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1913730                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27583                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.380778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39348                       # number of writebacks
system.cpu.dcache.writebacks::total             39348                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        53669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        53669                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53669                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111613                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10059893697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10059893697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10172148197                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10172148197                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011678                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011678                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011791                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011791                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91176.733346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91176.733346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91137.664940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91137.664940                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110592                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7063686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7063687                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       133097                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133098                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11701303000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11701303000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7196783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7196785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018494                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87915.602906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87914.942373                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        53647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53647                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79450                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7279648500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7279648500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91625.531781                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91625.531781                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220676                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30908                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2811374697                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2811374697                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013727                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 90965.336731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90959.450531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30884                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2780245197                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2780245197                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90022.186148                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90022.186148                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14537                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14537                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2839                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2839                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.163386                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.163386                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    112254500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    112254500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87767.396403                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87767.396403                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560741990629500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014422                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7749249                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110592                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.070611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014421                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19043106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19043106                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560765839112500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897824                       # Number of bytes of host memory used
host_op_rate                                    96385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   931.75                       # Real time elapsed on the host
host_tick_rate                               25595460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023848                       # Number of seconds simulated
sim_ticks                                 23848483000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       287426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        575007                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       200737                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7380                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       224116                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126159                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       200737                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        74578                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          266091                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28020                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3920                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1110665                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1270154                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7556                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4649246                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1709235                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     47371794                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.421295                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.646644                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     33307941     70.31%     70.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2081889      4.39%     74.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2494923      5.27%     79.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       802851      1.69%     81.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1681961      3.55%     85.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       771289      1.63%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1001107      2.11%     88.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       580587      1.23%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4649246      9.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     47371794                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.589899                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.589899                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      35915789                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69622567                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2293103                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7532032                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24717                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1832869                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23263344                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4757                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113082                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1838                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              266091                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3288818                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              44200117                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2092                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31673988                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          226                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1188                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           49434                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005579                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3372180                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154179                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.664067                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     47598510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.476828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.957401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         37109678     77.96%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           313549      0.66%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           642240      1.35%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           514568      1.08%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           534292      1.12%     82.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           435669      0.92%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           659933      1.39%     84.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           230687      0.48%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7157894     15.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     47598510                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106677103                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56837210                       # number of floating regfile writes
system.switch_cpus.idleCycles                   98456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9713                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           211766                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.456761                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30809252                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113082                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1151693                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23283448                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281676                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69345570                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23696170                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        24983                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69483067                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          11138                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      12290845                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24717                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12318525                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82263                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1706074                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          804                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       474415                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550566                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          804                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2915                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86776704                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68883168                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605972                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52584287                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.444183                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69024122                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64498231                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4725000                       # number of integer regfile writes
system.switch_cpus.ipc                       0.628971                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.628971                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137085      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10268532     14.77%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8766      0.01%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          798      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152415      0.22%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5024      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5211      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           80      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216459     23.33%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860221     17.06%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2415143      3.47%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320373      0.46%     59.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21287974     30.63%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794016      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69508047                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66773767                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130751433                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63630065                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64364971                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3112890                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044785                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13768      0.44%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            679      0.02%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       363867     11.69%     12.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       775791     24.92%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         264039      8.48%     45.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37848      1.22%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1488236     47.81%     94.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       168299      5.41%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5710085                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     58980447                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5253103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      6997679                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69333064                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69508047                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12506                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2016289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4383                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1102800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     47598510                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.460299                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.395175                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31392569     65.95%     65.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2089630      4.39%     70.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2140974      4.50%     74.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1900543      3.99%     78.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2672170      5.61%     84.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2120649      4.46%     88.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2343050      4.92%     93.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1426785      3.00%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1512140      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     47598510                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.457284                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289019                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   269                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        72119                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       312494                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23283448                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31931024                       # number of misc regfile reads
system.switch_cpus.numCycles                 47696966                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13673934                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         568802                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3125271                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7326609                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         56453                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204241896                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69458495                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63141648                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8506703                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14278582                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24717                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      22267821                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1916622                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106842062                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64418692                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           64                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11266276                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            111544759                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138304041                       # The number of ROB writes
system.switch_cpus.timesIdled                    1275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       280060                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678564                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         280060                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  23848483000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             203810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        84624                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202802                       # Transaction distribution
system.membus.trans_dist::ReadExReq             83771                       # Transaction distribution
system.membus.trans_dist::ReadExResp            83771                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        203810                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       862588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       862588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 862588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23821120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23821120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23821120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287581                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287581    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287581                       # Request fanout histogram
system.membus.reqLayer2.occupancy           971619500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1590860000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  23848483000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23848483000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  23848483000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  23848483000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       216567                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1983                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          492334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96823                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96823                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2213                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240361                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1017961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       268544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30024128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30292672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          371717                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5415936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           711114                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.393836                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.488599                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 431052     60.62%     60.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 280062     39.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             711114                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          473208000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505776499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3320498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  23848483000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1032                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        50784                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51816                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1032                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        50784                       # number of overall hits
system.l2.overall_hits::total                   51816                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1181                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       286400                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287581                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1181                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       286400                       # number of overall misses
system.l2.overall_misses::total                287581                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     96133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28998785500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29094918500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     96133000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28998785500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29094918500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339397                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339397                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.533665                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.849388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.847329                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.533665                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.849388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.847329                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81399.661304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101252.742668                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101171.212632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81399.661304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101252.742668                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101171.212632                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               84624                       # number of writebacks
system.l2.writebacks::total                     84624                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       286400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287581                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       286400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287581                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     84323000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  26134785500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26219108500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     84323000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  26134785500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26219108500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.533665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.849388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.847329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.533665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.849388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.847329                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71399.661304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91252.742668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91171.212632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71399.661304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91252.742668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91171.212632                       # average overall mshr miss latency
system.l2.replacements                         371717                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       131943                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           131943                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       131943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       131943                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1982                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1982                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1982                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1982                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       195769                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        195769                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13052                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13052                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        83771                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               83771                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8268898500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8268898500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.865197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.865197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98708.365664                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98708.365664                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        83771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7431188500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7431188500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.865197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.865197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88708.365664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88708.365664                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     96133000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96133000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.533665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.533665                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81399.661304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81399.661304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     84323000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84323000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.533665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.533665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71399.661304                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71399.661304                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        37732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       202629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          202629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20729887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20729887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.843019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.843019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102304.640501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102304.640501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       202629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       202629                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18703597000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18703597000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.843019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.843019                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92304.640501                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92304.640501                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  23848483000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      507923                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    373765                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.358937                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     365.796518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.951149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1670.252333                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.178612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.815553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          996                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3085965                       # Number of tag accesses
system.l2.tags.data_accesses                  3085965                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23848483000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        75584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18329600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18405184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        75584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         75584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5415936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5415936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       286400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              287581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        84624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84624                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3169342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    768585574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             771754916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3169342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3169342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      227097715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227097715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      227097715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3169342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    768585574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            998852631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     84611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    286296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000167824250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              584784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79609                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287581                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84624                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287581                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             17899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4914                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8915332750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1437385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14305526500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31012.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49762.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65320                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287581                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84624                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   38643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       264229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.125702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.807878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.005519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       221863     83.97%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26601     10.07%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10210      3.86%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3227      1.22%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1370      0.52%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          591      0.22%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          212      0.08%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           70      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           85      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       264229                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.365686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.988976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.993003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             34      0.67%      0.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           174      3.41%      4.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           431      8.45%     12.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           832     16.31%     28.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           924     18.12%     46.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           628     12.31%     59.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           460      9.02%     68.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           369      7.24%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           310      6.08%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           237      4.65%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           205      4.02%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          181      3.55%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111          138      2.71%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           77      1.51%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           40      0.78%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           24      0.47%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           13      0.25%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            9      0.18%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.589216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.559273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3734     73.22%     73.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      1.49%     74.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1001     19.63%     94.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              239      4.69%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               41      0.80%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18398528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5414720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18405184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5415936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       771.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    771.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23848358000                       # Total gap between requests
system.mem_ctrls.avgGap                      64073.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        75584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18322944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5414720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3169342.049974415451                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 768306478.864924073219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227046726.619886040688                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       286400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        84624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     35715750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14269810750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 580850059250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30241.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49824.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6863892.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            953818320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            506966460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1051279320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          224162460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1882642320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10705746840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        142451520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        15467067240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        648.555602                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    283581750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    796380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22768521250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            932776740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            495782595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1001306460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          217475640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1882642320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10689406650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        156211680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15375602085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.720341                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    319772000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    796380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22732331000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    31811652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370000                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369989                       # number of overall hits
system.cpu.icache.overall_hits::total         4370000                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2920                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2922                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2920                       # number of overall misses
system.cpu.icache.overall_misses::total          2922                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    150989499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150989499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    150989499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150989499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372922                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372922                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51708.732534                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51673.339836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51708.732534                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51673.339836                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2099                       # number of writebacks
system.cpu.icache.writebacks::total              2099                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          312                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          312                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          312                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          312                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2608                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2608                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2608                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2608                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    134974999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    134974999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    134974999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    134974999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000596                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000596                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51754.217408                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51754.217408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51754.217408                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51754.217408                       # average overall mshr miss latency
system.cpu.icache.replacements                   2099                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370000                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2920                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2922                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    150989499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150989499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51708.732534                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51673.339836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          312                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    134974999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    134974999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51754.217408                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51754.217408                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.021658                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4372610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1675.329502                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.021595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8748454                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8748454                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37024120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37024123                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37084927                       # number of overall hits
system.cpu.dcache.overall_hits::total        37084930                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       656166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         656169                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       668883                       # number of overall misses
system.cpu.dcache.overall_misses::total        668886                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  57127021480                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57127021480                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  57127021480                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57127021480                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37680286                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37680292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37753810                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37753816                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017414                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017717                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017717                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87061.843314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87061.445268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85406.597985                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85406.214930                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7660653                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          476                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            111690                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.588531                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          476                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       171291                       # number of writebacks
system.cpu.dcache.writebacks::total            171291                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       212809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       212809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       212809                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       212809                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448797                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448797                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39747599480                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39747599480                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  40227225980                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40227225980                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011887                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89651.453524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89651.453524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89633.455616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89633.455616                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447776                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28169208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28169209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       528361                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        528362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45662960000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45662960000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28697569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28697571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 86423.789795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86423.626226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       212709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       212709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315652                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315652                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  28412333500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28412333500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010999                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90011.574455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90011.574455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854914                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127807                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11464061480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11464061480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014228                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89699.632096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89698.228423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127705                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11335265980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11335265980                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88761.332602                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88761.332602                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60807                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60807                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12717                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12717                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73524                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73524                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.172964                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.172964                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    479626500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    479626500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073989                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073989                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88166.636029                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88166.636029                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560765839112500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.057971                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37533730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.631306                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.057969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75956432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75956432                       # Number of data accesses

---------- End Simulation Statistics   ----------
