$date
  Mon Jun 28 17:34:00 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module pipeline_register_w $end
$var reg 1 ! clk $end
$var reg 32 " aluoutm[31:0] $end
$var reg 32 # readdatam[31:0] $end
$var reg 1 $ regwritem $end
$var reg 1 % memtoregm $end
$var reg 5 & writeregm[4:0] $end
$var reg 32 ' aluoutw[31:0] $end
$var reg 32 ( readdataw[31:0] $end
$var reg 1 ) regwritew $end
$var reg 1 * memtoregw $end
$var reg 5 + writeregw[4:0] $end
$comment mem is not handled $end
$var reg 1 , regwrite $end
$var reg 1 - memtoreg $end
$var reg 5 . writereg[4:0] $end
$upscope $end
$enddefinitions $end
#0
U!
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
U$
U%
bUUUUU &
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU (
U)
U*
bUUUUU +
U,
U-
bUUUUU .
