Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 16 23:26:13 2022
| Host         : DESKTOP-3FOR1BS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.304     -212.965                    376                35130        0.022        0.000                      0                35130        3.750        0.000                       0                 15293  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.304     -212.965                    376                35130        0.022        0.000                      0                35130        3.750        0.000                       0                 15293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          376  Failing Endpoints,  Worst Slack       -2.304ns,  Total Violation     -212.965ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.304ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.560ns  (logic 3.184ns (27.543%)  route 8.376ns (72.457%))
  Logic Levels:           22  (LUT4=1 LUT5=3 LUT6=18)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.719     3.013    system_i/hw_conv_0/U0/ap_clk
    SLICE_X67Y29         FDRE                                         r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[15]/Q
                         net (fo=39, routed)          0.583     4.052    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[14]
    SLICE_X67Y29         LUT4 (Prop_lut4_I3_O)        0.124     4.176 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1679__0/O
                         net (fo=5, routed)           0.512     4.688    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1679__0_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.812 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3660/O
                         net (fo=1, routed)           0.570     5.382    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3660_n_2
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.506 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3648/O
                         net (fo=1, routed)           0.499     6.005    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3648_n_2
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.124     6.129 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3635/O
                         net (fo=1, routed)           0.457     6.586    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3635_n_2
    SLICE_X62Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.710 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3620/O
                         net (fo=1, routed)           0.290     7.000    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3620_n_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.124 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3603/O
                         net (fo=1, routed)           0.295     7.419    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3603_n_2
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.543 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3585/O
                         net (fo=1, routed)           0.280     7.823    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3585_n_2
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3566/O
                         net (fo=1, routed)           0.300     8.246    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3566_n_2
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.370 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3548/O
                         net (fo=1, routed)           0.291     8.662    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3548_n_2
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.786 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3527/O
                         net (fo=1, routed)           0.412     9.197    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3527_n_2
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.321 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3504/O
                         net (fo=1, routed)           0.292     9.613    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3504_n_2
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.737 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3478/O
                         net (fo=1, routed)           0.327    10.064    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3478_n_2
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.188 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3436/O
                         net (fo=1, routed)           0.543    10.731    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3436_n_2
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.855 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3391/O
                         net (fo=1, routed)           0.292    11.147    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3391_n_2
    SLICE_X53Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.271 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3345/O
                         net (fo=1, routed)           0.290    11.561    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3345_n_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.685 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3171/O
                         net (fo=1, routed)           0.151    11.837    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3171_n_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.961 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2612/O
                         net (fo=1, routed)           0.434    12.394    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2612_n_2
    SLICE_X51Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.518 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1615__0/O
                         net (fo=1, routed)           0.149    12.667    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1615__0_n_2
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.791 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_763__0/O
                         net (fo=1, routed)           0.283    13.075    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_763__0_n_2
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    13.199 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_259__0/O
                         net (fo=1, routed)           0.293    13.491    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_259__0_n_2
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.615 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_66__0/O
                         net (fo=1, routed)           0.154    13.769    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_66__0_n_2
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.893 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_7/O
                         net (fo=2, routed)           0.680    14.573    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[3]
    RAMB18_X3Y8          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.581    12.760    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.269    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                 -2.304    

Slack (VIOLATED) :        -2.304ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.560ns  (logic 3.184ns (27.543%)  route 8.376ns (72.457%))
  Logic Levels:           22  (LUT4=1 LUT5=3 LUT6=18)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.719     3.013    system_i/hw_conv_0/U0/ap_clk
    SLICE_X67Y29         FDRE                                         r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[15]/Q
                         net (fo=39, routed)          0.583     4.052    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[14]
    SLICE_X67Y29         LUT4 (Prop_lut4_I3_O)        0.124     4.176 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1679__0/O
                         net (fo=5, routed)           0.512     4.688    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1679__0_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.812 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3660/O
                         net (fo=1, routed)           0.570     5.382    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3660_n_2
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.506 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3648/O
                         net (fo=1, routed)           0.499     6.005    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3648_n_2
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.124     6.129 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3635/O
                         net (fo=1, routed)           0.457     6.586    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3635_n_2
    SLICE_X62Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.710 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3620/O
                         net (fo=1, routed)           0.290     7.000    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3620_n_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.124 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3603/O
                         net (fo=1, routed)           0.295     7.419    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3603_n_2
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.543 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3585/O
                         net (fo=1, routed)           0.280     7.823    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3585_n_2
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.947 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3566/O
                         net (fo=1, routed)           0.300     8.246    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3566_n_2
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.370 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3548/O
                         net (fo=1, routed)           0.291     8.662    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3548_n_2
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.786 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3527/O
                         net (fo=1, routed)           0.412     9.197    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3527_n_2
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.321 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3504/O
                         net (fo=1, routed)           0.292     9.613    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3504_n_2
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.737 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3478/O
                         net (fo=1, routed)           0.327    10.064    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3478_n_2
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.188 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3436/O
                         net (fo=1, routed)           0.543    10.731    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3436_n_2
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.855 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3391/O
                         net (fo=1, routed)           0.292    11.147    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3391_n_2
    SLICE_X53Y23         LUT6 (Prop_lut6_I3_O)        0.124    11.271 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3345/O
                         net (fo=1, routed)           0.290    11.561    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3345_n_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.685 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3171/O
                         net (fo=1, routed)           0.151    11.837    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3171_n_2
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.961 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2612/O
                         net (fo=1, routed)           0.434    12.394    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2612_n_2
    SLICE_X51Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.518 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1615__0/O
                         net (fo=1, routed)           0.149    12.667    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1615__0_n_2
    SLICE_X51Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.791 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_763__0/O
                         net (fo=1, routed)           0.283    13.075    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_763__0_n_2
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124    13.199 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_259__0/O
                         net (fo=1, routed)           0.293    13.491    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_259__0_n_2
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.615 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_66__0/O
                         net (fo=1, routed)           0.154    13.769    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_66__0_n_2
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    13.893 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_7/O
                         net (fo=2, routed)           0.680    14.573    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[3]
    RAMB18_X3Y9          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.581    12.760    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    12.269    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                 -2.304    

Slack (VIOLATED) :        -2.121ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.383ns  (logic 3.420ns (30.045%)  route 7.963ns (69.954%))
  Logic Levels:           22  (LUT2=1 LUT6=21)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.714     3.008    system_i/hw_conv_0/U0/ap_clk
    SLICE_X67Y26         FDRE                                         r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y26         FDRE (Prop_fdre_C_Q)         0.456     3.464 f  system_i/hw_conv_0/U0/ap_CS_fsm_reg[31]/Q
                         net (fo=40, routed)          0.993     4.457    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[30]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.152     4.609 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3684/O
                         net (fo=1, routed)           0.283     4.892    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3684_n_2
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.332     5.224 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3670/O
                         net (fo=1, routed)           0.789     6.013    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3670_n_2
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.137 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3654/O
                         net (fo=1, routed)           0.310     6.446    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3654_n_2
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.570 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3642/O
                         net (fo=1, routed)           0.303     6.873    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3642_n_2
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.997 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3626/O
                         net (fo=1, routed)           0.291     7.289    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3626_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3612/O
                         net (fo=1, routed)           0.311     7.723    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3612_n_2
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.847 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3597/O
                         net (fo=1, routed)           0.291     8.139    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3597_n_2
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.263 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3578/O
                         net (fo=1, routed)           0.302     8.564    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3578_n_2
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.688 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3558/O
                         net (fo=1, routed)           0.328     9.017    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3558_n_2
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.141 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3539/O
                         net (fo=1, routed)           0.290     9.431    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3539_n_2
    SLICE_X55Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.555 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3519/O
                         net (fo=1, routed)           0.151     9.706    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3519_n_2
    SLICE_X55Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.830 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3496/O
                         net (fo=1, routed)           0.295    10.125    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3496_n_2
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.249 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3470/O
                         net (fo=1, routed)           0.298    10.547    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3470_n_2
    SLICE_X57Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.671 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3425/O
                         net (fo=1, routed)           0.149    10.820    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3425_n_2
    SLICE_X57Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.944 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3372/O
                         net (fo=1, routed)           0.292    11.236    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3372_n_2
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.360 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3193/O
                         net (fo=1, routed)           0.290    11.650    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3193_n_2
    SLICE_X57Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.774 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2638/O
                         net (fo=1, routed)           0.314    12.088    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2638_n_2
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.212 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1652__0/O
                         net (fo=1, routed)           0.305    12.517    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1652__0_n_2
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_795__0/O
                         net (fo=1, routed)           0.325    12.966    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_795__0_n_2
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.090 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_281__0/O
                         net (fo=1, routed)           0.300    13.389    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_281__0_n_2
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.513 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_77__0/O
                         net (fo=1, routed)           0.154    13.668    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_77__0_n_2
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.792 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_9__0/O
                         net (fo=2, routed)           0.599    14.391    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[1]
    RAMB18_X3Y8          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.581    12.760    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.269    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -14.391    
  -------------------------------------------------------------------
                         slack                                 -2.121    

Slack (VIOLATED) :        -2.121ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.383ns  (logic 3.420ns (30.045%)  route 7.963ns (69.954%))
  Logic Levels:           22  (LUT2=1 LUT6=21)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.714     3.008    system_i/hw_conv_0/U0/ap_clk
    SLICE_X67Y26         FDRE                                         r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y26         FDRE (Prop_fdre_C_Q)         0.456     3.464 f  system_i/hw_conv_0/U0/ap_CS_fsm_reg[31]/Q
                         net (fo=40, routed)          0.993     4.457    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[30]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.152     4.609 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3684/O
                         net (fo=1, routed)           0.283     4.892    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3684_n_2
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.332     5.224 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3670/O
                         net (fo=1, routed)           0.789     6.013    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3670_n_2
    SLICE_X64Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.137 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3654/O
                         net (fo=1, routed)           0.310     6.446    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3654_n_2
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.570 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3642/O
                         net (fo=1, routed)           0.303     6.873    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3642_n_2
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.997 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3626/O
                         net (fo=1, routed)           0.291     7.289    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3626_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.413 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3612/O
                         net (fo=1, routed)           0.311     7.723    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3612_n_2
    SLICE_X58Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.847 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3597/O
                         net (fo=1, routed)           0.291     8.139    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3597_n_2
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.263 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3578/O
                         net (fo=1, routed)           0.302     8.564    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3578_n_2
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.688 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3558/O
                         net (fo=1, routed)           0.328     9.017    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3558_n_2
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.141 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3539/O
                         net (fo=1, routed)           0.290     9.431    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3539_n_2
    SLICE_X55Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.555 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3519/O
                         net (fo=1, routed)           0.151     9.706    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3519_n_2
    SLICE_X55Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.830 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3496/O
                         net (fo=1, routed)           0.295    10.125    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3496_n_2
    SLICE_X55Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.249 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3470/O
                         net (fo=1, routed)           0.298    10.547    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3470_n_2
    SLICE_X57Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.671 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3425/O
                         net (fo=1, routed)           0.149    10.820    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3425_n_2
    SLICE_X57Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.944 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3372/O
                         net (fo=1, routed)           0.292    11.236    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3372_n_2
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.360 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3193/O
                         net (fo=1, routed)           0.290    11.650    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3193_n_2
    SLICE_X57Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.774 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2638/O
                         net (fo=1, routed)           0.314    12.088    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2638_n_2
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.212 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1652__0/O
                         net (fo=1, routed)           0.305    12.517    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1652__0_n_2
    SLICE_X55Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.641 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_795__0/O
                         net (fo=1, routed)           0.325    12.966    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_795__0_n_2
    SLICE_X56Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.090 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_281__0/O
                         net (fo=1, routed)           0.300    13.389    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_281__0_n_2
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.513 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_77__0/O
                         net (fo=1, routed)           0.154    13.668    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_77__0_n_2
    SLICE_X55Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.792 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_9__0/O
                         net (fo=2, routed)           0.599    14.391    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[1]
    RAMB18_X3Y9          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.581    12.760    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.269    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -14.391    
  -------------------------------------------------------------------
                         slack                                 -2.121    

Slack (VIOLATED) :        -2.021ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.277ns  (logic 3.184ns (28.234%)  route 8.093ns (71.766%))
  Logic Levels:           22  (LUT6=22)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.719     3.013    system_i/hw_conv_0/U0/ap_clk
    SLICE_X67Y29         FDRE                                         r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.456     3.469 f  system_i/hw_conv_0/U0/ap_CS_fsm_reg[13]/Q
                         net (fo=40, routed)          0.884     4.353    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[12]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.477 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3676/O
                         net (fo=1, routed)           0.447     4.924    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3676_n_2
    SLICE_X64Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.048 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3663/O
                         net (fo=1, routed)           0.290     5.338    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3663_n_2
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.462 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3649/O
                         net (fo=1, routed)           0.151     5.613    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3649_n_2
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.737 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3636/O
                         net (fo=1, routed)           0.469     6.206    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3636_n_2
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.330 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3622/O
                         net (fo=1, routed)           0.299     6.629    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3622_n_2
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.753 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3605/O
                         net (fo=1, routed)           0.162     6.915    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3605_n_2
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.039 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3590/O
                         net (fo=1, routed)           0.298     7.337    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3590_n_2
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.461 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3570/O
                         net (fo=1, routed)           0.295     7.755    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3570_n_2
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.879 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3553/O
                         net (fo=1, routed)           0.340     8.220    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3553_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.344 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3530/O
                         net (fo=1, routed)           0.513     8.857    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3530_n_2
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.981 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3510/O
                         net (fo=1, routed)           0.327     9.307    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3510_n_2
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.431 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3482/O
                         net (fo=1, routed)           0.159     9.590    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3482_n_2
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.714 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3444/O
                         net (fo=1, routed)           0.302    10.016    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3444_n_2
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.140 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3398/O
                         net (fo=1, routed)           0.436    10.576    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3398_n_2
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3353/O
                         net (fo=1, routed)           0.301    11.002    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3353_n_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.126 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3184/O
                         net (fo=1, routed)           0.321    11.447    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3184_n_2
    SLICE_X54Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.571 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2627/O
                         net (fo=1, routed)           0.295    11.866    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2627_n_2
    SLICE_X55Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1638__0/O
                         net (fo=1, routed)           0.306    12.296    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1638__0_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.420 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_783__0/O
                         net (fo=1, routed)           0.383    12.803    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_783__0_n_2
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.927 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_273__0/O
                         net (fo=1, routed)           0.151    13.079    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_273__0_n_2
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.203 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.154    13.357    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_72__0_n_2
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.481 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_8/O
                         net (fo=2, routed)           0.810    14.290    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[2]
    RAMB18_X3Y8          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.581    12.760    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.269    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 -2.021    

Slack (VIOLATED) :        -2.021ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.277ns  (logic 3.184ns (28.234%)  route 8.093ns (71.766%))
  Logic Levels:           22  (LUT6=22)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.719     3.013    system_i/hw_conv_0/U0/ap_clk
    SLICE_X67Y29         FDRE                                         r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.456     3.469 f  system_i/hw_conv_0/U0/ap_CS_fsm_reg[13]/Q
                         net (fo=40, routed)          0.884     4.353    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[12]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.477 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3676/O
                         net (fo=1, routed)           0.447     4.924    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3676_n_2
    SLICE_X64Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.048 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3663/O
                         net (fo=1, routed)           0.290     5.338    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3663_n_2
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.462 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3649/O
                         net (fo=1, routed)           0.151     5.613    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3649_n_2
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124     5.737 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3636/O
                         net (fo=1, routed)           0.469     6.206    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3636_n_2
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.330 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3622/O
                         net (fo=1, routed)           0.299     6.629    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3622_n_2
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.753 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3605/O
                         net (fo=1, routed)           0.162     6.915    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3605_n_2
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.124     7.039 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3590/O
                         net (fo=1, routed)           0.298     7.337    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3590_n_2
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.461 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3570/O
                         net (fo=1, routed)           0.295     7.755    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3570_n_2
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.879 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3553/O
                         net (fo=1, routed)           0.340     8.220    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3553_n_2
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.344 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3530/O
                         net (fo=1, routed)           0.513     8.857    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3530_n_2
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.981 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3510/O
                         net (fo=1, routed)           0.327     9.307    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3510_n_2
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.431 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3482/O
                         net (fo=1, routed)           0.159     9.590    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3482_n_2
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.714 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3444/O
                         net (fo=1, routed)           0.302    10.016    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3444_n_2
    SLICE_X59Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.140 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3398/O
                         net (fo=1, routed)           0.436    10.576    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3398_n_2
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    10.700 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3353/O
                         net (fo=1, routed)           0.301    11.002    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3353_n_2
    SLICE_X57Y23         LUT6 (Prop_lut6_I2_O)        0.124    11.126 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3184/O
                         net (fo=1, routed)           0.321    11.447    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3184_n_2
    SLICE_X54Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.571 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2627/O
                         net (fo=1, routed)           0.295    11.866    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2627_n_2
    SLICE_X55Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.990 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1638__0/O
                         net (fo=1, routed)           0.306    12.296    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1638__0_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.420 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_783__0/O
                         net (fo=1, routed)           0.383    12.803    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_783__0_n_2
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.927 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_273__0/O
                         net (fo=1, routed)           0.151    13.079    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_273__0_n_2
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.203 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_72__0/O
                         net (fo=1, routed)           0.154    13.357    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_72__0_n_2
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124    13.481 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_8/O
                         net (fo=2, routed)           0.810    14.290    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[2]
    RAMB18_X3Y9          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.581    12.760    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.269    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 -2.021    

Slack (VIOLATED) :        -1.795ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 2.794ns (25.282%)  route 8.257ns (74.718%))
  Logic Levels:           17  (LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.719     3.013    system_i/hw_conv_0/U0/ap_clk
    SLICE_X67Y29         FDRE                                         r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.456     3.469 f  system_i/hw_conv_0/U0/ap_CS_fsm_reg[24]/Q
                         net (fo=41, routed)          0.880     4.349    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[23]
    SLICE_X66Y29         LUT4 (Prop_lut4_I0_O)        0.124     4.473 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1612__0/O
                         net (fo=6, routed)           0.679     5.152    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1612__0_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I4_O)        0.150     5.302 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1677__0/O
                         net (fo=1, routed)           0.418     5.720    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1677__0_n_2
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.328     6.048 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_843__0/O
                         net (fo=2, routed)           0.423     6.471    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_843__0_n_2
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.595 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3545/O
                         net (fo=1, routed)           0.282     6.876    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3545_n_2
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.000 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3526/O
                         net (fo=1, routed)           0.303     7.303    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3526_n_2
    SLICE_X59Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.427 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3503/O
                         net (fo=1, routed)           0.426     7.853    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3503_n_2
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.977 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3476/O
                         net (fo=1, routed)           0.154     8.131    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3476_n_2
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.255 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3432/O
                         net (fo=1, routed)           0.667     8.922    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3432_n_2
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.046 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3390/O
                         net (fo=1, routed)           0.491     9.537    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3390_n_2
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.661 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3337/O
                         net (fo=1, routed)           0.614    10.275    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3337_n_2
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.399 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3167/O
                         net (fo=1, routed)           0.299    10.698    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3167_n_2
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.822 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2603/O
                         net (fo=1, routed)           0.300    11.122    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2603_n_2
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.246 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1613__0/O
                         net (fo=1, routed)           0.443    11.689    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1613__0_n_2
    SLICE_X52Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.813 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_760__0/O
                         net (fo=1, routed)           0.453    12.266    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_760__0_n_2
    SLICE_X53Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.390 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_255__0/O
                         net (fo=1, routed)           0.430    12.820    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_255__0_n_2
    SLICE_X52Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.944 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_63__0/O
                         net (fo=1, routed)           0.161    13.105    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_63__0_n_2
    SLICE_X52Y19         LUT5 (Prop_lut5_I2_O)        0.124    13.229 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_6/O
                         net (fo=2, routed)           0.835    14.064    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[4]
    RAMB18_X3Y8          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.581    12.760    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.269    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                 -1.795    

Slack (VIOLATED) :        -1.795ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 2.794ns (25.282%)  route 8.257ns (74.718%))
  Logic Levels:           17  (LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.719     3.013    system_i/hw_conv_0/U0/ap_clk
    SLICE_X67Y29         FDRE                                         r  system_i/hw_conv_0/U0/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.456     3.469 f  system_i/hw_conv_0/U0/ap_CS_fsm_reg[24]/Q
                         net (fo=41, routed)          0.880     4.349    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/Q[23]
    SLICE_X66Y29         LUT4 (Prop_lut4_I0_O)        0.124     4.473 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1612__0/O
                         net (fo=6, routed)           0.679     5.152    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1612__0_n_2
    SLICE_X66Y29         LUT5 (Prop_lut5_I4_O)        0.150     5.302 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1677__0/O
                         net (fo=1, routed)           0.418     5.720    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1677__0_n_2
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.328     6.048 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_843__0/O
                         net (fo=2, routed)           0.423     6.471    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_843__0_n_2
    SLICE_X62Y28         LUT6 (Prop_lut6_I4_O)        0.124     6.595 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3545/O
                         net (fo=1, routed)           0.282     6.876    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3545_n_2
    SLICE_X61Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.000 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3526/O
                         net (fo=1, routed)           0.303     7.303    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3526_n_2
    SLICE_X59Y28         LUT5 (Prop_lut5_I4_O)        0.124     7.427 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3503/O
                         net (fo=1, routed)           0.426     7.853    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3503_n_2
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.977 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3476/O
                         net (fo=1, routed)           0.154     8.131    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3476_n_2
    SLICE_X57Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.255 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3432/O
                         net (fo=1, routed)           0.667     8.922    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3432_n_2
    SLICE_X52Y27         LUT5 (Prop_lut5_I0_O)        0.124     9.046 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3390/O
                         net (fo=1, routed)           0.491     9.537    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3390_n_2
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.661 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3337/O
                         net (fo=1, routed)           0.614    10.275    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3337_n_2
    SLICE_X52Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.399 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3167/O
                         net (fo=1, routed)           0.299    10.698    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3167_n_2
    SLICE_X52Y23         LUT6 (Prop_lut6_I3_O)        0.124    10.822 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2603/O
                         net (fo=1, routed)           0.300    11.122    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2603_n_2
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.124    11.246 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1613__0/O
                         net (fo=1, routed)           0.443    11.689    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1613__0_n_2
    SLICE_X52Y19         LUT6 (Prop_lut6_I4_O)        0.124    11.813 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_760__0/O
                         net (fo=1, routed)           0.453    12.266    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_760__0_n_2
    SLICE_X53Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.390 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_255__0/O
                         net (fo=1, routed)           0.430    12.820    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_255__0_n_2
    SLICE_X52Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.944 f  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_63__0/O
                         net (fo=1, routed)           0.161    13.105    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_63__0_n_2
    SLICE_X52Y19         LUT5 (Prop_lut5_I2_O)        0.124    13.229 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg_i_6/O
                         net (fo=2, routed)           0.835    14.064    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ADDRARDADDR[4]
    RAMB18_X3Y9          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.581    12.760    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.269    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.269    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                 -1.795    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_0_load_397_reg_19830_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.072ns  (logic 2.454ns (22.163%)  route 8.618ns (77.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.752     3.046    system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y8          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.500 r  system_i/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOADO[5]
                         net (fo=254, routed)         8.618    14.119    system_i/hw_conv_0/U0/lbuf_0_q0[5]
    SLICE_X41Y6          FDRE                                         r  system_i/hw_conv_0/U0/lbuf_0_load_397_reg_19830_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.495    12.674    system_i/hw_conv_0/U0/ap_clk
    SLICE_X41Y6          FDRE                                         r  system_i/hw_conv_0/U0/lbuf_0_load_397_reg_19830_reg[5]/C
                         clock pessimism              0.129    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)       -0.067    12.582    system_i/hw_conv_0/U0/lbuf_0_load_397_reg_19830_reg[5]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -14.119    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.485ns  (required time - arrival time)
  Source:                 system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/hw_conv_0/U0/lbuf_1_load_281_reg_18680_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.283ns  (logic 2.454ns (21.749%)  route 8.829ns (78.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 12.800 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.752     3.046    system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y9          RAMB18E1                                     r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     5.500 r  system_i/hw_conv_0/U0/lbuf_1_U/hw_conv_lbuf_0_ram_U/ram_reg/DOADO[4]
                         net (fo=254, routed)         8.829    14.330    system_i/hw_conv_0/U0/lbuf_1_q0[4]
    SLICE_X92Y8          FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_load_281_reg_18680_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       1.621    12.800    system_i/hw_conv_0/U0/ap_clk
    SLICE_X92Y8          FDRE                                         r  system_i/hw_conv_0/U0/lbuf_1_load_281_reg_18680_reg[4]/C
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    SLICE_X92Y8          FDRE (Setup_fdre_C_D)       -0.031    12.845    system_i/hw_conv_0/U0/lbuf_1_load_281_reg_18680_reg[4]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                 -1.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1090]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.289%)  route 0.165ns (52.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.548     0.884    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y63         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[29]/Q
                         net (fo=2, routed)           0.165     1.197    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[34]
    SLICE_X49Y64         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1090]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.819     1.185    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X49Y64         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1090]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.025     1.175    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1090]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1089]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.016%)  route 0.167ns (52.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.548     0.884    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y63         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[28]/Q
                         net (fo=2, routed)           0.167     1.198    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[33]
    SLICE_X49Y64         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1089]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.819     1.185    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X49Y64         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1089]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.023     1.173    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1089]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.229%)  route 0.277ns (62.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.550     0.886    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X50Y60         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[137]/Q
                         net (fo=1, routed)           0.277     1.326    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIB0
    SLICE_X42Y57         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.823     1.189    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X42Y57         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.300    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.677%)  route 0.212ns (62.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.545     0.881    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y78         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[9]/Q
                         net (fo=1, routed)           0.212     1.220    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X50Y76         SRL16E                                       r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.805     1.171    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y76         SRL16E                                       r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4/CLK
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.192    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.128%)  route 0.200ns (51.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.545     0.881    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y71         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/Q
                         net (fo=1, routed)           0.200     1.222    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds
    SLICE_X52Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.267 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_i_1/O
                         net (fo=1, routed)           0.000     1.267    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.810     1.176    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y69         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/C
                         clock pessimism             -0.035     1.141    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.091     1.232    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[146]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.482%)  route 0.218ns (59.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.551     0.887    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X50Y58         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[146]/Q
                         net (fo=1, routed)           0.218     1.252    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIC1
    SLICE_X46Y57         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.823     1.189    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X46Y57         RAMD32                                       r  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.215    system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.612%)  route 0.173ns (51.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.656     0.992    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y100        FDRE                                         r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.173     1.329    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y98         SRL16E                                       r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.844     1.210    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.591     0.927    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1091]/Q
                         net (fo=1, routed)           0.226     1.317    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[32]
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.898     1.264    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.282     0.982    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.278    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.271%)  route 0.254ns (60.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.563     0.899    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X46Y49         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][58]/Q
                         net (fo=2, routed)           0.254     1.316    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/w_accum_mesg[0]
    SLICE_X36Y53         SRLC32E                                      r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.824     1.190    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/aclk
    SLICE_X36Y53         SRLC32E                                      r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.030     1.160    
    SLICE_X36Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.277    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.044%)  route 0.218ns (62.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.545     0.881    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y78         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[10]/Q
                         net (fo=1, routed)           0.218     1.226    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[10]
    SLICE_X50Y76         SRL16E                                       r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15294, routed)       0.805     1.171    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y76         SRL16E                                       r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4/CLK
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.184    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y66  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y68  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y68  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y45  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y45  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y45  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y43  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y43  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y43  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y43  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y43  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y43  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y43  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK



