
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.64

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency shift_reg[4]$_SDFFE_PN0P_/CK ^
  -0.06 target latency shift_reg[3]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.84    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.31    0.01    0.09    0.15 ^ shift_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         shift_reg[7] (net)
                  0.01    0.00    0.15 ^ _40_/B (MUX2_X1)
     1    1.02    0.01    0.03    0.18 ^ _40_/Z (MUX2_X1)
                                         _16_ (net)
                  0.01    0.00    0.18 ^ _41_/A2 (AND2_X1)
     1    1.36    0.01    0.03    0.21 ^ _41_/ZN (AND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.21 ^ shift_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.21   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
     4    4.84    0.01    0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.01    0.00    0.06 ^ shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.06   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: shift_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    4.77    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.39    0.01    0.09    0.15 ^ shift_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net2 (net)
                  0.01    0.00    0.15 ^ output2/A (BUF_X1)
     1    0.32    0.00    0.02    0.16 ^ output2/Z (BUF_X1)
                                         serial_out (net)
                  0.00    0.00    0.16 ^ serial_out (out)
                                  0.16   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: shift_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: serial_out (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    2.61    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.34    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
     4    4.77    0.01    0.03    0.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.01    0.00    0.06 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.39    0.01    0.09    0.15 ^ shift_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net2 (net)
                  0.01    0.00    0.15 ^ output2/A (BUF_X1)
     1    0.32    0.00    0.02    0.16 ^ output2/Z (BUF_X1)
                                         serial_out (net)
                  0.00    0.00    0.16 ^ serial_out (out)
                                  0.16   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.17437948286533356

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8783

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
50.934226989746094

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8398

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ shift_reg[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.14 v shift_reg[4]$_SDFFE_PN0P_/Q (DFF_X1)
   0.06    0.19 v _34_/Z (MUX2_X1)
   0.03    0.23 v _35_/ZN (AND2_X1)
   0.00    0.23 v shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.23   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    1.06 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.06 ^ shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.06   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.23   data arrival time
---------------------------------------------------------
           0.79   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.15 ^ shift_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.18 ^ _40_/Z (MUX2_X1)
   0.03    0.21 ^ _41_/ZN (AND2_X1)
   0.00    0.21 ^ shift_reg[6]$_SDFFE_PN0P_/D (DFF_X1)
           0.21   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.03    0.06 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.06 ^ shift_reg[6]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.06   clock reconvergence pessimism
   0.01    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0558

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0558

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.1645

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.6355

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
386.322188

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.45e-05   3.14e-07   6.12e-07   5.54e-05  51.6%
Combinational          3.00e-06   2.12e-06   5.64e-07   5.68e-06   5.3%
Clock                  2.93e-05   1.69e-05   9.17e-08   4.62e-05  43.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.67e-05   1.93e-05   1.27e-06   1.07e-04 100.0%
                          80.8%      18.0%       1.2%
