#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Tue May 31 18:47:49 2016
# Process ID: 6972
# Log file: C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/planAhead_run_1/planAhead.log
# Journal file: C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -548 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/pa.fromHdl.tcl
# create_project -name b4_strg -dir "C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/planAhead_run_1" -part xc3s700afg400-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "b4_strg.ucf" [current_fileset -constrset]
Adding file 'C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/b4_strg.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {b4_strg.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top b4_strg $srcset
# add_files [list {b4_strg.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s700afg400-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/b4_strg.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/fg400/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/fg400/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/b4_strg.ucf]
Finished Parsing UCF File [C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg/b4_strg.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 01d0a194
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 503.543 ; gain = 65.859
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {a[3]}]]
startgroup
set_property package_pin M7 [get_ports {a[0]}]
endgroup
startgroup
set_property package_pin L6 [get_ports {a[1]}]
endgroup
set_property package_pin "" [get_ports [list  {a[2]}]]
startgroup
set_property package_pin L6 [get_ports {a[1]}]
endgroup
startgroup
set_property package_pin L7 [get_ports {a[2]}]
endgroup
startgroup
set_property package_pin K5 [get_ports {a[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports clk]
endgroup
startgroup
set_property package_pin M6 [get_ports load]
endgroup
startgroup
set_property package_pin D1 [get_ports q]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/teramoto_2/Documents/works/FPGA/project/b4_strg\planAhead_pid6972.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue May 31 18:50:39 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
