# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/lin/DandProject/dv/projects/dand_riscv_simple/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/lin/DandProject/dv/libraries/difftest/src/test/csrc -I/home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common -I/home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu -Mdir /home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile /home/lin/DandProject/dv/projects/dand_riscv_simple/build/SimTop.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/ram.v /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/verilator/main.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/verilator/snapshot.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/verilator/emu.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/vcs/main.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/vga.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/axi4.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/flash.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/common.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/uart.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/compress.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/device.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/ram.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/vga.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/axi4.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/flash.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/common.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/uart.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/compress.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/device.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/common/ram.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/lin/DandProject/dv/libraries/difftest/src/test/csrc/difftest/ref.cpp"
S   1599132  5247128  1705414158    90764432  1705414158    90764432 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/DandRiscvSimple.v"
S     21678  6465267  1750164159   278027165  1750164159   278027165 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/SimTop.v"
S     11959  6302751  1693401055   232044754  1693401055   232044754 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/axi_slave_mem.v"
T      4399  6465163  1750164164   102027203  1750164164   102027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop.cpp"
T      3079  6465162  1750164164   102027203  1750164164   102027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop.h"
T      5538  6465181  1750164164   482027206  1750164164   482027206 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop.mk"
T      8186  6465161  1750164164   102027203  1750164164   102027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678  6465160  1750164164   102027203  1750164164   102027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__Dpi.cpp"
T      5912  6465159  1750164164   102027203  1750164164   102027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__Dpi.h"
T      1024  6465157  1750164164   102027203  1750164164   102027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__Syms.cpp"
T      1236  6465158  1750164164   102027203  1750164164   102027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__Syms.h"
T    946550  6465177  1750164164   330027205  1750164164   330027205 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__Trace__0.cpp"
T   1289801  6465176  1750164164   314027205  1750164164   314027205 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__Trace__0__Slow.cpp"
T       784  6465178  1750164164   330027205  1750164164   330027205 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__Trace__1.cpp"
T    417201  6465164  1750164164   114027203  1750164164   114027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024root.h"
T   1555601  6465169  1750164164   190027204  1750164164   190027204 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024root__DepSet_h278d43d2__0.cpp"
T   1153708  6465167  1750164164   142027203  1750164164   142027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024root__DepSet_h278d43d2__0__Slow.cpp"
T   1099427  6465170  1750164164   230027204  1750164164   230027204 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024root__DepSet_hd5918264__0.cpp"
T    470011  6465168  1750164164   150027204  1750164164   150027204 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024root__DepSet_hd5918264__0__Slow.cpp"
T   2382306  6465171  1750164164   278027205  1750164164   278027205 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024root__DepSet_hd5918264__1.cpp"
T    372096  6465172  1750164164   286027205  1750164164   286027205 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024root__DepSet_hd5918264__2.cpp"
T       693  6465166  1750164164   118027203  1750164164   118027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024root__Slow.cpp"
T       645  6465165  1750164164   118027203  1750164164   118027203 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024unit.h"
T       513  6465174  1750164164   286027205  1750164164   286027205 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024unit__DepSet_hab1093f9__0__Slow.cpp"
T     45622  6465175  1750164164   286027205  1750164164   286027205 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024unit__DepSet_hd90c3539__0.cpp"
T       693  6465173  1750164164   286027205  1750164164   286027205 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop___024unit__Slow.cpp"
T   2414505  6465142  1750164164   474027206  1750164164   474027206 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__stats.txt"
T      2922  6465182  1750164164   482027206  1750164164   482027206 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__ver.d"
T         0        0  1750164164   482027206  1750164164   482027206 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop__verFiles.dat"
T      2128  6465180  1750164164   478027206  1750164164   478027206 "/home/lin/DandProject/dv/projects/dand_riscv_simple/build/emu-compile/VSimTop_classes.mk"
S  10477424 16515586  1685351908   456204513  1685351908   456204513 "/usr/local/bin/verilator_bin"
S       864  6464414  1750162158   250011314  1750162158   250011314 "src/test/vsrc/common/assert.v"
S     17294  6464415  1750162158   250011314  1750162158   250011314 "src/test/vsrc/common/difftest.v"
S      1396  6464416  1750162158   250011314  1750162158   250011314 "src/test/vsrc/common/ram.v"
S      1731  6464417  1750162158   250011314  1750162158   250011314 "src/test/vsrc/common/ref.v"
