Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Aug  7 15:20:33 2024
| Host         : paul-ThinkPad-X1-Carbon-Gen-9 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.753ns  (logic 5.450ns (39.628%)  route 8.303ns (60.372%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.630     3.081    b_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     3.205 r  D_OBUF[6]_inst_i_2/O
                         net (fo=9, routed)           0.812     4.016    add/w2
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.152     4.168 r  overflow_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.862    10.030    s_OBUF[4]
    L1                   OBUF (Prop_obuf_I_O)         3.723    13.753 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    13.753    overflow
    L1                                                                r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.769ns  (logic 5.209ns (44.263%)  route 6.560ns (55.737%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.630     3.081    b_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     3.205 r  D_OBUF[6]_inst_i_2/O
                         net (fo=9, routed)           2.075     5.280    add/w2
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.855     8.259    D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.769 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.769    D[0]
    W7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.750ns  (logic 5.433ns (46.238%)  route 6.317ns (53.762%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.637     3.088    b_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.240 r  s_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           2.122     5.363    s_OBUF[0]
    SLICE_X45Y13         LUT6 (Prop_lut6_I4_O)        0.326     5.689 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.557     8.246    D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.750 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.750    D[5]
    V5                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.696ns  (logic 5.219ns (44.618%)  route 6.478ns (55.382%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.637     3.088    b_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.124     3.212 f  s_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           2.266     5.478    s_OBUF[1]
    SLICE_X45Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.602 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.574     8.177    D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.696 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.696    D[4]
    U5                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.666ns  (logic 5.234ns (44.863%)  route 6.432ns (55.137%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.630     3.081    b_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     3.205 r  D_OBUF[6]_inst_i_2/O
                         net (fo=9, routed)           2.075     5.280    add/w2
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.404 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.727     8.131    D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.666 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.666    D[2]
    U8                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.666ns  (logic 5.234ns (44.869%)  route 6.431ns (55.131%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.630     3.081    b_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     3.205 r  D_OBUF[6]_inst_i_2/O
                         net (fo=9, routed)           2.078     5.282    add/w2
    SLICE_X44Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.406 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.724     8.130    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.666 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.666    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.404ns  (logic 5.230ns (45.859%)  route 6.174ns (54.141%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.441     2.894    a_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.018 r  s_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           2.108     5.125    s_OBUF[2]
    SLICE_X45Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.249 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.626     7.875    D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.404 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.404    D[1]
    W6                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.275ns  (logic 5.232ns (46.406%)  route 6.043ns (53.594%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.441     2.894    a_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.124     3.018 r  s_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           2.087     5.105    s_OBUF[2]
    SLICE_X45Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.229 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.515     7.744    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.275 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.275    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.617ns  (logic 5.437ns (56.536%)  route 4.180ns (43.464%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.630     3.081    b_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     3.205 r  D_OBUF[6]_inst_i_2/O
                         net (fo=9, routed)           0.812     4.016    add/w2
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.152     4.168 r  overflow_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.738     5.907    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.711     9.617 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.617    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.501ns  (logic 5.208ns (54.814%)  route 4.293ns (45.186%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.630     3.081    b_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.124     3.205 r  D_OBUF[6]_inst_i_2/O
                         net (fo=9, routed)           0.812     4.016    add/w2
    SLICE_X0Y13          LUT3 (Prop_lut3_I2_O)        0.124     4.140 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.851     5.992    s_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     9.501 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.501    s[3]
    V19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.476ns (64.346%)  route 0.818ns (35.654%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.367     0.596    a_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.641 r  s_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.452     1.092    s_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.295 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.295    s[2]
    U19                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.537ns (65.629%)  route 0.805ns (34.371%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.347     0.568    a_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.048     0.616 r  s_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.458     1.074    s_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.342 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.342    s[0]
    U16                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.482ns (60.518%)  route 0.967ns (39.482%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=9, routed)           0.556     0.782    b_IBUF[3]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.045     0.827 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.239    s_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.449 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.449    s[3]
    V19                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.541ns (62.159%)  route 0.938ns (37.841%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  b_IBUF[3]_inst/O
                         net (fo=9, routed)           0.556     0.782    b_IBUF[3]
    SLICE_X0Y13          LUT3 (Prop_lut3_I1_O)        0.042     0.824 r  overflow_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.382     1.207    s_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.272     2.479 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.479    s[4]
    W18                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.497ns (58.634%)  route 1.056ns (41.366%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.347     0.568    a_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.045     0.613 r  s_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.709     1.322    s_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.552 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.552    s[1]
    E19                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.353ns  (logic 1.467ns (43.756%)  route 1.886ns (56.244%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=9, routed)           1.098     1.315    a_IBUF[3]
    SLICE_X45Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.360 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.148    D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.353 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.353    D[5]
    V5                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.365ns  (logic 1.483ns (44.055%)  route 1.883ns (55.945%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=9, routed)           1.095     1.312    a_IBUF[3]
    SLICE_X45Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.357 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.144    D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.365 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.365    D[4]
    U5                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.431ns  (logic 1.552ns (45.225%)  route 1.879ns (54.775%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           0.366     0.595    a_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.640 r  D_OBUF[6]_inst_i_2/O
                         net (fo=9, routed)           0.757     1.397    add/w2
    SLICE_X45Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.442 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.757     2.199    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.431 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.431    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 1.541ns (43.721%)  route 1.984ns (56.279%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           0.347     0.568    a_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.045     0.613 r  s_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           0.800     1.414    s_OBUF[1]
    SLICE_X45Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.459 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.836     2.295    D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.525 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.525    D[1]
    W6                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.541ns  (logic 1.498ns (42.306%)  route 2.043ns (57.694%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  a_IBUF[3]_inst/O
                         net (fo=9, routed)           1.183     1.400    a_IBUF[3]
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.045     1.445 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.305    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.541 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.541    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------





