{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd\n",
    "import json"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "new_conv_path = '/data/LPJ/ICML25/GraphCoder/graphgpt_dataset/gpt_dataset_construction/similar_logic/instr_reg/v1/with_head/conversations.json'\n",
    "new_graph_path = '/data/LPJ/ICML25/GraphCoder/graphgpt_dataset/gpt_dataset_construction/similar_logic/instr_reg/v1/with_head/graph.jsonl'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(new_conv_path, 'r') as f:\n",
    "    new_conversation = json.load(f)\n",
    "graph = pd.read_json(new_graph_path, lines=True)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "========================== 0 ==========================\n",
      "module data_bus_control (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] ctrl_flag,\n",
      "    input [15:0] bus_data,\n",
      "    output [7:0] reg1_out,\n",
      "    output [7:0] reg2_out\n",
      ");\n",
      "\n",
      "    // Submodule for register storage\n",
      "    wire [7:0] reg1_data, reg2_data;\n",
      "\n",
      "    register_storage reg1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .ctrl_flag(ctrl_flag),\n",
      "        .data_in(bus_data[7:0]), // Lower 8 bits of bus data\n",
      "        .data_out(reg1_data),\n",
      "        .ctrl_code(2'b01) // Control for first register\n",
      "    );\n",
      "\n",
      "    register_storage reg2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .ctrl_flag(ctrl_flag),\n",
      "        .data_in(bus_data[15:8]), // Upper 8 bits of bus data\n",
      "        .data_out(reg2_data),\n",
      "        .ctrl_code(2'b10) // Control for second register\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign reg1_out = reg1_data;\n",
      "    assign reg2_out = reg2_data;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for register storage\n",
      "module register_storage (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] ctrl_flag,\n",
      "    input [7:0] data_in,\n",
      "    output reg [7:0] data_out,\n",
      "    input [1:0] ctrl_code // Code to distinguish control flags\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (ctrl_flag == ctrl_code) begin\n",
      "                data_out <= data_in; // Capture incoming data if control code matches\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 1 ==========================\n",
      "module control_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] enable,\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    input [7:0] data3,\n",
      "    output reg [7:0] critical_data,\n",
      "    output reg [1:0] sensor_type\n",
      ");\n",
      "\n",
      "    // Submodule for sensor data storage\n",
      "    wire [7:0] data1_out, data2_out, data3_out;\n",
      "\n",
      "    sensor_data_storage sensor1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(enable[0]),\n",
      "        .data(data1),\n",
      "        .data_out(data1_out)\n",
      "    );\n",
      "\n",
      "    sensor_data_storage sensor2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(enable[1]),\n",
      "        .data(data2),\n",
      "        .data_out(data2_out)\n",
      "    );\n",
      "\n",
      "    sensor_data_storage sensor3 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(enable[2]),\n",
      "        .data(data3),\n",
      "        .data_out(data3_out)\n",
      "    );\n",
      "\n",
      "    // Output logic\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            critical_data <= 8'd0;\n",
      "            sensor_type <= 2'b00;\n",
      "        end else begin\n",
      "            if (enable[0]) begin\n",
      "                critical_data <= data1_out;\n",
      "                sensor_type <= 2'b00;\n",
      "            end else if (enable[1]) begin\n",
      "                critical_data <= data2_out;\n",
      "                sensor_type <= 2'b01;\n",
      "            end else if (enable[2]) begin\n",
      "                critical_data <= data3_out;\n",
      "                sensor_type <= 2'b10;\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for sensor data storage\n",
      "module sensor_data_storage (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input enable,\n",
      "    input [7:0] data,\n",
      "    output reg [7:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (enable) begin\n",
      "                data_out <= data; // Capture data if enabled\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 2 ==========================\n",
      "module instruction_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] encoded_ins,\n",
      "    output [7:0] control_signals,\n",
      "    output [2:0] op_mode,\n",
      "    output [7:0] immediate_value\n",
      ");\n",
      "\n",
      "    // Register for control signals and operation mode\n",
      "    reg [7:0] control_reg;\n",
      "    reg [2:0] mode_reg;\n",
      "    reg [7:0] immediate_reg;\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            control_reg <= 8'd0;     // Reset control signals\n",
      "            mode_reg <= 3'd0;        // Reset operation mode\n",
      "            immediate_reg <= 8'd0;   // Reset immediate value\n",
      "        end else begin\n",
      "            // Decode control signals based on instruction pattern\n",
      "            control_reg <= encoded_ins[15:8]; // Example pattern for control signals\n",
      "            mode_reg <= encoded_ins[7:5];     // Operation mode segment\n",
      "            // Check for immediate operation condition (example condition)\n",
      "            if (control_reg[0] == 1'b1) begin\n",
      "                immediate_reg <= encoded_ins[7:0]; // Immediate value segment\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "    // Output assignments\n",
      "    assign control_signals = control_reg;\n",
      "    assign op_mode = mode_reg;\n",
      "    assign immediate_value = immediate_reg;\n",
      "\n",
      "endmodule\n",
      "========================== 3 ==========================\n",
      "module data_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [15:0] data_in,\n",
      "    output [3:0] ctrl,\n",
      "    output [3:0] flag,\n",
      "    output [7:0] buffer_out\n",
      ");\n",
      "\n",
      "    // Submodules for data decoding\n",
      "    wire [15:0] direct_out, buffer_out_wire;\n",
      "\n",
      "    decode_direct direct_decoder (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .sel(sel),\n",
      "        .data(data_in),\n",
      "        .decoded_out(direct_out),\n",
      "        .sel_code(2'b00) // Decode direct input\n",
      "    );\n",
      "\n",
      "    decode_buffer buffer_decoder (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .sel(sel),\n",
      "        .data(data_in),\n",
      "        .buffer_out(buffer_out_wire),\n",
      "        .sel_code(2'b01) // Process buffer data\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign ctrl = direct_out[15:12]; // Extract top 4 bits as control signals\n",
      "    assign flag = direct_out[11:8];  // Next 4 bits as flags\n",
      "    assign buffer_out = buffer_out_wire[7:0]; // 8 bits from buffer output\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for direct data decoding\n",
      "module decode_direct (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [15:0] data,\n",
      "    output reg [15:0] decoded_out,\n",
      "    input [1:0] sel_code // Code for direct decoding\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            decoded_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (sel == sel_code) begin\n",
      "                decoded_out <= data; // Decode if selection matches\n",
      "            end else begin\n",
      "                decoded_out <= decoded_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for buffer data processing\n",
      "module decode_buffer (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [15:0] data,\n",
      "    output reg [7:0] buffer_out,\n",
      "    input [1:0] sel_code // Code for buffer processing\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            buffer_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (sel == sel_code) begin\n",
      "                buffer_out <= data[7:0]; // Process buffer if selection matches\n",
      "            end else begin\n",
      "                buffer_out <= buffer_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 4 ==========================\n",
      "module sensor_data_selector (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [15:0] sensor1_data,\n",
      "    input [15:0] sensor2_data,\n",
      "    input [15:0] sensor3_data,\n",
      "    input [2:0] valid,\n",
      "    output reg [15:0] processed_data,\n",
      "    output reg data_valid\n",
      ");\n",
      "\n",
      "    // Submodules for each sensor data processing\n",
      "    wire [15:0] data1_out, data2_out, data3_out;\n",
      "\n",
      "    sensor_processor proc1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data(sensor1_data),\n",
      "        .valid(valid[0]),\n",
      "        .data_out(data1_out)\n",
      "    );\n",
      "\n",
      "    sensor_processor proc2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data(sensor2_data),\n",
      "        .valid(valid[1]),\n",
      "        .data_out(data2_out)\n",
      "    );\n",
      "\n",
      "    sensor_processor proc3 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data(sensor3_data),\n",
      "        .valid(valid[2]),\n",
      "        .data_out(data3_out)\n",
      "    );\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            processed_data <= 16'd0;\n",
      "            data_valid <= 1'b0;\n",
      "        end else begin\n",
      "            case(sel)\n",
      "                2'b00: if (valid[0]) {processed_data, data_valid} <= {data1_out, 1'b1};\n",
      "                2'b01: if (valid[1]) {processed_data, data_valid} <= {data2_out, 1'b1};\n",
      "                2'b10: if (valid[2]) {processed_data, data_valid} <= {data3_out, 1'b1};\n",
      "                default: data_valid <= 1'b0;\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "endmodule\n",
      "\n",
      "module sensor_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] data,\n",
      "    input valid,\n",
      "    output reg [15:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0;\n",
      "        end else if (valid) begin\n",
      "            data_out <= data; // Process data if valid\n",
      "        end\n",
      "    end\n",
      "endmodule\n",
      "========================== 5 ==========================\n",
      "module multi_source_capture (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] dataA,\n",
      "    input [15:0] dataB,\n",
      "    output [7:0] data_out,\n",
      "    output [3:0] tag\n",
      ");\n",
      "\n",
      "    // Submodule outputs\n",
      "    wire [7:0] data_out_A, data_out_B;\n",
      "    wire [3:0] tag_A, tag_B;\n",
      "\n",
      "    // Submodule for Source A processing\n",
      "    source_processor sourceA (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(dataA),\n",
      "        .data_out(data_out_A),\n",
      "        .tag_out(tag_A),\n",
      "        .select_code(2'b01) // Process Source A\n",
      "    );\n",
      "\n",
      "    // Submodule for Source B processing\n",
      "    source_processor sourceB (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(dataB),\n",
      "        .data_out(data_out_B),\n",
      "        .tag_out(tag_B),\n",
      "        .select_code(2'b10) // Process Source B\n",
      "    );\n",
      "\n",
      "    // Output assignments based on select\n",
      "    assign data_out = (select == 2'b01) ? data_out_A : (select == 2'b10) ? data_out_B : 8'd0;\n",
      "    assign tag = (select == 2'b01) ? tag_A : (select == 2'b10) ? tag_B : 4'd0;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for processing each data source\n",
      "module source_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] data,\n",
      "    output reg [7:0] data_out,\n",
      "    output reg [3:0] tag_out,\n",
      "    input [1:0] select_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset outputs\n",
      "            tag_out <= 4'd0;\n",
      "        end else begin\n",
      "            if (select == select_code) begin\n",
      "                data_out <= data[15:8]; // Capture high 8 bits as data\n",
      "                tag_out <= data[3:0]; // Capture low 4 bits as tag\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous values\n",
      "                tag_out <= tag_out;\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 6 ==========================\n",
      "module control_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] cmd,\n",
      "    input [1:0] state,\n",
      "    output reg en_exec,\n",
      "    output reg en_mem,\n",
      "    output reg en_io\n",
      ");\n",
      "\n",
      "    // Submodule for command decoding\n",
      "    wire [2:0] control_flags;\n",
      "\n",
      "    command_decoder decoder (\n",
      "        .cmd(cmd),\n",
      "        .state(state),\n",
      "        .flags_out(control_flags)\n",
      "    );\n",
      "\n",
      "    // Control logic based on decoded flags\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            en_exec <= 1'b0;\n",
      "            en_mem <= 1'b0;\n",
      "            en_io <= 1'b0;\n",
      "        end else begin\n",
      "            en_exec <= control_flags[0];\n",
      "            en_mem <= control_flags[1];\n",
      "            en_io <= control_flags[2];\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for decoding commands based on the microprocessor's state\n",
      "module command_decoder (\n",
      "    input [3:0] cmd,\n",
      "    input [1:0] state,\n",
      "    output reg [2:0] flags_out\n",
      ");\n",
      "\n",
      "    always @(*) begin\n",
      "        case (state)\n",
      "            2'b00: flags_out = 3'b000; // default state\n",
      "            2'b01: begin // Example state processing\n",
      "                case (cmd)\n",
      "                    4'b0001: flags_out = 3'b110; // Enable exec and mem\n",
      "                    4'b0010: flags_out = 3'b101; // Enable exec and io\n",
      "                    default: flags_out = 3'b000;\n",
      "                endcase\n",
      "            end\n",
      "            2'b10: begin\n",
      "                case (cmd)\n",
      "                    4'b0100: flags_out = 3'b011; // Enable mem and io\n",
      "                    default: flags_out = 3'b000;\n",
      "                endcase\n",
      "            end\n",
      "            default: flags_out = 3'b000;\n",
      "        endcase\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 7 ==========================\n",
      "module data_capture_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] select,\n",
      "    input [15:0] data_in,\n",
      "    output [7:0] field1,\n",
      "    output [3:0] field2,\n",
      "    output [1:0] status\n",
      ");\n",
      "\n",
      "    // Submodule for data processing\n",
      "    wire [15:0] dp1_out, dp2_out;\n",
      "\n",
      "    data_processor dp1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data_in(data_in),\n",
      "        .data_out(dp1_out),\n",
      "        .select_code(3'b001) // Priority peripherals\n",
      "    );\n",
      "\n",
      "    data_processor dp2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data_in(data_in),\n",
      "        .data_out(dp2_out),\n",
      "        .select_code(3'b100) // Secondary peripherals\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign field1 = dp1_out[15:8]; // High byte, priority data\n",
      "    assign field2 = dp1_out[3:0];  // Low nibble, minor data\n",
      "    assign status = dp2_out[1:0];  // Status from secondary data source\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data processing\n",
      "module data_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] select,\n",
      "    input [15:0] data_in,\n",
      "    output reg [15:0] data_out,\n",
      "    input [2:0] select_code // Code to distinguish data sources\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (select == select_code) begin\n",
      "                data_out <= data_in; // Capture data if select code matches\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 8 ==========================\n",
      "module data_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] data_in,\n",
      "    output [7:0] address,\n",
      "    output [7:0] command\n",
      ");\n",
      "\n",
      "    // Submodule outputs\n",
      "    wire [7:0] address_ext, command_ext;\n",
      "    wire [7:0] address_int, command_int;\n",
      "\n",
      "    // Submodule for external data decoding\n",
      "    decode_module ext_decode (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(data_in),\n",
      "        .decoded_address(address_ext),\n",
      "        .decoded_command(command_ext),\n",
      "        .select_code(2'b00) // Decode from external source\n",
      "    );\n",
      "\n",
      "    // Submodule for internal data decoding\n",
      "    decode_module int_decode (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(data_in),\n",
      "        .decoded_address(address_int),\n",
      "        .decoded_command(command_int),\n",
      "        .select_code(2'b01) // Decode from internal memory\n",
      "    );\n",
      "\n",
      "    // Output assignments based on selected source\n",
      "    assign address = (select == 2'b00) ? address_ext : address_int;\n",
      "    assign command = (select == 2'b00) ? command_ext : command_int;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for decoding data\n",
      "module decode_module (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] data,\n",
      "    output reg [7:0] decoded_address,\n",
      "    output reg [7:0] decoded_command,\n",
      "    input [1:0] select_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            decoded_address <= 8'd0; // Initialize address\n",
      "            decoded_command <= 8'd0; // Initialize command\n",
      "        end else begin\n",
      "            if (select == select_code) begin\n",
      "                decoded_address <= data[15:8]; // Decode address from high byte\n",
      "                decoded_command <= data[7:0];  // Decode command from low byte\n",
      "            end else begin\n",
      "                decoded_address <= decoded_address; // Retain previous values\n",
      "                decoded_command <= decoded_command;\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 9 ==========================\n",
      "module control_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] exec_stage,\n",
      "    input [15:0] instr,\n",
      "    output [3:0] opcode,\n",
      "    output [11:0] operand\n",
      ");\n",
      "\n",
      "    // Submodules for instruction processing\n",
      "    wire [3:0] opcode_out;\n",
      "    wire [11:0] operand_out;\n",
      "\n",
      "    opcode_decoder opcode_dec (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .exec_stage(exec_stage),\n",
      "        .instr(instr),\n",
      "        .opcode_out(opcode_out)\n",
      "    );\n",
      "\n",
      "    operand_extractor operand_ext (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .exec_stage(exec_stage),\n",
      "        .instr(instr),\n",
      "        .operand_out(operand_out)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign opcode = (exec_stage == 2'b01) ? opcode_out : 4'b0000;\n",
      "    assign operand = (exec_stage == 2'b01) ? operand_out : 12'b000000000000;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for opcode decoding\n",
      "module opcode_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] exec_stage,\n",
      "    input [15:0] instr,\n",
      "    output reg [3:0] opcode_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            opcode_out <= 4'd0; // Reset output\n",
      "        end else if (exec_stage == 2'b01) begin\n",
      "            opcode_out <= instr[15:12]; // Decode opcode from high bits\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for operand extraction\n",
      "module operand_extractor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] exec_stage,\n",
      "    input [15:0] instr,\n",
      "    output reg [11:0] operand_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            operand_out <= 12'd0; // Reset output\n",
      "        end else if (exec_stage == 2'b01) begin\n",
      "            operand_out <= instr[11:0]; // Extract operand from low bits\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 10 ==========================\n",
      "module data_selector (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [7:0] src1,\n",
      "    input [7:0] src2,\n",
      "    output reg [7:0] output_data\n",
      ");\n",
      "\n",
      "    // Submodule instances for data holding\n",
      "    wire [7:0] data_out1, data_out2;\n",
      "\n",
      "    data_holder hold1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data_in(src1),\n",
      "        .data_out(data_out1)\n",
      "    );\n",
      "\n",
      "    data_holder hold2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data_in(src2),\n",
      "        .data_out(data_out2)\n",
      "    );\n",
      "\n",
      "    // Output selection logic\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            output_data <= 8'd0; // Reset data output\n",
      "        end else begin\n",
      "            case (sel)\n",
      "                2'b01: output_data <= data_out1;\n",
      "                2'b10: output_data <= data_out2;\n",
      "                default: output_data <= 8'd0;\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data holding\n",
      "module data_holder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] data_in,\n",
      "    output reg [7:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset data output\n",
      "        end else begin\n",
      "            data_out <= data_in; // Hold incoming data\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 11 ==========================\n",
      "module multi_sensor_controller (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] sensor1,\n",
      "    input [7:0] sensor2,\n",
      "    input [1:0] control_enable,\n",
      "    output [2:0] control_out,\n",
      "    output [1:0] status_flags\n",
      ");\n",
      "\n",
      "    // Submodule for sensor data processing\n",
      "    wire [7:0] sensor1_processed, sensor2_processed;\n",
      "\n",
      "    sensor_processing sensor_proc1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .sensor_data(sensor1),\n",
      "        .process_enable(control_enable[0]),\n",
      "        .processed_data(sensor1_processed)\n",
      "    );\n",
      "\n",
      "    sensor_processing sensor_proc2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .sensor_data(sensor2),\n",
      "        .process_enable(control_enable[1]),\n",
      "        .processed_data(sensor2_processed)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign control_out = (sensor1_processed[7:5] & sensor2_processed[7:5]); // Combine and process control signals\n",
      "    assign status_flags[0] = control_enable[0] & (sensor1_processed != 8'd0); // Status flag for sensor 1\n",
      "    assign status_flags[1] = control_enable[1] & (sensor2_processed != 8'd0); // Status flag for sensor 2\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for processing sensor data\n",
      "module sensor_processing (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] sensor_data,\n",
      "    input process_enable,\n",
      "    output reg [7:0] processed_data\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            processed_data <= 8'd0; // Reset output\n",
      "        end else if (process_enable) begin\n",
      "            processed_data <= sensor_data; // Process and store data if enabled\n",
      "        end else begin\n",
      "            processed_data <= processed_data; // Retain previous value\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 12 ==========================\n",
      "module multi_func_alu (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] op_code,\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    output reg [7:0] result,\n",
      "    output reg carry_out\n",
      ");\n",
      "\n",
      "    // Submodule for ALU operations\n",
      "    wire [7:0] alu_result;\n",
      "    wire alu_carry;\n",
      "\n",
      "    alu_core alu (\n",
      "        .data1(data1),\n",
      "        .data2(data2),\n",
      "        .op_code(op_code),\n",
      "        .result(alu_result),\n",
      "        .carry_out(alu_carry)\n",
      "    );\n",
      "\n",
      "    // Result storage and output assignment\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0;\n",
      "            carry_out <= 1'b0;\n",
      "        end else begin\n",
      "            result <= alu_result;\n",
      "            carry_out <= alu_carry;\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for ALU core operations\n",
      "module alu_core (\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    input [3:0] op_code,\n",
      "    output reg [7:0] result,\n",
      "    output reg carry_out\n",
      ");\n",
      "\n",
      "    always @* begin\n",
      "        case(op_code)\n",
      "            4'b0001: {carry_out, result} = data1 + data2; // Addition\n",
      "            4'b0010: {carry_out, result} = data1 - data2; // Subtraction\n",
      "            4'b0100: result = data1 & data2; // Bitwise AND\n",
      "            4'b1000: result = data1 | data2; // Bitwise OR\n",
      "            default: result = 8'd0;\n",
      "        endcase\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 13 ==========================\n",
      "module cpu_control_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] ctrl_bus,\n",
      "    output [3:0] decode,\n",
      "    output [7:0] exec_cmd,\n",
      "    output [2:0] cpu_state\n",
      ");\n",
      "\n",
      "    // Submodule for command decoding\n",
      "    wire [3:0] decoded_signals;\n",
      "    command_decoder decoder (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .ctrl_bus(ctrl_bus),\n",
      "        .decoded_out(decoded_signals)\n",
      "    );\n",
      "\n",
      "    // Submodule for command execution\n",
      "    wire [7:0] execution_commands;\n",
      "    command_executor executor (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .decoded_signals(decoded_signals),\n",
      "        .exec_cmd_out(execution_commands)\n",
      "    );\n",
      "\n",
      "    // Submodule for CPU state management\n",
      "    wire [2:0] state_output;\n",
      "    state_tracker state_manage (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .executing_cmd(execution_commands),\n",
      "        .state_out(state_output)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign decode = decoded_signals;\n",
      "    assign exec_cmd = execution_commands;\n",
      "    assign cpu_state = state_output;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for command decoding\n",
      "module command_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] ctrl_bus,\n",
      "    output reg [3:0] decoded_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            decoded_out <= 4'd0; // Reset output\n",
      "        end else begin\n",
      "            // Decoding logic based on control bus\n",
      "            decoded_out <= ctrl_bus[15:12]; // Simple example of decoding\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for executing commands\n",
      "module command_executor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] decoded_signals,\n",
      "    output reg [7:0] exec_cmd_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            exec_cmd_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            // Execution command logic based on decoded signals\n",
      "            exec_cmd_out <= {decoded_signals, 4'd0}; // Example: augment with zeroes\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for state tracking\n",
      "module state_tracker (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] executing_cmd,\n",
      "    output reg [2:0] state_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            state_out <= 3'd0; // Reset state\n",
      "        end else begin\n",
      "            // State update logic\n",
      "            state_out <= (executing_cmd[7:5] != 3'd0) ? 3'd1 : 3'd2; // Simplified state logic\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 14 ==========================\n",
      "module data_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] op_code,\n",
      "    input [1:0] src_sel,\n",
      "    input [7:0] data_a,\n",
      "    input [7:0] data_b,\n",
      "    output [7:0] result_add,\n",
      "    output [7:0] result_sub\n",
      ");\n",
      "\n",
      "    // Submodule for adder and subtractor\n",
      "    wire [7:0] data_a_int, data_b_int;\n",
      "\n",
      "    data_fetch df_a (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .src_sel(src_sel),\n",
      "        .data_in(data_a),\n",
      "        .data_out(data_a_int)\n",
      "    );\n",
      "\n",
      "    data_fetch df_b (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .src_sel(src_sel),\n",
      "        .data_in(data_b),\n",
      "        .data_out(data_b_int)\n",
      "    );\n",
      "\n",
      "    adder add_module (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(op_code == 2'b00),\n",
      "        .data_a(data_a_int),\n",
      "        .data_b(data_b_int),\n",
      "        .result(result_add)\n",
      "    );\n",
      "\n",
      "    subtractor sub_module (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(op_code == 2'b01),\n",
      "        .data_a(data_a_int),\n",
      "        .data_b(data_b_int),\n",
      "        .result(result_sub)\n",
      "    );\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data fetching\n",
      "module data_fetch (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] src_sel,\n",
      "    input [7:0] data_in,\n",
      "    output reg [7:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset data\n",
      "        end else begin\n",
      "            data_out <= data_in; // Direct data assignment\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for addition\n",
      "module adder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input enable,\n",
      "    input [7:0] data_a,\n",
      "    input [7:0] data_b,\n",
      "    output reg [7:0] result\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0;\n",
      "        end else if (enable) begin\n",
      "            result <= data_a + data_b;\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for subtraction\n",
      "module subtractor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input enable,\n",
      "    input [7:0] data_a,\n",
      "    input [7:0] data_b,\n",
      "    output reg [7:0] result\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0;\n",
      "        end else if (enable) begin\n",
      "            result <= data_a - data_b;\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 15 ==========================\n",
      "module data_capture_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] src_sel,\n",
      "    input [15:0] data_in,\n",
      "    output [3:0] data_A,\n",
      "    output [7:0] data_B,\n",
      "    output [15:0] data_C\n",
      ");\n",
      "\n",
      "    // Submodules for data processing\n",
      "    wire [15:0] sensor_A_out, sensor_B_out, sensor_C_out;\n",
      "\n",
      "    data_processor sensor_A (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .src_sel(src_sel),\n",
      "        .data(data_in),\n",
      "        .data_out(sensor_A_out),\n",
      "        .sel_code(2'b00) // Data from Sensor A\n",
      "    );\n",
      "\n",
      "    data_processor sensor_B (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .src_sel(src_sel),\n",
      "        .data(data_in),\n",
      "        .data_out(sensor_B_out),\n",
      "        .sel_code(2'b01) // Data from Sensor B\n",
      "    );\n",
      "\n",
      "    data_processor sensor_C (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .src_sel(src_sel),\n",
      "        .data(data_in),\n",
      "        .data_out(sensor_C_out),\n",
      "        .sel_code(2'b10) // Data from Sensor C\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign data_A = sensor_A_out[3:0]; // Processed 4 bits from Sensor A\n",
      "    assign data_B = sensor_B_out[7:0]; // Processed 8 bits from Sensor B\n",
      "    assign data_C = sensor_C_out;      // Raw 16 bits from Sensor C\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data processing\n",
      "module data_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] src_sel,\n",
      "    input [15:0] data,\n",
      "    output reg [15:0] data_out,\n",
      "    input [1:0] sel_code // Code to distinguish data sources\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (src_sel == sel_code) begin\n",
      "                data_out <= data; // Capture data if source code matches\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 16 ==========================\n",
      "module data_selector (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    output reg [7:0] out_data\n",
      ");\n",
      "\n",
      "    // Submodule for selecting data\n",
      "    wire [7:0] selected_data;\n",
      "\n",
      "    data_mux select_unit (\n",
      "        .sel(sel),\n",
      "        .data1(data1),\n",
      "        .data2(data2),\n",
      "        .selected_output(selected_data)\n",
      "    );\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            out_data <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            out_data <= selected_data; // Update register with selected data\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data multiplexing\n",
      "module data_mux (\n",
      "    input [1:0] sel,\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    output reg [7:0] selected_output\n",
      ");\n",
      "\n",
      "    always @(*) begin\n",
      "        case (sel)\n",
      "            2'b01: selected_output = data1;\n",
      "            2'b10: selected_output = data2;\n",
      "            default: selected_output = 8'd0; // Default to zero if no valid selection\n",
      "        endcase\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 17 ==========================\n",
      "module opcode_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] fetch,\n",
      "    input [15:0] inst_data,\n",
      "    output [3:0] opcode,\n",
      "    output [5:0] operand1,\n",
      "    output [5:0] operand2\n",
      ");\n",
      "\n",
      "    // Submodule for opcode decoding\n",
      "    wire [15:0] decode_out_immediate, decode_out_memory;\n",
      "\n",
      "    instruction_decode dec1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .fetch(fetch),\n",
      "        .inst_data(inst_data),\n",
      "        .decode_out(decode_out_immediate),\n",
      "        .fetch_code(2'b01) // Decode from immediate value\n",
      "    );\n",
      "\n",
      "    instruction_decode dec2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .fetch(fetch),\n",
      "        .inst_data(inst_data),\n",
      "        .decode_out(decode_out_memory),\n",
      "        .fetch_code(2'b10) // Decode from memory\n",
      "    );\n",
      "\n",
      "    // Output assignments based on active decode path\n",
      "    assign opcode = (fetch == 2'b01) ? decode_out_immediate[15:12] : decode_out_memory[15:12];\n",
      "    assign operand1 = (fetch == 2'b01) ? decode_out_immediate[11:6] : decode_out_memory[11:6];\n",
      "    assign operand2 = (fetch == 2'b01) ? decode_out_immediate[5:0] : decode_out_memory[5:0];\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for instruction decoding\n",
      "module instruction_decode (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] fetch,\n",
      "    input [15:0] inst_data,\n",
      "    output reg [15:0] decode_out,\n",
      "    input [1:0] fetch_code // Code to distinguish fetch sources\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            decode_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (fetch == fetch_code) begin\n",
      "                decode_out <= inst_data; // Use data if fetch code matches\n",
      "            end else begin\n",
      "                decode_out <= decode_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 18 ==========================\n",
      "module data_router (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] select,\n",
      "    input [15:0] data_in,\n",
      "    output [7:0] reg1_data,\n",
      "    output [7:0] reg2_data,\n",
      "    output [7:0] reg3_data\n",
      ");\n",
      "\n",
      "    // Submodules for register data storage\n",
      "    wire [7:0] reg1_out, reg2_out;\n",
      "    wire [15:0] reg3_out;\n",
      "\n",
      "    register_storage reg1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(data_in[7:0]),\n",
      "        .data_out(reg1_out),\n",
      "        .select_code(3'b000) // Data for first register\n",
      "    );\n",
      "\n",
      "    register_storage reg2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(data_in[15:8]),\n",
      "        .data_out(reg2_out),\n",
      "        .select_code(3'b001) // Data for second register\n",
      "    );\n",
      "\n",
      "    register_storage reg3 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(data_in),\n",
      "        .data_out(reg3_out),\n",
      "        .select_code(3'b010) // Data for third register\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign reg1_data = reg1_out; // 8-bit data for first register\n",
      "    assign reg2_data = reg2_out; // 8-bit data for second register\n",
      "    assign reg3_data = reg3_out[7:0]; // Lower 8-bits of 16-bit data for third register\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for register data storage\n",
      "module register_storage (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] select,\n",
      "    input [15:0] data,\n",
      "    output reg [15:0] data_out,\n",
      "    input [2:0] select_code // Code to distinguish select targets\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (select == select_code) begin\n",
      "                data_out <= data; // Capture data if select code matches\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 19 ==========================\n",
      "module mem_ctrl (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input read_write,\n",
      "    input [1:0] src_select,\n",
      "    input [15:0] data_in,\n",
      "    output reg [15:0] data_out,\n",
      "    output reg op_complete\n",
      ");\n",
      "\n",
      "    // Submodule for data processing\n",
      "    wire [15:0] processed_data;\n",
      "\n",
      "    data_processor dp (\n",
      "        .data_in(data_in),\n",
      "        .src_select(src_select),\n",
      "        .processed_data(processed_data)\n",
      "    );\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0;\n",
      "            op_complete <= 1'b0;\n",
      "        end else begin\n",
      "            if (read_write == 1'b0) begin\n",
      "                data_out <= data_in; // Direct read operation\n",
      "                op_complete <= 1'b1;\n",
      "            end else if (read_write == 1'b1) begin\n",
      "                data_out <= processed_data; // Write processed data\n",
      "                op_complete <= 1'b1;\n",
      "            end else begin\n",
      "                op_complete <= 1'b0; // No operation\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data processing\n",
      "module data_processor (\n",
      "    input [15:0] data_in,\n",
      "    input [1:0] src_select,\n",
      "    output reg [15:0] processed_data\n",
      ");\n",
      "\n",
      "    always @(*) begin\n",
      "        case(src_select)\n",
      "            2'b00: processed_data = data_in + 1; // Simulate a simple processing for CPU data\n",
      "            2'b01: processed_data = data_in - 1; // Simulate a simple processing for IO device data\n",
      "            default: processed_data = data_in; // Default no processing\n",
      "        endcase\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 20 ==========================\n",
      "module data_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] cmd,\n",
      "    input [15:0] serial_data,\n",
      "    output [2:0] operation,\n",
      "    output [7:0] address,\n",
      "    output [7:0] payload\n",
      ");\n",
      "\n",
      "    // Submodule for data separation\n",
      "    wire [7:0] addr_out, payload_out;\n",
      "\n",
      "    data_splitter ds (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .cmd(cmd),\n",
      "        .serial_data(serial_data),\n",
      "        .address_out(addr_out),\n",
      "        .payload_out(payload_out)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign operation = cmd;            // Direct assignment of command to operation\n",
      "    assign address = addr_out;         // Address extracted from serial_data\n",
      "    assign payload = payload_out;      // Payload extracted from serial_data\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for splitting data\n",
      "module data_splitter (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] cmd,\n",
      "    input [15:0] serial_data,\n",
      "    output reg [7:0] address_out,\n",
      "    output reg [7:0] payload_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            address_out <= 8'd0; // Reset address output\n",
      "            payload_out <= 8'd0; // Reset payload output\n",
      "        end else begin\n",
      "            case (cmd)\n",
      "                3'b001: begin\n",
      "                    address_out <= serial_data[15:8]; // High byte as address\n",
      "                    payload_out <= serial_data[7:0];  // Low byte as payload\n",
      "                end\n",
      "                3'b010: begin\n",
      "                    address_out <= serial_data[7:0];   // Low byte as address\n",
      "                    payload_out <= serial_data[15:8]; // High byte as payload\n",
      "                end\n",
      "                default: begin\n",
      "                    address_out <= 8'hFF; // Default or undefined command\n",
      "                    payload_out <= 8'hFF;\n",
      "                end\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 21 ==========================\n",
      "module data_selector (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [7:0] source1,\n",
      "    input [7:0] source2,\n",
      "    output reg [7:0] out1,\n",
      "    output reg [7:0] out2\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            out1 <= 8'd0; // Initialize out1\n",
      "            out2 <= 8'd0; // Initialize out2\n",
      "        end else begin\n",
      "            case(select)\n",
      "                2'b01: begin\n",
      "                    out1 <= source1; // Output source1\n",
      "                    out2 <= 8'd0;\n",
      "                end\n",
      "                2'b10: begin\n",
      "                    out1 <= 8'd0;\n",
      "                    out2 <= source2; // Output source2\n",
      "                end\n",
      "                2'b11: begin\n",
      "                    out1 <= source1; // Output both\n",
      "                    out2 <= source2;\n",
      "                end\n",
      "                default: begin\n",
      "                    out1 <= 8'd0; // No output\n",
      "                    out2 <= 8'd0;\n",
      "                end\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 22 ==========================\n",
      "module reg_file (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] wr_en,\n",
      "    input [1:0] rd_sel,\n",
      "    input [15:0] data_in,\n",
      "    output [15:0] data_out\n",
      ");\n",
      "\n",
      "    // Submodules for each register\n",
      "    wire [15:0] reg_0_out, reg_1_out, reg_2_out, reg_3_out;\n",
      "\n",
      "    register_16bit reg0 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .write_en(wr_en[0]),\n",
      "        .data_in(data_in),\n",
      "        .data_out(reg_0_out)\n",
      "    );\n",
      "\n",
      "    register_16bit reg1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .write_en(wr_en[1]),\n",
      "        .data_in(data_in),\n",
      "        .data_out(reg_1_out)\n",
      "    );\n",
      "\n",
      "    register_16bit reg2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .write_en(wr_en[2]),\n",
      "        .data_in(data_in),\n",
      "        .data_out(reg_2_out)\n",
      "    );\n",
      "\n",
      "    register_16bit reg3 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .write_en(wr_en[3]),\n",
      "        .data_in(data_in),\n",
      "        .data_out(reg_3_out)\n",
      "    );\n",
      "\n",
      "    // Output assignment using multiplexer logic\n",
      "    assign data_out = (rd_sel == 2'b00) ? reg_0_out :\n",
      "                      (rd_sel == 2'b01) ? reg_1_out :\n",
      "                      (rd_sel == 2'b10) ? reg_2_out :\n",
      "                                           reg_3_out;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for 16-bit registers\n",
      "module register_16bit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input write_en,\n",
      "    input [15:0] data_in,\n",
      "    output reg [15:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0; // Clear the register\n",
      "        end else if (write_en) begin\n",
      "            data_out <= data_in; // Write data if enabled\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 23 ==========================\n",
      "module data_selector (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [15:0] data_a,\n",
      "    input [15:0] data_b,\n",
      "    output [3:0] control_bits,\n",
      "    output [11:0] payload\n",
      ");\n",
      "\n",
      "    // Submodule for data processing\n",
      "    wire [15:0] data_proc_A_out, data_proc_B_out;\n",
      "\n",
      "    data_processor data_proc_A (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .sel(sel),\n",
      "        .data(data_a),\n",
      "        .data_out(data_proc_A_out),\n",
      "        .sel_code(2'b01) // Select Peripheral A\n",
      "    );\n",
      "\n",
      "    data_processor data_proc_B (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .sel(sel),\n",
      "        .data(data_b),\n",
      "        .data_out(data_proc_B_out),\n",
      "        .sel_code(2'b10) // Select Peripheral B\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign control_bits = (sel == 2'b01) ? data_proc_A_out[15:12] : (sel == 2'b10) ? data_proc_B_out[15:12] : 4'd0;\n",
      "    assign payload = (sel == 2'b01) ? data_proc_A_out[11:0] : (sel == 2'b10) ? data_proc_B_out[11:0] : 12'd0;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data processing\n",
      "module data_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [15:0] data,\n",
      "    output reg [15:0] data_out,\n",
      "    input [1:0] sel_code // Code to distinguish data source selection\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (sel == sel_code) begin\n",
      "                data_out <= data; // Capture data if selection code matches\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 24 ==========================\n",
      "module data_dispatcher (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] ctrl,\n",
      "    input [15:0] data_in,\n",
      "    output [7:0] basic_out,\n",
      "    output [15:0] adv_out,\n",
      "    output [7:0] selected_out\n",
      ");\n",
      "\n",
      "    // Submodules for data processing\n",
      "    wire [7:0] basic_proc_out;\n",
      "    wire [15:0] adv_proc_out;\n",
      "\n",
      "    basic_processing basic_proc (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data(data_in[7:0]),\n",
      "        .out(basic_proc_out)\n",
      "    );\n",
      "\n",
      "    advanced_processing adv_proc (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data(data_in),\n",
      "        .out(adv_proc_out)\n",
      "    );\n",
      "\n",
      "    // Output assignment\n",
      "    assign basic_out = basic_proc_out;\n",
      "    assign adv_out = adv_proc_out;\n",
      "    assign selected_out = (ctrl == 2'b00) ? basic_proc_out : adv_proc_out[7:0];\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for basic processing\n",
      "module basic_processing (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] data,\n",
      "    output reg [7:0] out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            out <= data; // Simple processing, direct pass-through\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for advanced processing\n",
      "module advanced_processing (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] data,\n",
      "    output reg [15:0] out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            out <= data + 16'd1; // Example processing, increment each bit\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 25 ==========================\n",
      "module reg_file (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] sel,\n",
      "    input [7:0] write_en,\n",
      "    input [7:0] data_in,\n",
      "    output reg [7:0] data_out\n",
      ");\n",
      "\n",
      "    // Internal register array\n",
      "    reg [7:0] registers[7:0];\n",
      "\n",
      "    // Register write operations\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            registers[0] <= 8'd0;\n",
      "            registers[1] <= 8'd0;\n",
      "            registers[2] <= 8'd0;\n",
      "            registers[3] <= 8'd0;\n",
      "            registers[4] <= 8'd0;\n",
      "            registers[5] <= 8'd0;\n",
      "            registers[6] <= 8'd0;\n",
      "            registers[7] <= 8'd0;\n",
      "        end else begin\n",
      "            if (write_en[0]) registers[0] <= data_in;\n",
      "            if (write_en[1]) registers[1] <= data_in;\n",
      "            if (write_en[2]) registers[2] <= data_in;\n",
      "            if (write_en[3]) registers[3] <= data_in;\n",
      "            if (write_en[4]) registers[4] <= data_in;\n",
      "            if (write_en[5]) registers[5] <= data_in;\n",
      "            if (write_en[6]) registers[6] <= data_in;\n",
      "            if (write_en[7]) registers[7] <= data_in;\n",
      "        end\n",
      "    end\n",
      "\n",
      "    // Register read operations\n",
      "    always @(*) begin\n",
      "        case (sel)\n",
      "            3'd0: data_out = registers[0];\n",
      "            3'd1: data_out = registers[1];\n",
      "            3'd2: data_out = registers[2];\n",
      "            3'd3: data_out = registers[3];\n",
      "            3'd4: data_out = registers[4];\n",
      "            3'd5: data_out = registers[5];\n",
      "            3'd6: data_out = registers[6];\n",
      "            3'd7: data_out = registers[7];\n",
      "            default: data_out = 8'd0;\n",
      "        endcase\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 26 ==========================\n",
      "module control_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] exec,\n",
      "    input [15:0] instr,\n",
      "    output [3:0] en_reg,\n",
      "    output [7:0] addr_mem,\n",
      "    output ctrl_mem\n",
      ");\n",
      "\n",
      "    // Submodules for decoding and control\n",
      "    wire [3:0] dec_out_reg;\n",
      "    wire [7:0] dec_out_mem;\n",
      "    wire dec_out_ctrl;\n",
      "\n",
      "    instruction_decoder decoder (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .instr(instr),\n",
      "        .out_reg(dec_out_reg),\n",
      "        .out_mem(dec_out_mem)\n",
      "    );\n",
      "\n",
      "    memory_control mem_ctrl (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .exec(exec),\n",
      "        .ctrl_signal(dec_out_ctrl)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign en_reg = dec_out_reg;  // Register enable output\n",
      "    assign addr_mem = dec_out_mem;  // Memory address output\n",
      "    assign ctrl_mem = dec_out_ctrl; // Memory control signal\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for instruction decoding\n",
      "module instruction_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] instr,\n",
      "    output reg [3:0] out_reg,\n",
      "    output reg [7:0] out_mem\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            out_reg <= 4'd0;\n",
      "            out_mem <= 8'd0;\n",
      "        end else begin\n",
      "            out_reg <= instr[11:8]; // Decode register enable bits\n",
      "            out_mem <= instr[7:0];  // Decode memory address\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for memory control signal generation\n",
      "module memory_control (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] exec,\n",
      "    output reg ctrl_signal\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            ctrl_signal <= 1'b0; // Reset output\n",
      "        end else begin\n",
      "            if (exec == 2'b10) begin\n",
      "                ctrl_signal <= 1'b1; // Enable memory operation\n",
      "            end else begin\n",
      "                ctrl_signal <= 1'b0; // Disable memory operation\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 27 ==========================\n",
      "module data_selector (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] input_data1,\n",
      "    input [15:0] input_data2,\n",
      "    output [7:0] output_data,\n",
      "    output [3:0] flags\n",
      ");\n",
      "\n",
      "    // Wires for submodule outputs\n",
      "    wire [7:0] data1_processed, data2_processed;\n",
      "    wire [3:0] flags1, flags2;\n",
      "\n",
      "    // Submodule for first data source processing\n",
      "    data_processing process1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data_in(input_data1),\n",
      "        .data_out(data1_processed),\n",
      "        .flags_out(flags1),\n",
      "        .select_code(2'b01) // Process data from first source\n",
      "    );\n",
      "\n",
      "    // Submodule for second data source processing\n",
      "    data_processing process2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data_in(input_data2),\n",
      "        .data_out(data2_processed),\n",
      "        .flags_out(flags2),\n",
      "        .select_code(2'b10) // Process data from second source\n",
      "    );\n",
      "\n",
      "    // Output assignment logic\n",
      "    assign output_data = (select == 2'b01) ? data1_processed : \n",
      "                         (select == 2'b10) ? data2_processed : 8'b00000000;\n",
      "    assign flags = (select == 2'b01) ? flags1 : \n",
      "                   (select == 2'b10) ? flags2 : 4'b0000;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data processing\n",
      "module data_processing (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] data_in,\n",
      "    output reg [7:0] data_out,\n",
      "    output reg [3:0] flags_out,\n",
      "    input [1:0] select_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset output\n",
      "            flags_out <= 4'b0000; // Reset flags\n",
      "        end else begin\n",
      "            if (select == select_code) begin\n",
      "                data_out <= data_in[7:0]; // Capture lower 8 bits\n",
      "                flags_out <= {1'b0, data_in[15], data_in[14], 1'b1}; // Example flag settings\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "                flags_out <= flags_out; // Retain previous flags\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 28 ==========================\n",
      "module data_processing_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] op_code,\n",
      "    input [7:0] data_a,\n",
      "    input [7:0] data_b,\n",
      "    output [3:0] result_high,\n",
      "    output [3:0] result_low\n",
      ");\n",
      "\n",
      "    // Wire to hold the output of arithmetic operations\n",
      "    wire [7:0] arithmetic_out;\n",
      "\n",
      "    // Submodule for arithmetic operations\n",
      "    arithmetic_operations arithm_ops (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .op_code(op_code),\n",
      "        .data_a(data_a),\n",
      "        .data_b(data_b),\n",
      "        .operation_result(arithmetic_out)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign result_high = arithmetic_out[7:4]; // High 4 bits of the result\n",
      "    assign result_low = arithmetic_out[3:0];  // Low 4 bits of the result\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for arithmetic operations\n",
      "module arithmetic_operations (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] op_code,\n",
      "    input [7:0] data_a,\n",
      "    input [7:0] data_b,\n",
      "    output reg [7:0] operation_result\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            operation_result <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            case (op_code)\n",
      "                3'b000: operation_result <= data_a + data_b; // Addition\n",
      "                3'b001: operation_result <= data_a - data_b; // Subtraction\n",
      "                // More operations can be added here\n",
      "                default: operation_result <= operation_result; // Retain the previous value\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 29 ==========================\n",
      "module data_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] ctrl,\n",
      "    input [15:0] data_in,\n",
      "    output [3:0] opcode,\n",
      "    output [7:0] imm_val,\n",
      "    output [3:0] addr\n",
      ");\n",
      "\n",
      "    // Submodules for data decoding\n",
      "    wire [7:0] imm_out;\n",
      "    wire [3:0] addr_out;\n",
      "\n",
      "    immediate_decoder imm_decoder (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .ctrl(ctrl),\n",
      "        .data_in(data_in),\n",
      "        .imm_out(imm_out),\n",
      "        .ctrl_code(2'b01) // Control code for immediate data\n",
      "    );\n",
      "\n",
      "    address_decoder addr_decoder (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .ctrl(ctrl),\n",
      "        .data_in(data_in),\n",
      "        .addr_out(addr_out),\n",
      "        .ctrl_code(2'b10) // Control code for address data\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign opcode = data_in[15:12];\n",
      "    assign imm_val = imm_out;\n",
      "    assign addr = addr_out;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for immediate value decoding\n",
      "module immediate_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] ctrl,\n",
      "    input [15:0] data_in,\n",
      "    output reg [7:0] imm_out,\n",
      "    input [1:0] ctrl_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            imm_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (ctrl == ctrl_code) begin\n",
      "                imm_out <= data_in[11:4]; // Extract immediate value\n",
      "            end else begin\n",
      "                imm_out <= imm_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for address decoding\n",
      "module address_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] ctrl,\n",
      "    input [15:0] data_in,\n",
      "    output reg [3:0] addr_out,\n",
      "    input [1:0] ctrl_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            addr_out <= 4'd0; // Reset output\n",
      "        end else begin\n",
      "            if (ctrl == ctrl_code) begin\n",
      "                addr_out <= data_in[3:0]; // Extract address\n",
      "            end else begin\n",
      "                addr_out <= addr_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 30 ==========================\n",
      "module multi_source_capture (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] control,\n",
      "    input [7:0] data_in1,\n",
      "    input [7:0] data_in2,\n",
      "    output [3:0] out1,\n",
      "    output [3:0] out2,\n",
      "    output [3:0] out3,\n",
      "    output [3:0] out4\n",
      ");\n",
      "\n",
      "    // Data processing submodules\n",
      "    wire [7:0] processed_data1, processed_data2;\n",
      "\n",
      "    data_processor dp1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .control(control),\n",
      "        .data_in(data_in1),\n",
      "        .data_out(processed_data1),\n",
      "        .control_code(2'b00)  // Control for Source 1\n",
      "    );\n",
      "\n",
      "    data_processor dp2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .control(control),\n",
      "        .data_in(data_in2),\n",
      "        .data_out(processed_data2),\n",
      "        .control_code(2'b01)  // Control for Source 2\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign out1 = processed_data1[3:0];  // Lower 4 bits of data from Source 1\n",
      "    assign out2 = processed_data1[7:4];  // Upper 4 bits of data from Source 1\n",
      "    assign out3 = processed_data2[3:0];  // Lower 4 bits of data from Source 2\n",
      "    assign out4 = processed_data2[7:4];  // Upper 4 bits of data from Source 2\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data processing\n",
      "module data_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] control,\n",
      "    input [7:0] data_in,\n",
      "    output reg [7:0] data_out,\n",
      "    input [1:0] control_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (control == control_code) begin\n",
      "                data_out <= data_in; // Process data if control code matches\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 31 ==========================\n",
      "module data_bus_controller (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] op_code,\n",
      "    input [15:0] data_in,\n",
      "    output [7:0] data_out_A,\n",
      "    output [7:0] data_out_B\n",
      ");\n",
      "\n",
      "    // Control signals for data path routing\n",
      "    wire control_A, control_B;\n",
      "\n",
      "    // Main controller submodule\n",
      "    op_code_parser main_ctrl (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .op_code(op_code),\n",
      "        .control_A(control_A),\n",
      "        .control_B(control_B)\n",
      "    );\n",
      "\n",
      "    // Path submodules for data routing\n",
      "    data_path_controller path_A (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .control(control_A),\n",
      "        .data_in(data_in[15:8]), // Upper 8 bits\n",
      "        .data_out(data_out_A)\n",
      "    );\n",
      "\n",
      "    data_path_controller path_B (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .control(control_B),\n",
      "        .data_in(data_in[7:0]), // Lower 8 bits\n",
      "        .data_out(data_out_B)\n",
      "    );\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for operation code parsing\n",
      "module op_code_parser (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] op_code,\n",
      "    output reg control_A,\n",
      "    output reg control_B\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            control_A <= 0;\n",
      "            control_B <= 0;\n",
      "        end else begin\n",
      "            case (op_code)\n",
      "                4'b0001: begin\n",
      "                    control_A <= 1;\n",
      "                    control_B <= 0;\n",
      "                end\n",
      "                4'b0010: begin\n",
      "                    control_A <= 0;\n",
      "                    control_B <= 1;\n",
      "                end\n",
      "                4'b0011: begin\n",
      "                    control_A <= 1;\n",
      "                    control_B <= 1;\n",
      "                end\n",
      "                default: begin\n",
      "                    control_A <= 0;\n",
      "                    control_B <= 0;\n",
      "                end\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data path control\n",
      "module data_path_controller (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input control,\n",
      "    input [7:0] data_in,\n",
      "    output reg [7:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 0; // Initialize output\n",
      "        end else if (control) begin\n",
      "            data_out <= data_in; // Route data to output\n",
      "        end else begin\n",
      "            data_out <= data_out; // Retain previous value\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 32 ==========================\n",
      "module sensor_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] control_sig,\n",
      "    input [15:0] sensor_data,\n",
      "    output [3:0] action,\n",
      "    output [11:0] sensor_val\n",
      ");\n",
      "\n",
      "    // Submodule for sensor data processing\n",
      "    wire [15:0] sensor_A_out, sensor_B_out;\n",
      "\n",
      "    sensor_processor sensorA (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .control(control_sig),\n",
      "        .data(sensor_data),\n",
      "        .processed_data(sensor_A_out),\n",
      "        .control_code(2'b01) // Sensor A\n",
      "    );\n",
      "\n",
      "    sensor_processor sensorB (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .control(control_sig),\n",
      "        .data(sensor_data),\n",
      "        .processed_data(sensor_B_out),\n",
      "        .control_code(2'b10) // Sensor B\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign action = (control_sig == 2'b01) ? sensor_A_out[15:12] : (control_sig == 2'b10) ? sensor_B_out[15:12] : 4'b0;\n",
      "    assign sensor_val = (control_sig == 2'b01) ? sensor_A_out[11:0] : (control_sig == 2'b10) ? sensor_B_out[11:0] : 12'b0;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for processing sensor data\n",
      "module sensor_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] control,\n",
      "    input [15:0] data,\n",
      "    output reg [15:0] processed_data,\n",
      "    input [1:0] control_code // Control signal for sensor selection\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            processed_data <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (control == control_code) begin\n",
      "                processed_data <= data; // Capture and process data if control code matches\n",
      "            end else begin\n",
      "                processed_data <= processed_data; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 33 ==========================\n",
      "module data_processing_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] execute,\n",
      "    input [7:0] source1,\n",
      "    input [7:0] source2,\n",
      "    output [7:0] result,\n",
      "    output [2:0] status\n",
      ");\n",
      "\n",
      "    // Submodules for processing arithmetic operations\n",
      "    wire [7:0] result_add, result_sub;\n",
      "    wire [2:0] status_add, status_sub;\n",
      "\n",
      "    arithmetic_operation adder (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .execute(execute),\n",
      "        .operand1(source1),\n",
      "        .operand2(source2),\n",
      "        .result(result_add),\n",
      "        .status(status_add),\n",
      "        .operation_code(2'b01) // Addition\n",
      "    );\n",
      "\n",
      "    arithmetic_operation subtractor (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .execute(execute),\n",
      "        .operand1(source1),\n",
      "        .operand2(source2),\n",
      "        .result(result_sub),\n",
      "        .status(status_sub),\n",
      "        .operation_code(2'b10) // Subtraction\n",
      "    );\n",
      "\n",
      "    // Output selection based on control signal\n",
      "    assign result = (execute == 2'b01) ? result_add :\n",
      "                    (execute == 2'b10) ? result_sub : 8'd0;\n",
      "\n",
      "    assign status = (execute == 2'b01) ? status_add :\n",
      "                    (execute == 2'b10) ? status_sub : 3'd0;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for arithmetic operations\n",
      "module arithmetic_operation (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] execute,\n",
      "    input [7:0] operand1,\n",
      "    input [7:0] operand2,\n",
      "    output reg [7:0] result,\n",
      "    output reg [2:0] status,\n",
      "    input [1:0] operation_code // Distinguish between ADD and SUB\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0; // Reset output\n",
      "            status <= 3'b000; // Reset status\n",
      "        end else begin\n",
      "            if (execute == operation_code) begin\n",
      "                if (operation_code == 2'b01) begin\n",
      "                    {status[2], result} = operand1 + operand2; // ADD with carry\n",
      "                    status[1] = (result == 8'd0); // Zero flag\n",
      "                end else if (operation_code == 2'b10) begin\n",
      "                    {status[2], result} = operand1 - operand2; // SUB with borrow\n",
      "                    status[1] = (result == 8'd0); // Zero flag\n",
      "                end\n",
      "                status[0] = (operand1[7] != operand2[7] && operand1[7] != result[7]); // Overflow flag\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 34 ==========================\n",
      "module alu_module (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] ctrl,\n",
      "    input [7:0] operand1,\n",
      "    input [7:0] operand2,\n",
      "    output reg [7:0] result,\n",
      "    output reg zero_flag,\n",
      "    output reg carry_flag\n",
      ");\n",
      "\n",
      "    // Submodule for arithmetic operations\n",
      "    wire [8:0] sum; // Include carry in sum\n",
      "\n",
      "    alu_operations alu_op (\n",
      "        .operand1(operand1),\n",
      "        .operand2(operand2),\n",
      "        .ctrl(ctrl),\n",
      "        .result(sum)\n",
      "    );\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0;\n",
      "            zero_flag <= 1'b0;\n",
      "            carry_flag <= 1'b0;\n",
      "        end else begin\n",
      "            result <= sum[7:0];\n",
      "            zero_flag <= (sum[7:0] == 0);\n",
      "            carry_flag <= sum[8];\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for arithmetic operations\n",
      "module alu_operations (\n",
      "    input [7:0] operand1,\n",
      "    input [7:0] operand2,\n",
      "    input [2:0] ctrl,\n",
      "    output reg [8:0] result\n",
      ");\n",
      "\n",
      "    always @* begin\n",
      "        case (ctrl)\n",
      "            3'b000: result = operand1 + operand2; // ADD operation\n",
      "            3'b001: result = operand1 - operand2; // SUB operation\n",
      "            default: result = 9'd0;\n",
      "        endcase\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 35 ==========================\n",
      "module data_selector (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] control,\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    input [7:0] data3,\n",
      "    output reg [7:0] selected_data,\n",
      "    output reg valid\n",
      ");\n",
      "\n",
      "    // Output logic based on control signal\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            selected_data <= 8'd0; // Initialize output data\n",
      "            valid <= 1'b0; // Initialize valid flag\n",
      "        end else begin\n",
      "            case (control)\n",
      "                2'b00: begin\n",
      "                    selected_data <= data1; // Select data1\n",
      "                    valid <= 1'b1; // Set valid flag true\n",
      "                end\n",
      "                2'b01: begin\n",
      "                    selected_data <= data2; // Select data2\n",
      "                    valid <= 1'b1;\n",
      "                end\n",
      "                2'b10: begin\n",
      "                    selected_data <= data3; // Select data3\n",
      "                    valid <= 1'b1;\n",
      "                end\n",
      "                default: begin\n",
      "                    valid <= 1'b0; // No valid data selected\n",
      "                end\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 36 ==========================\n",
      "module data_selector_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] data_in,\n",
      "    output [3:0] data_field1,\n",
      "    output [11:0] data_field2,\n",
      "    output [15:0] data_field3\n",
      ");\n",
      "\n",
      "    // Submodule for data handling\n",
      "    wire [15:0] dev_a_out, dev_b_out, dev_c_out;\n",
      "\n",
      "    data_processor dev_a (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(data_in),\n",
      "        .data_out(dev_a_out),\n",
      "        .select_code(2'b00) // Device A\n",
      "    );\n",
      "\n",
      "    data_processor dev_b (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(data_in),\n",
      "        .data_out(dev_b_out),\n",
      "        .select_code(2'b01) // Device B\n",
      "    );\n",
      "\n",
      "    data_processor dev_c (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data(data_in),\n",
      "        .data_out(dev_c_out),\n",
      "        .select_code(2'b10) // Device C\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign data_field1 = dev_a_out[15:12];  // Highest 4 bits, specific flags or commands\n",
      "    assign data_field2 = dev_b_out[11:0];   // Middle 12 bits, main data\n",
      "    assign data_field3 = dev_c_out;         // Direct 16-bit data from Device C\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data processing\n",
      "module data_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] data,\n",
      "    output reg [15:0] data_out,\n",
      "    input [1:0] select_code // Code to distinguish data sources\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (select == select_code) begin\n",
      "                data_out <= data; // Capture data if select code matches\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 37 ==========================\n",
      "module control_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] opcode,\n",
      "    input [15:0] inst_data,\n",
      "    output reg [2:0] reg_select,\n",
      "    output reg [3:0] alu_op,\n",
      "    output reg mem_en\n",
      ");\n",
      "\n",
      "    // Submodules for instruction decoding and execution path control\n",
      "    reg [3:0] decoded_opcode;\n",
      "    reg [15:0] instruction_data;\n",
      "\n",
      "    // Control logic for decoding the opcode\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            reg_select <= 3'd0;\n",
      "            alu_op <= 4'd0;\n",
      "            mem_en <= 1'b0;\n",
      "            decoded_opcode <= 4'd0;\n",
      "            instruction_data <= 16'd0;\n",
      "        end else begin\n",
      "            decoded_opcode <= opcode;\n",
      "            instruction_data <= inst_data;\n",
      "\n",
      "            // Decode instruction based on opcode and set outputs\n",
      "            case (decoded_opcode)\n",
      "                4'b0000: begin // Example opcode for register operation\n",
      "                    reg_select <= instruction_data[2:0];\n",
      "                    alu_op <= 4'd1; // Assume operation code for ALU\n",
      "                    mem_en <= 1'b0;\n",
      "                end\n",
      "                4'b0001: begin // Example opcode for memory operation\n",
      "                    reg_select <= instruction_data[2:0];\n",
      "                    alu_op <= 4'd2;\n",
      "                    mem_en <= 1'b1;\n",
      "                end\n",
      "                // Other opcodes can be implemented similarly\n",
      "                default: begin\n",
      "                    reg_select <= 3'd0;\n",
      "                    alu_op <= 4'd0;\n",
      "                    mem_en <= 1'b0;\n",
      "                end\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 38 ==========================\n",
      "module data_processing_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] op_select,\n",
      "    input [15:0] data_in,\n",
      "    output [7:0] result,\n",
      "    output [2:0] status_flags\n",
      ");\n",
      "\n",
      "    // Submodules for arithmetic operations\n",
      "    wire [7:0] add_out, sub_out;\n",
      "    wire [2:0] add_flags, sub_flags;\n",
      "\n",
      "    arithmetic_adder add_unit (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data(data_in),\n",
      "        .result(add_out),\n",
      "        .flags(add_flags)\n",
      "    );\n",
      "\n",
      "    arithmetic_subtractor sub_unit (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data(data_in),\n",
      "        .result(sub_out),\n",
      "        .flags(sub_flags)\n",
      "    );\n",
      "\n",
      "    // Output assignment based on operation selection\n",
      "    assign result = (op_select == 2'b00) ? add_out : (op_select == 2'b01) ? sub_out : 8'd0;\n",
      "    assign status_flags = (op_select == 2'b00) ? add_flags : (op_select == 2'b01) ? sub_flags : 3'd0;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for addition\n",
      "module arithmetic_adder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] data,\n",
      "    output reg [7:0] result,\n",
      "    output reg [2:0] flags // Zero, Overflow, Negative\n",
      ");\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0;\n",
      "            flags <= 3'd0;\n",
      "        end else begin\n",
      "            result <= data[7:0] + data[15:8];\n",
      "            flags[0] <= (result == 8'd0); // Zero flag\n",
      "            flags[1] <= (^data[15:8] ^ data[7:0] ^ result[7]); // Overflow flag\n",
      "            flags[2] <= result[7]; // Negative flag\n",
      "        end\n",
      "    end\n",
      "endmodule\n",
      "\n",
      "// Submodule for subtraction\n",
      "module arithmetic_subtractor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] data,\n",
      "    output reg [7:0] result,\n",
      "    output reg [2:0] flags // Zero, Overflow, Negative\n",
      ");\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0;\n",
      "            flags <= 3'd0;\n",
      "        end else begin\n",
      "            result <= data[7:0] - data[15:8];\n",
      "            flags[0] <= (result == 8'd0); // Zero flag\n",
      "            flags[1] <= (^data[7:0] ^ data[15:8] ^ result[7]); // Overflow flag\n",
      "            flags[2] <= result[7]; // Negative flag\n",
      "        end\n",
      "    end\n",
      "endmodule\n",
      "========================== 39 ==========================\n",
      "module reg_file (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] write_enable,\n",
      "    input [1:0] read_select,\n",
      "    input [15:0] data_in,\n",
      "    output reg [15:0] data_out\n",
      ");\n",
      "\n",
      "    // Submodule for register storage\n",
      "    reg [15:0] reg0, reg1, reg2, reg3;\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            reg0 <= 16'd0;\n",
      "            reg1 <= 16'd0;\n",
      "            reg2 <= 16'd0;\n",
      "            reg3 <= 16'd0;\n",
      "        end else begin\n",
      "            // Write process\n",
      "            if (write_enable[0]) reg0 <= data_in;\n",
      "            if (write_enable[1]) reg1 <= data_in;\n",
      "            if (write_enable[2]) reg2 <= data_in;\n",
      "            if (write_enable[3]) reg3 <= data_in;\n",
      "\n",
      "            // Read process\n",
      "            case (read_select)\n",
      "                2'b00: data_out <= reg0;\n",
      "                2'b01: data_out <= reg1;\n",
      "                2'b10: data_out <= reg2;\n",
      "                2'b11: data_out <= reg3;\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 40 ==========================\n",
      "module multi_instr_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] ctrl,\n",
      "    input [15:0] instr,\n",
      "    output [3:0] op_type,\n",
      "    output [5:0] operand1,\n",
      "    output [5:0] operand2\n",
      ");\n",
      "\n",
      "    // Submodules for instruction decoding\n",
      "    wire [15:0] dec_int_out, dec_ext_out;\n",
      "\n",
      "    decode_instruction dec_internal (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .ctrl(ctrl),\n",
      "        .instr(instr),\n",
      "        .decoded_out(dec_int_out),\n",
      "        .ctrl_code(2'b00) // Internal source\n",
      "    );\n",
      "\n",
      "    decode_instruction dec_external (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .ctrl(ctrl),\n",
      "        .instr(instr),\n",
      "        .decoded_out(dec_ext_out),\n",
      "        .ctrl_code(2'b01) // External source\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign op_type = (ctrl == 2'b00) ? dec_int_out[15:12] : dec_ext_out[15:12]; // Top 4 bits, operation type\n",
      "    assign operand1 = (ctrl == 2'b00) ? dec_int_out[11:6] : dec_ext_out[11:6]; // Middle 6 bits, first operand\n",
      "    assign operand2 = (ctrl == 2'b00) ? dec_int_out[5:0] : dec_ext_out[5:0]; // Bottom 6 bits, second operand\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for instruction decoding\n",
      "module decode_instruction (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] ctrl,\n",
      "    input [15:0] instr,\n",
      "    output reg [15:0] decoded_out,\n",
      "    input [1:0] ctrl_code // Code to distinguish control sources\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            decoded_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (ctrl == ctrl_code) begin\n",
      "                decoded_out <= instr; // Decode instruction if control code matches\n",
      "            end else begin\n",
      "                decoded_out <= decoded_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 41 ==========================\n",
      "module multi_source_capture (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] select,\n",
      "    input [15:0] source1,\n",
      "    input [15:0] source2,\n",
      "    input [15:0] source3,\n",
      "    output [7:0] high_bits,\n",
      "    output [7:0] mid_bits,\n",
      "    output [7:0] low_bits\n",
      ");\n",
      "\n",
      "    // Submodules for data storage\n",
      "    wire [15:0] data_out1, data_out2, data_out3;\n",
      "\n",
      "    data_register src1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data_in(source1),\n",
      "        .data_out(data_out1)\n",
      "    );\n",
      "\n",
      "    data_register src2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data_in(source2),\n",
      "        .data_out(data_out2)\n",
      "    );\n",
      "\n",
      "    data_register src3 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data_in(source3),\n",
      "        .data_out(data_out3)\n",
      "    );\n",
      "\n",
      "    // Output assignment based on selected input\n",
      "    assign high_bits = (select == 3'b001) ? data_out1[15:8] :\n",
      "                       (select == 3'b010) ? data_out2[15:8] :\n",
      "                       (select == 3'b011) ? data_out3[15:8] : 8'd0;\n",
      "\n",
      "    assign mid_bits = (select == 3'b001) ? data_out1[7:0] :\n",
      "                      (select == 3'b010) ? data_out2[7:0] :\n",
      "                      (select == 3'b011) ? data_out3[7:0] : 8'd0;\n",
      "\n",
      "    assign low_bits = (select == 3'b001) ? data_out1[7:0] :\n",
      "                      (select == 3'b010) ? data_out2[7:0] :\n",
      "                      (select == 3'b011) ? data_out3[7:0] : 8'd0;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for individual data register storage\n",
      "module data_register (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [15:0] data_in,\n",
      "    output reg [15:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0; // Reset data\n",
      "        end else begin\n",
      "            data_out <= data_in; // Store new data\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 42 ==========================\n",
      "module opcode_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] instruction,\n",
      "    output [1:0] execute,\n",
      "    output flag\n",
      ");\n",
      "\n",
      "    // Submodule for opcode processing\n",
      "    wire [1:0] execute_internal;\n",
      "    wire flag_internal;\n",
      "\n",
      "    opcode_processing opcode_proc (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .instruction(instruction),\n",
      "        .execute_out(execute_internal),\n",
      "        .flag_out(flag_internal)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign execute = execute_internal;\n",
      "    assign flag = flag_internal;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for opcode processing\n",
      "module opcode_processing (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] instruction,\n",
      "    output reg [1:0] execute_out,\n",
      "    output reg flag_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            execute_out <= 2'b00; // Reset output signals\n",
      "            flag_out <= 1'b0;     // Reset flag\n",
      "        end else begin\n",
      "            case (instruction[7:5]) // Decode based on high 3 bits\n",
      "                3'b101: begin\n",
      "                    execute_out <= 2'b01; // Example command\n",
      "                    flag_out <= 1'b0;\n",
      "                end\n",
      "                3'b110: begin\n",
      "                    execute_out <= 2'b10; // Another example command\n",
      "                    flag_out <= 1'b1; // Set flag for special operations\n",
      "                end\n",
      "                default: begin\n",
      "                    execute_out <= 2'b00; // Default safe state\n",
      "                    flag_out <= 1'b0;\n",
      "                end\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 43 ==========================\n",
      "module data_mux (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] data1,\n",
      "    input [15:0] data2,\n",
      "    output [3:0] opcode,\n",
      "    output [11:0] operand\n",
      ");\n",
      "\n",
      "    // Submodule for data selection\n",
      "    wire [15:0] selected_data;\n",
      "\n",
      "    data_selector ds1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .data1(data1),\n",
      "        .data2(data2),\n",
      "        .data_out(selected_data)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign opcode = selected_data[15:12]; // High 4 bits, operation code\n",
      "    assign operand = selected_data[11:0]; // Middle 12 bits, operand\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data selection\n",
      "module data_selector (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] data1,\n",
      "    input [15:0] data2,\n",
      "    output reg [15:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            case (select)\n",
      "                2'b01: data_out <= data1; // Select data1\n",
      "                2'b10: data_out <= data2; // Select data2\n",
      "                default: data_out <= data_out; // Retain previous value\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 44 ==========================\n",
      "module multi_source_alu (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] op_select,\n",
      "    input [1:0] source_select,\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    output [7:0] result\n",
      ");\n",
      "\n",
      "    // Intermediate wires to store operation results\n",
      "    wire [7:0] add_result, and_result;\n",
      "    reg [7:0] selected_data;\n",
      "\n",
      "    // Submodule for addition operation\n",
      "    adder_module adder (\n",
      "        .data1(selected_data),\n",
      "        .data2(data2),\n",
      "        .result(add_result)\n",
      "    );\n",
      "\n",
      "    // Submodule for AND operation\n",
      "    and_module ander (\n",
      "        .data1(selected_data),\n",
      "        .data2(data2),\n",
      "        .result(and_result)\n",
      "    );\n",
      "\n",
      "    // Submodule to store result\n",
      "    result_storage result_reg (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .data_in((op_select == 2'b00) ? add_result : and_result),\n",
      "        .result_out(result)\n",
      "    );\n",
      "\n",
      "    // Data selection logic\n",
      "    always @* begin\n",
      "        case (source_select)\n",
      "            2'b00: selected_data = data1;\n",
      "            2'b01: selected_data = data2;\n",
      "            default: selected_data = 8'd0;\n",
      "        endcase\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Addition submodule\n",
      "module adder_module (\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    output [7:0] result\n",
      ");\n",
      "    assign result = data1 + data2;\n",
      "endmodule\n",
      "\n",
      "// AND operation submodule\n",
      "module and_module (\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    output [7:0] result\n",
      ");\n",
      "    assign result = data1 & data2;\n",
      "endmodule\n",
      "\n",
      "// Result storage submodule\n",
      "module result_storage (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] data_in,\n",
      "    output reg [7:0] result_out\n",
      ");\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst)\n",
      "            result_out <= 8'd0;\n",
      "        else\n",
      "            result_out <= data_in;\n",
      "    end\n",
      "endmodule\n",
      "========================== 45 ==========================\n",
      "module alu_reg (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] cmd,\n",
      "    input [7:0] src1,\n",
      "    input [7:0] src2,\n",
      "    output reg [7:0] result,\n",
      "    output reg zero_flag\n",
      ");\n",
      "\n",
      "    // ALU operations submodule\n",
      "    wire [7:0] operation_result;\n",
      "\n",
      "    alu_operations compute (\n",
      "        .cmd(cmd),\n",
      "        .src1(src1),\n",
      "        .src2(src2),\n",
      "        .result(operation_result)\n",
      "    );\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0; // Initialize result\n",
      "            zero_flag <= 1'b0; // Initialize zero_flag\n",
      "        end else begin\n",
      "            result <= operation_result; // Store the computation result\n",
      "            zero_flag <= (result == 8'd0) ? 1'b1 : 1'b0; // Update zero flag based on the result\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for ALU operations\n",
      "module alu_operations (\n",
      "    input [3:0] cmd,\n",
      "    input [7:0] src1,\n",
      "    input [7:0] src2,\n",
      "    output reg [7:0] result\n",
      ");\n",
      "\n",
      "    always @(*) begin\n",
      "        case (cmd)\n",
      "            4'b0000: result = src1 + src2; // Addition\n",
      "            4'b0001: result = src1 - src2; // Subtraction\n",
      "            4'b0010: result = src1 & src2; // AND\n",
      "            4'b0011: result = src1 | src2; // OR\n",
      "            default: result = 8'd0; // Default to 0 for unknown cmd\n",
      "        endcase\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 46 ==========================\n",
      "module operand_fetch_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] operand_sel,\n",
      "    input [15:0] direct_data,\n",
      "    input [15:0] register_data,\n",
      "    output [15:0] operand1,\n",
      "    output [15:0] operand2\n",
      ");\n",
      "\n",
      "    // Submodule for operand storage\n",
      "    wire [15:0] direct_operand_out, register_operand_out;\n",
      "\n",
      "    operand_storage direct_operand (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .operand_sel(operand_sel),\n",
      "        .data(direct_data),\n",
      "        .operand_out(direct_operand_out),\n",
      "        .sel_code(2'b00) // Direct input\n",
      "    );\n",
      "\n",
      "    operand_storage register_operand (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .operand_sel(operand_sel),\n",
      "        .data(register_data),\n",
      "        .operand_out(register_operand_out),\n",
      "        .sel_code(2'b01) // Fetch from register\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign operand1 = direct_operand_out; // Direct input operand\n",
      "    assign operand2 = register_operand_out; // Register input operand\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for operand storage\n",
      "module operand_storage (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] operand_sel,\n",
      "    input [15:0] data,\n",
      "    output reg [15:0] operand_out,\n",
      "    input [1:0] sel_code // Code to distinguish operand sources\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            operand_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (operand_sel == sel_code) begin\n",
      "                operand_out <= data; // Capture data if operand selection matches\n",
      "            end else begin\n",
      "                operand_out <= operand_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 47 ==========================\n",
      "module mem_addr_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] address,\n",
      "    output [7:0] high_addr,\n",
      "    output [7:0] low_addr,\n",
      "    output [7:0] mem_data\n",
      ");\n",
      "\n",
      "    // Submodules for memory data retrieval\n",
      "    wire [7:0] primary_mem_out, backup_mem_out;\n",
      "\n",
      "    primary_memory primary (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .address(address),\n",
      "        .data_out(primary_mem_out),\n",
      "        .select_code(2'b00) // Primary memory select\n",
      "    );\n",
      "\n",
      "    backup_memory backup (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .address(address),\n",
      "        .data_out(backup_mem_out),\n",
      "        .select_code(2'b01) // Backup memory select\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign high_addr = address[15:8]; // High 8 bits, memory bank address\n",
      "    assign low_addr = address[7:0];  // Low 8 bits, offset within bank\n",
      "    assign mem_data = (select == 2'b00) ? primary_mem_out : \n",
      "                      (select == 2'b01) ? backup_mem_out : 8'd0;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for primary memory data retrieval\n",
      "module primary_memory (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] address,\n",
      "    output reg [7:0] data_out,\n",
      "    input [1:0] select_code // Memory select code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (select == select_code) begin\n",
      "                data_out <= address[7:0]; // Simulated data fetch based on address\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for backup memory data retrieval\n",
      "module backup_memory (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] address,\n",
      "    output reg [7:0] data_out,\n",
      "    input [1:0] select_code // Memory select code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (select == select_code) begin\n",
      "                data_out <= address[15:8]; // Simulated data fetch based on address\n",
      "            end else begin\n",
      "                data_out <= data_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 48 ==========================\n",
      "module data_bus_handler (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [3:0] control,\n",
      "    input [15:0] data_in0,\n",
      "    input [15:0] data_in1,\n",
      "    input [15:0] data_in2,\n",
      "    output [7:0] data_out,\n",
      "    output [1:0] status\n",
      ");\n",
      "\n",
      "    // Submodule internal register declarations\n",
      "    reg [15:0] reg_data0, reg_data1, reg_data2;\n",
      "\n",
      "    // Control logic to select data source based on control signal\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            reg_data0 <= 16'd0;\n",
      "            reg_data1 <= 16'd0;\n",
      "            reg_data2 <= 16'd0;\n",
      "        end else begin\n",
      "            case (control[3:2])\n",
      "                2'b01: reg_data0 <= data_in0;\n",
      "                2'b10: reg_data1 <= data_in1;\n",
      "                2'b11: reg_data2 <= data_in2;\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "    // Output logic to select data and status based on control signal\n",
      "    assign data_out = (control[3:2] == 2'b01) ? reg_data0[7:0] :\n",
      "                      (control[3:2] == 2'b10) ? reg_data1[7:0] :\n",
      "                      (control[3:2] == 2'b11) ? reg_data2[7:0] : 8'd0;\n",
      "\n",
      "    assign status = control[3:2];\n",
      "\n",
      "endmodule\n",
      "========================== 49 ==========================\n",
      "module data_proc_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] fetch,\n",
      "    input [15:0] data,\n",
      "    output [7:0] result,\n",
      "    output [1:0] source_info\n",
      ");\n",
      "\n",
      "    // Submodules for data operations\n",
      "    wire [7:0] add_out, and_out;\n",
      "\n",
      "    addition_processor add_proc (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .fetch(fetch),\n",
      "        .data(data),\n",
      "        .output_result(add_out),\n",
      "        .fetch_code(2'b00) // Perform addition for internal cache\n",
      "    );\n",
      "\n",
      "    and_processor and_proc (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .fetch(fetch),\n",
      "        .data(data),\n",
      "        .output_result(and_out),\n",
      "        .fetch_code(2'b01) // Perform bitwise AND for external memory\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign result = (fetch == 2'b00) ? add_out : (fetch == 2'b01) ? and_out : 8'd0;\n",
      "    assign source_info = fetch;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for addition operation\n",
      "module addition_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] fetch,\n",
      "    input [15:0] data,\n",
      "    output reg [7:0] output_result,\n",
      "    input [1:0] fetch_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            output_result <= 8'd0;\n",
      "        end else begin\n",
      "            if (fetch == fetch_code) begin\n",
      "                output_result <= data[7:0] + data[15:8]; // Perform addition\n",
      "            end else begin\n",
      "                output_result <= output_result;\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for bitwise AND operation\n",
      "module and_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] fetch,\n",
      "    input [15:0] data,\n",
      "    output reg [7:0] output_result,\n",
      "    input [1:0] fetch_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            output_result <= 8'd0;\n",
      "        end else begin\n",
      "            if (fetch == fetch_code) begin\n",
      "                output_result <= data[7:0] & data[15:8]; // Perform bitwise AND\n",
      "            end else begin\n",
      "                output_result <= output_result;\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 50 ==========================\n",
      "module data_proc_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] op_select,\n",
      "    input [7:0] data_a,\n",
      "    input [7:0] data_b,\n",
      "    output [7:0] result,\n",
      "    output [1:0] status_flags\n",
      ");\n",
      "\n",
      "    // Submodules for arithmetic operations\n",
      "    wire [7:0] add_result, sub_result;\n",
      "    wire [1:0] add_status, sub_status;\n",
      "\n",
      "    arithmetic_adder adder (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(op_select[0]),\n",
      "        .operand_a(data_a),\n",
      "        .operand_b(data_b),\n",
      "        .result(add_result),\n",
      "        .status(add_status)\n",
      "    );\n",
      "\n",
      "    arithmetic_subtractor subtractor (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(op_select[1]),\n",
      "        .operand_a(data_a),\n",
      "        .operand_b(data_b),\n",
      "        .result(sub_result),\n",
      "        .status(sub_status)\n",
      "    );\n",
      "\n",
      "    // Output assignment based on operation\n",
      "    assign result = (op_select == 2'b01) ? add_result : \n",
      "                    (op_select == 2'b10) ? sub_result : 8'd0;\n",
      "    assign status_flags = (op_select == 2'b01) ? add_status : \n",
      "                          (op_select == 2'b10) ? sub_status : 2'b00;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for addition\n",
      "module arithmetic_adder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input enable,\n",
      "    input [7:0] operand_a,\n",
      "    input [7:0] operand_b,\n",
      "    output reg [7:0] result,\n",
      "    output reg [1:0] status\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0; // Reset result\n",
      "            status <= 2'b00; // Reset status\n",
      "        end else if (enable) begin\n",
      "            {status[1], result} = operand_a + operand_b; // Detect overflow\n",
      "            status[0] = (result == 8'd0) ? 1'b1 : 1'b0; // Set underflow flag\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for subtraction\n",
      "module arithmetic_subtractor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input enable,\n",
      "    input [7:0] operand_a,\n",
      "    input [7:0] operand_b,\n",
      "    output reg [7:0] result,\n",
      "    output reg [1:0] status\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0; // Reset result\n",
      "            status <= 2'b00; // Reset status\n",
      "        end else if (enable) begin\n",
      "            {status[1], result} = operand_a - operand_b; // Detect overflow\n",
      "            status[0] = (result == 8'd0) ? 1'b1 : 1'b0; // Set underflow flag\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 51 ==========================\n",
      "module data_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] encoded_data,\n",
      "    output [7:0] stream1_data,\n",
      "    output [7:0] stream2_data\n",
      ");\n",
      "\n",
      "    // Submodules for data decoding\n",
      "    wire [7:0] stream1_out, stream2_out;\n",
      "\n",
      "    data_stream_decoder dec1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(select == 2'b00),\n",
      "        .data_in(encoded_data[15:8]),\n",
      "        .data_out(stream1_out)\n",
      "    );\n",
      "\n",
      "    data_stream_decoder dec2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(select == 2'b01),\n",
      "        .data_in(encoded_data[7:0]),\n",
      "        .data_out(stream2_out)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign stream1_data = stream1_out;\n",
      "    assign stream2_data = stream2_out;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data stream decoding\n",
      "module data_stream_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input enable,\n",
      "    input [7:0] data_in,\n",
      "    output reg [7:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Reset output\n",
      "        end else if (enable) begin\n",
      "            data_out <= data_in; // Decode data if enabled\n",
      "        end else begin\n",
      "            data_out <= data_out; // Retain previous value\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 52 ==========================\n",
      "module data_buffer (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [7:0] source1_data,\n",
      "    input [7:0] source2_data,\n",
      "    output [7:0] bus_data\n",
      ");\n",
      "\n",
      "    // Submodules for data storage\n",
      "    wire [7:0] buf1_out, buf2_out;\n",
      "\n",
      "    data_storage buf1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .sel(sel),\n",
      "        .data(source1_data),\n",
      "        .out(buf1_out),\n",
      "        .sel_code(2'b00) // Select source 1\n",
      "    );\n",
      "\n",
      "    data_storage buf2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .sel(sel),\n",
      "        .data(source2_data),\n",
      "        .out(buf2_out),\n",
      "        .sel_code(2'b01) // Select source 2\n",
      "    );\n",
      "\n",
      "    // Output assignment\n",
      "    assign bus_data = (sel == 2'b00) ? buf1_out : \n",
      "                      (sel == 2'b01) ? buf2_out : \n",
      "                      8'bz; // High impedance when none selected\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data storage\n",
      "module data_storage (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [7:0] data,\n",
      "    output reg [7:0] out,\n",
      "    input [1:0] sel_code // Code to distinguish source selection\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (sel == sel_code) begin\n",
      "                out <= data; // Load data if selection code matches\n",
      "            end else begin\n",
      "                out <= out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 53 ==========================\n",
      "module dpu_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] op_sel,\n",
      "    input [7:0] op1,\n",
      "    input [7:0] op2,\n",
      "    output [7:0] result,\n",
      "    output [2:0] status\n",
      ");\n",
      "\n",
      "    // Submodule for addition\n",
      "    wire [7:0] add_result;\n",
      "    wire [2:0] add_status;\n",
      "\n",
      "    addition_module add_mod (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .op_sel(op_sel),\n",
      "        .op1(op1),\n",
      "        .op2(op2),\n",
      "        .result(add_result),\n",
      "        .status(add_status),\n",
      "        .operation_code(2'b01) // Addition\n",
      "    );\n",
      "\n",
      "    // Submodule for subtraction\n",
      "    wire [7:0] sub_result;\n",
      "    wire [2:0] sub_status;\n",
      "\n",
      "    subtraction_module sub_mod (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .op_sel(op_sel),\n",
      "        .op1(op1),\n",
      "        .op2(op2),\n",
      "        .result(sub_result),\n",
      "        .status(sub_status),\n",
      "        .operation_code(2'b10) // Subtraction\n",
      "    );\n",
      "\n",
      "    // Output assignment based on operation selected\n",
      "    assign result = (op_sel == 2'b01) ? add_result : ((op_sel == 2'b10) ? sub_result : 8'b0);\n",
      "    assign status = (op_sel == 2'b01) ? add_status : ((op_sel == 2'b10) ? sub_status : 3'b0);\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for addition\n",
      "module addition_module (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] op_sel,\n",
      "    input [7:0] op1,\n",
      "    input [7:0] op2,\n",
      "    output reg [7:0] result,\n",
      "    output reg [2:0] status,\n",
      "    input [1:0] operation_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0; // Reset result\n",
      "            status <= 3'b0; // Reset status\n",
      "        end else if (op_sel == operation_code) begin\n",
      "            result <= op1 + op2; // Perform addition\n",
      "            status <= {2'b0, (result == 8'd0)}; // Zero result status flag\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for subtraction\n",
      "module subtraction_module (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] op_sel,\n",
      "    input [7:0] op1,\n",
      "    input [7:0] op2,\n",
      "    output reg [7:0] result,\n",
      "    output reg [2:0] status,\n",
      "    input [1:0] operation_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            result <= 8'd0; // Reset result\n",
      "            status <= 3'b0; // Reset status\n",
      "        end else if (op_sel == operation_code) begin\n",
      "            result <= op1 - op2; // Perform subtraction\n",
      "            status <= {2'b0, (result == 8'd0)}; // Zero result status flag\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 54 ==========================\n",
      "module data_capture_system (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] fetch_ctrl,\n",
      "    input [15:0] data_input,\n",
      "    output [7:0] sensor_data,\n",
      "    output [7:0] memory_data,\n",
      "    output [7:0] peripheral_data\n",
      ");\n",
      "\n",
      "    // Submodules for each data source\n",
      "    wire [7:0] sensor_out, memory_out, peripheral_out;\n",
      "\n",
      "    source_module sensor_module (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .fetch_ctrl(fetch_ctrl),\n",
      "        .data_input(data_input[7:0]),\n",
      "        .data_output(sensor_out),\n",
      "        .control_code(2'b01)  // Control code for sensor\n",
      "    );\n",
      "\n",
      "    source_module memory_module (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .fetch_ctrl(fetch_ctrl),\n",
      "        .data_input(data_input[7:0]),\n",
      "        .data_output(memory_out),\n",
      "        .control_code(2'b10)  // Control code for memory\n",
      "    );\n",
      "\n",
      "    source_module peripheral_module (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .fetch_ctrl(fetch_ctrl),\n",
      "        .data_input(data_input[15:8]),\n",
      "        .data_output(peripheral_out),\n",
      "        .control_code(2'b11)  // Control code for peripheral\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign sensor_data = sensor_out;\n",
      "    assign memory_data = memory_out;\n",
      "    assign peripheral_data = peripheral_out;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for handling specific source data\n",
      "module source_module (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] fetch_ctrl,\n",
      "    input [7:0] data_input,\n",
      "    output reg [7:0] data_output,\n",
      "    input [1:0] control_code\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_output <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (fetch_ctrl == control_code) begin\n",
      "                data_output <= data_input; // Capture data if control code matches\n",
      "            end else begin\n",
      "                data_output <= data_output; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 55 ==========================\n",
      "module data_router (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] control,\n",
      "    input [7:0] data1,\n",
      "    input [7:0] data2,\n",
      "    input [7:0] data3,\n",
      "    output [7:0] proc1,\n",
      "    output [7:0] proc2,\n",
      "    output [7:0] proc3\n",
      ");\n",
      "\n",
      "    // Submodules for each data processor route\n",
      "    wire [7:0] proc1_out, proc2_out, proc3_out;\n",
      "\n",
      "    data_processing_unit dp1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(control == 3'b001),\n",
      "        .data_in(data1),\n",
      "        .data_out(proc1_out)\n",
      "    );\n",
      "\n",
      "    data_processing_unit dp2 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(control == 3'b010),\n",
      "        .data_in(data2),\n",
      "        .data_out(proc2_out)\n",
      "    );\n",
      "\n",
      "    data_processing_unit dp3 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .enable(control == 3'b100),\n",
      "        .data_in(data3),\n",
      "        .data_out(proc3_out)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign proc1 = proc1_out;\n",
      "    assign proc2 = proc2_out;\n",
      "    assign proc3 = proc3_out;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data processing\n",
      "module data_processing_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input enable,\n",
      "    input [7:0] data_in,\n",
      "    output reg [7:0] data_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0; // Initialize output on reset\n",
      "        end else if (enable) begin\n",
      "            data_out <= data_in; // Process data if enabled\n",
      "        end else begin\n",
      "            data_out <= data_out; // Retain previous value\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 56 ==========================\n",
      "module data_proc_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] instruction_a,\n",
      "    input [15:0] instruction_b,\n",
      "    output [3:0] opcode,\n",
      "    output [11:0] operand\n",
      ");\n",
      "\n",
      "    // Submodule for instruction handling\n",
      "    wire [15:0] instruction_active;\n",
      "\n",
      "    instruction_selector inst_select (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .select(select),\n",
      "        .instruction_a(instruction_a),\n",
      "        .instruction_b(instruction_b),\n",
      "        .instruction_out(instruction_active)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign opcode = instruction_active[15:12];  // Extract the 4-bit opcode\n",
      "    assign operand = instruction_active[11:0];  // Extract the 12-bit operand\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for selecting the active instruction\n",
      "module instruction_selector (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] instruction_a,\n",
      "    input [15:0] instruction_b,\n",
      "    output reg [15:0] instruction_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            instruction_out <= 16'd0; // Reset the output instruction\n",
      "        end else begin\n",
      "            case (select)\n",
      "                2'b00: instruction_out <= instruction_a; // Select instruction from Source A\n",
      "                2'b01: instruction_out <= instruction_b; // Select instruction from Source B\n",
      "                default: instruction_out <= instruction_out; // Retain previous instruction\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 57 ==========================\n",
      "module data_dispatcher (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] opcode,\n",
      "    input [15:0] data_in,\n",
      "    output [7:0] arith_data,\n",
      "    output [15:0] ls_data\n",
      ");\n",
      "\n",
      "    // Submodule for dispatching data to arithmetic unit\n",
      "    wire [7:0] arith_module_out;\n",
      "\n",
      "    data_arith arith1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .opcode(opcode),\n",
      "        .data_in(data_in),\n",
      "        .arith_out(arith_module_out),\n",
      "        .opcode_code(3'b001) // Opcode for arithmetic operations\n",
      "    );\n",
      "\n",
      "    // Submodule for dispatching data to load/store unit\n",
      "    wire [15:0] ls_module_out;\n",
      "\n",
      "    data_ls ls1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .opcode(opcode),\n",
      "        .data_in(data_in),\n",
      "        .ls_out(ls_module_out),\n",
      "        .opcode_code(3'b010) // Opcode for load/store operations\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign arith_data = arith_module_out; // Data for arithmetic operations\n",
      "    assign ls_data = ls_module_out;       // Data for load/store operations\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for dispatching to arithmetic unit\n",
      "module data_arith (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] opcode,\n",
      "    input [15:0] data_in,\n",
      "    output reg [7:0] arith_out,\n",
      "    input [2:0] opcode_code // Specific opcode\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            arith_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            if (opcode == opcode_code) begin\n",
      "                arith_out <= data_in[7:0]; // Capture lower 8 bits if opcode matches\n",
      "            end else begin\n",
      "                arith_out <= arith_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for dispatching to load/store unit\n",
      "module data_ls (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [2:0] opcode,\n",
      "    input [15:0] data_in,\n",
      "    output reg [15:0] ls_out,\n",
      "    input [2:0] opcode_code // Specific opcode\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            ls_out <= 16'd0; // Reset output\n",
      "        end else begin\n",
      "            if (opcode == opcode_code) begin\n",
      "                ls_out <= data_in; // Capture full data if opcode matches\n",
      "            end else begin\n",
      "                ls_out <= ls_out; // Retain previous value\n",
      "            end\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 58 ==========================\n",
      "module data_dispatcher (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] select,\n",
      "    input [15:0] in_data,\n",
      "    output [7:0] out_data,\n",
      "    output [2:0] status\n",
      ");\n",
      "\n",
      "    // Submodule for data preprocessing\n",
      "    wire [7:0] processed_data;\n",
      "\n",
      "    data_preprocessing proc (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .in_data(in_data[7:0]),\n",
      "        .processed_out(processed_data)\n",
      "    );\n",
      "\n",
      "    // Output logic and status signaling\n",
      "    reg [7:0] temp_out;\n",
      "    reg [2:0] temp_status;\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            temp_out <= 8'd0; // Reset outputs\n",
      "            temp_status <= 3'b000;\n",
      "        end else begin\n",
      "            case (select)\n",
      "                2'b00: begin\n",
      "                    temp_out <= in_data[7:0]; // Direct data manipulation\n",
      "                    temp_status <= 3'b001;\n",
      "                end\n",
      "                2'b01: begin\n",
      "                    temp_out <= processed_data; // Data from submodule\n",
      "                    temp_status <= 3'b010;\n",
      "                end\n",
      "                default: begin\n",
      "                    temp_out <= 8'd0; // Default to zero on unknown select\n",
      "                    temp_status <= 3'b111;\n",
      "                end\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "    assign out_data = temp_out;\n",
      "    assign status = temp_status;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for data preprocessing\n",
      "module data_preprocessing (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] in_data,\n",
      "    output reg [7:0] processed_out\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            processed_out <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            processed_out <= in_data + 8'd1; // Simple increment operation\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 59 ==========================\n",
      "module control_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] instr,\n",
      "    input enable_decode,\n",
      "    output [2:0] reg_select,\n",
      "    output op_enable\n",
      ");\n",
      "\n",
      "    // Submodule for register selection decoding\n",
      "    wire [2:0] reg_select_out;\n",
      "\n",
      "    register_decoder decoder (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .instr(instr),\n",
      "        .decode_enable(enable_decode),\n",
      "        .reg_select(reg_select_out)\n",
      "    );\n",
      "\n",
      "    // Submodule for operation enable control\n",
      "    wire op_enable_out;\n",
      "\n",
      "    operation_enable_ctrl op_ctrl (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .instr(instr),\n",
      "        .decode_enable(enable_decode),\n",
      "        .op_enable(op_enable_out)\n",
      "    );\n",
      "\n",
      "    // Output assignments\n",
      "    assign reg_select = reg_select_out;\n",
      "    assign op_enable = op_enable_out;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for register selection based on instruction\n",
      "module register_decoder (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] instr,\n",
      "    input decode_enable,\n",
      "    output reg [2:0] reg_select\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            reg_select <= 3'd0; // Initialize register selection\n",
      "        end else if (decode_enable) begin\n",
      "            reg_select <= instr[2:0]; // Decode to register select\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for controlling operation enable signal\n",
      "module operation_enable_ctrl (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [7:0] instr,\n",
      "    input decode_enable,\n",
      "    output reg op_enable\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            op_enable <= 1'b0; // Initialize operation enable\n",
      "        end else if (decode_enable) begin\n",
      "            op_enable <= (instr[7:5] != 3'b000); // Enable operation if not a NOP\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 60 ==========================\n",
      "module data_mux (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] sel,\n",
      "    input [7:0] src1,\n",
      "    input [7:0] src2,\n",
      "    input [7:0] src3,\n",
      "    input [7:0] src4,\n",
      "    output reg [7:0] data_out,\n",
      "    output reg [1:0] active_src\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            data_out <= 8'd0;\n",
      "            active_src <= 2'b00;\n",
      "        end else begin\n",
      "            case (sel)\n",
      "                2'b00: begin\n",
      "                    data_out <= src1;\n",
      "                    active_src <= 2'b00;\n",
      "                end\n",
      "                2'b01: begin\n",
      "                    data_out <= src2;\n",
      "                    active_src <= 2'b01;\n",
      "                end\n",
      "                2'b10: begin\n",
      "                    data_out <= src3;\n",
      "                    active_src <= 2'b10;\n",
      "                end\n",
      "                2'b11: begin\n",
      "                    data_out <= src4;\n",
      "                    active_src <= 2'b11;\n",
      "                end\n",
      "                default: begin\n",
      "                    data_out <= 8'd0;\n",
      "                    active_src <= 2'b00;\n",
      "                end\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n",
      "========================== 61 ==========================\n",
      "module arithmetic_unit (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] oper,\n",
      "    input [7:0] src1,\n",
      "    input [7:0] src2,\n",
      "    output [7:0] result\n",
      ");\n",
      "\n",
      "    // Submodule for arithmetic operations\n",
      "    wire [7:0] output_res;\n",
      "\n",
      "    arithmetic_processor proc1 (\n",
      "        .clk(clk),\n",
      "        .rst(rst),\n",
      "        .oper(oper),\n",
      "        .src1(src1),\n",
      "        .src2(src2),\n",
      "        .res(output_res)\n",
      "    );\n",
      "\n",
      "    // Output assignment\n",
      "    assign result = output_res;\n",
      "\n",
      "endmodule\n",
      "\n",
      "// Submodule for arithmetic processing\n",
      "module arithmetic_processor (\n",
      "    input clk,\n",
      "    input rst,\n",
      "    input [1:0] oper,\n",
      "    input [7:0] src1,\n",
      "    input [7:0] src2,\n",
      "    output reg [7:0] res\n",
      ");\n",
      "\n",
      "    always @(posedge clk or negedge rst) begin\n",
      "        if (!rst) begin\n",
      "            res <= 8'd0; // Reset output\n",
      "        end else begin\n",
      "            case(oper)\n",
      "                2'b00: res <= src1 + src2; // Addition\n",
      "                2'b01: res <= src1 - src2; // Subtraction\n",
      "                default: res <= res; // Retain previous value in case of unrecognized operation\n",
      "            endcase\n",
      "        end\n",
      "    end\n",
      "\n",
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "for i in range(len(new_conversation)):\n",
    "    # if new_conversation[i]['task_id'] == 7:\n",
    "    #     print(new_conversation[i]['conversations'][1]['value'])\n",
    "    #     break\n",
    "    print(\"==========================\", i, \"==========================\")\n",
    "    print(new_conversation[i]['conversations'][1]['value'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "x = [2, 21, 25, 35, 37, 39, 48, 60]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(62, 62)"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(new_conversation), len(graph)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "##delete whole corresponding index once in conversation and graph, instead of delete one by one\n",
    "# 删除 new_conversation 中的元素\n",
    "new_conversation = [item for i, item in enumerate(new_conversation) if i not in x]\n",
    "\n",
    "# 删除 graph 中的行\n",
    "graph = graph.drop(index=x)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(54, 54)"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(new_conversation), len(graph)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\"Given a submodules interconnection graph: \\n<graph>\\n, \\nnodes: [{'id': 0, 'content': 'clk', 'type': 'input port'}, {'id': 1, 'content': 'rst', 'type': 'input port'}, {'id': 2, 'content': 'operand_sel', 'type': 'input port'}, {'id': 3, 'content': 'direct_data', 'type': 'input port'}, {'id': 4, 'content': 'register_data', 'type': 'input port'}, {'id': 5, 'content': 'operand1', 'type': 'output port'}, {'id': 6, 'content': 'operand2', 'type': 'output port'}, {'id': 7, 'content': 'direct_operand', 'type': 'submodule'}, {'id': 8, 'content': 'register_operand', 'type': 'submodule'}], \\nedge_attrs: [], \\nconnectivity: [[3, 0, 2, 1, 4, 0, 2, 1, 7, 8], [7, 7, 7, 7, 8, 8, 8, 8, 5, 6]]\\n, Design a module that functions as a multi-source operand fetch unit for an arithmetic logic unit (ALU) in a processor. The module should capture operands from different data sources based on control signals and provide them to the ALU for computation. The operands are fetched either from a register or direct input data and should be available in separate output fields.\\n\\nModule name:\\n    operand_fetch_unit\\n\\nInput ports:\\n    clk: Clock signal for synchronization.\\n    rst: Active low reset signal to initialize the module.\\n    operand_sel [1:0]: Control signal indicating the operand source (00 for direct input, 01 for register).\\n    direct_data [15:0]: 16-bit data input representing the direct operand.\\n    register_data [15:0]: 16-bit data from register to be used as operand.\\n\\nOutput ports:\\n    operand1 [15:0]: The operand fetched from the direct data source.\\n    operand2 [15:0]: The operand fetched from the register data source.\\n\\nImplementation:\\n    The operand fetch unit is implemented using two submodules, each responsible for handling a source of operand data.\\n    On the rising edge of the clock (clk), if the reset (rst) signal is low, both operand outputs are initialized to zero.\\n    Based on the operand_sel signal:\\n    If operand_sel is 2'b00, the operand is fetched from the direct_data input into the first submodule (direct_operand).\\n    If operand_sel is 2'b01, the operand is fetched from the register_data input into the second submodule (register_operand).\\n    If neither condition is met, the previous values in both submodules are retained.\\n    The outputs operand1 and operand2 are derived from the stored operands in the respective submodules.\\nGive me the complete code.\\nmodule operand_fetch_unit (\\n    input clk,\\n    input rst,\\n    input [1:0] operand_sel,\\n    input [15:0] direct_data,\\n    input [15:0] register_data,\\n    output [15:0] operand1,\\n    output [15:0] operand2\\n);\""
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "new_conversation[40]['conversations'][0]['value']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[[1, 2, 4, 0, 3, 1, 2, 4, 0, 3, 8, 2, 7, 8, 2, 7],\n",
       " [7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 5, 5, 5, 6, 6, 6]]"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "graph.iloc[30]['connectivity']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "with open(new_conv_path, 'w') as f:\n",
    "    json.dump(new_conversation, f)\n",
    "\n",
    "graph.to_json(new_graph_path, orient='records', lines=True)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "graphgpt",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.21"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
