\hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2}{}\doxysection{SDRAM Control functions}
\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2}\index{SDRAM Control functions@{SDRAM Control functions}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gae479dff64b562136b1630ece63af9e98}{FMC\+\_\+\+SDRAM\+\_\+\+Write\+Protection\+\_\+\+Enable}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$Device, uint32\+\_\+t Bank)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga277d3d1a938a9482d66a14cd45ed1305}{FMC\+\_\+\+SDRAM\+\_\+\+Write\+Protection\+\_\+\+Disable}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$Device, uint32\+\_\+t Bank)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gad35de253de4db9128388a51e4ba56e8f}{FMC\+\_\+\+SDRAM\+\_\+\+Send\+Command}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$Device, \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Command\+Type\+Def}} $\ast$Command, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gaf8704a78ec9ae7b0fa92dd5ae5df95e0}{FMC\+\_\+\+SDRAM\+\_\+\+Program\+Refresh\+Rate}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$Device, uint32\+\_\+t Refresh\+Rate)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga4f18f59507119e129bfdea88f25ca896}{FMC\+\_\+\+SDRAM\+\_\+\+Set\+Auto\+Refresh\+Number}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$Device, uint32\+\_\+t Auto\+Refresh\+Number)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gacc01c14afaa0f4c1685a8ad52e0c9eeb}{FMC\+\_\+\+SDRAM\+\_\+\+Get\+Mode\+Status}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$Device, uint32\+\_\+t Bank)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gacc01c14afaa0f4c1685a8ad52e0c9eeb}\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gacc01c14afaa0f4c1685a8ad52e0c9eeb}} 
\index{SDRAM Control functions@{SDRAM Control functions}!FMC\_SDRAM\_GetModeStatus@{FMC\_SDRAM\_GetModeStatus}}
\index{FMC\_SDRAM\_GetModeStatus@{FMC\_SDRAM\_GetModeStatus}!SDRAM Control functions@{SDRAM Control functions}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_GetModeStatus()}{FMC\_SDRAM\_GetModeStatus()}}
{\footnotesize\ttfamily uint32\+\_\+t FMC\+\_\+\+SDRAM\+\_\+\+Get\+Mode\+Status (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{uint32\+\_\+t}]{Bank }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gaf8704a78ec9ae7b0fa92dd5ae5df95e0}\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gaf8704a78ec9ae7b0fa92dd5ae5df95e0}} 
\index{SDRAM Control functions@{SDRAM Control functions}!FMC\_SDRAM\_ProgramRefreshRate@{FMC\_SDRAM\_ProgramRefreshRate}}
\index{FMC\_SDRAM\_ProgramRefreshRate@{FMC\_SDRAM\_ProgramRefreshRate}!SDRAM Control functions@{SDRAM Control functions}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_ProgramRefreshRate()}{FMC\_SDRAM\_ProgramRefreshRate()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+SDRAM\+\_\+\+Program\+Refresh\+Rate (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{uint32\+\_\+t}]{Refresh\+Rate }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gad35de253de4db9128388a51e4ba56e8f}\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gad35de253de4db9128388a51e4ba56e8f}} 
\index{SDRAM Control functions@{SDRAM Control functions}!FMC\_SDRAM\_SendCommand@{FMC\_SDRAM\_SendCommand}}
\index{FMC\_SDRAM\_SendCommand@{FMC\_SDRAM\_SendCommand}!SDRAM Control functions@{SDRAM Control functions}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_SendCommand()}{FMC\_SDRAM\_SendCommand()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+SDRAM\+\_\+\+Send\+Command (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Command\+Type\+Def}} $\ast$}]{Command,  }\item[{uint32\+\_\+t}]{Timeout }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga4f18f59507119e129bfdea88f25ca896}\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga4f18f59507119e129bfdea88f25ca896}} 
\index{SDRAM Control functions@{SDRAM Control functions}!FMC\_SDRAM\_SetAutoRefreshNumber@{FMC\_SDRAM\_SetAutoRefreshNumber}}
\index{FMC\_SDRAM\_SetAutoRefreshNumber@{FMC\_SDRAM\_SetAutoRefreshNumber}!SDRAM Control functions@{SDRAM Control functions}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_SetAutoRefreshNumber()}{FMC\_SDRAM\_SetAutoRefreshNumber()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+SDRAM\+\_\+\+Set\+Auto\+Refresh\+Number (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{uint32\+\_\+t}]{Auto\+Refresh\+Number }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga277d3d1a938a9482d66a14cd45ed1305}\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_ga277d3d1a938a9482d66a14cd45ed1305}} 
\index{SDRAM Control functions@{SDRAM Control functions}!FMC\_SDRAM\_WriteProtection\_Disable@{FMC\_SDRAM\_WriteProtection\_Disable}}
\index{FMC\_SDRAM\_WriteProtection\_Disable@{FMC\_SDRAM\_WriteProtection\_Disable}!SDRAM Control functions@{SDRAM Control functions}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_WriteProtection\_Disable()}{FMC\_SDRAM\_WriteProtection\_Disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+SDRAM\+\_\+\+Write\+Protection\+\_\+\+Disable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{uint32\+\_\+t}]{Bank }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gae479dff64b562136b1630ece63af9e98}\label{group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_gae479dff64b562136b1630ece63af9e98}} 
\index{SDRAM Control functions@{SDRAM Control functions}!FMC\_SDRAM\_WriteProtection\_Enable@{FMC\_SDRAM\_WriteProtection\_Enable}}
\index{FMC\_SDRAM\_WriteProtection\_Enable@{FMC\_SDRAM\_WriteProtection\_Enable}!SDRAM Control functions@{SDRAM Control functions}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_WriteProtection\_Enable()}{FMC\_SDRAM\_WriteProtection\_Enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+SDRAM\+\_\+\+Write\+Protection\+\_\+\+Enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{uint32\+\_\+t}]{Bank }\end{DoxyParamCaption})}

