m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/FPGA_workspace/Multiplier_modules/SubModule2/simulation
vFullAdder
Z1 !s110 1517944094
!i10b 1
!s100 KE_U67_M45Ei:2=]?df0<2
IUhcZ[E=RG9jo7`7`je1jV1
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
Z3 w1517943605
Z4 8C:/FPGA_workspace/Multiplier_modules/SubModule2/SubModule2.v
Z5 FC:/FPGA_workspace/Multiplier_modules/SubModule2/SubModule2.v
L0 24
Z6 OV;L;10.3d;59
r1
!s85 0
31
Z7 !s108 1517944094.360000
Z8 !s107 C:/FPGA_workspace/Multiplier_modules/SubModule2/SubModule2.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_workspace/Multiplier_modules/SubModule2|C:/FPGA_workspace/Multiplier_modules/SubModule2/SubModule2.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+C:/FPGA_workspace/Multiplier_modules/SubModule2
n@full@adder
vSubModule2
R1
!i10b 1
!s100 J3]]:6C4XdB@ai809H5F93
IAV3O]SUbVQ4fzf6YL`<mN3
R2
R0
R3
R4
R5
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@sub@module2
vSubModule2_tb
R1
!i10b 1
!s100 NmP2jXhbIL]6`FgCjZHR>3
I_D<dW>0Oa7g_Uh3K@f^NS2
R2
R0
w1517943830
8C:/FPGA_workspace/Multiplier_modules/SubModule2/simulation/SubModule2_tb.v
FC:/FPGA_workspace/Multiplier_modules/SubModule2/simulation/SubModule2_tb.v
L0 4
R6
r1
!s85 0
31
!s108 1517944094.664000
!s107 C:/FPGA_workspace/Multiplier_modules/SubModule2/simulation/SubModule2_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_workspace/Multiplier_modules/SubModule2/simulation|C:/FPGA_workspace/Multiplier_modules/SubModule2/simulation/SubModule2_tb.v|
!i113 1
R10
!s92 -vlog01compat -work work +incdir+C:/FPGA_workspace/Multiplier_modules/SubModule2/simulation
n@sub@module2_tb
