Classic Timing Analyzer report for zjw_bingxingjiafaqi
Thu Nov 21 19:42:11 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.975 ns   ; A[1] ; Dout1 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T100C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 11.975 ns       ; A[1] ; Dout1   ;
; N/A   ; None              ; 11.534 ns       ; B[0] ; Dout1   ;
; N/A   ; None              ; 11.138 ns       ; A[0] ; Dout1   ;
; N/A   ; None              ; 10.905 ns       ; B[2] ; Dout1   ;
; N/A   ; None              ; 10.890 ns       ; A[2] ; Dout1   ;
; N/A   ; None              ; 10.722 ns       ; B[0] ; Dout[0] ;
; N/A   ; None              ; 10.572 ns       ; A[1] ; Dout[2] ;
; N/A   ; None              ; 10.529 ns       ; B[1] ; Dout1   ;
; N/A   ; None              ; 10.331 ns       ; A[0] ; Dout[0] ;
; N/A   ; None              ; 10.131 ns       ; B[0] ; Dout[2] ;
; N/A   ; None              ; 10.063 ns       ; A[1] ; Dout[3] ;
; N/A   ; None              ; 9.955 ns        ; B[3] ; Dout1   ;
; N/A   ; None              ; 9.888 ns        ; A[3] ; Dout1   ;
; N/A   ; None              ; 9.735 ns        ; A[0] ; Dout[2] ;
; N/A   ; None              ; 9.622 ns        ; B[0] ; Dout[3] ;
; N/A   ; None              ; 9.509 ns        ; B[2] ; Dout[2] ;
; N/A   ; None              ; 9.489 ns        ; A[2] ; Dout[2] ;
; N/A   ; None              ; 9.377 ns        ; A[1] ; Dout[1] ;
; N/A   ; None              ; 9.226 ns        ; A[0] ; Dout[3] ;
; N/A   ; None              ; 9.126 ns        ; B[1] ; Dout[2] ;
; N/A   ; None              ; 8.993 ns        ; B[2] ; Dout[3] ;
; N/A   ; None              ; 8.978 ns        ; A[2] ; Dout[3] ;
; N/A   ; None              ; 8.941 ns        ; B[0] ; Dout[1] ;
; N/A   ; None              ; 8.617 ns        ; B[1] ; Dout[3] ;
; N/A   ; None              ; 8.550 ns        ; A[0] ; Dout[1] ;
; N/A   ; None              ; 8.044 ns        ; B[3] ; Dout[3] ;
; N/A   ; None              ; 7.974 ns        ; A[3] ; Dout[3] ;
; N/A   ; None              ; 7.932 ns        ; B[1] ; Dout[1] ;
+-------+-------------------+-----------------+------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 21 19:42:10 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_bingxingjiafaqi -c zjw_bingxingjiafaqi --timing_analysis_only
Info: Longest tpd from source pin "A[1]" to destination pin "Dout1" is 11.975 ns
    Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_29; Fanout = 2; PIN Node = 'A[1]'
    Info: 2: + IC(4.835 ns) + CELL(0.454 ns) = 6.424 ns; Loc. = LC_X1_Y11_N5; Fanout = 2; COMB Node = 'quanjiaqi_vhdl:g1|C~3'
    Info: 3: + IC(0.332 ns) + CELL(0.088 ns) = 6.844 ns; Loc. = LC_X1_Y11_N2; Fanout = 2; COMB Node = 'quanjiaqi_vhdl:g2|C~3'
    Info: 4: + IC(0.347 ns) + CELL(0.225 ns) = 7.416 ns; Loc. = LC_X1_Y11_N8; Fanout = 1; COMB Node = 'quanjiaqi_vhdl:g3|C~3'
    Info: 5: + IC(2.925 ns) + CELL(1.634 ns) = 11.975 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'Dout1'
    Info: Total cell delay = 3.536 ns ( 29.53 % )
    Info: Total interconnect delay = 8.439 ns ( 70.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Thu Nov 21 19:42:11 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


