============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 16:57:54 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6223 instances
RUN-0007 : 2453 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7369 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4926 nets have 2 pins
RUN-1001 : 1517 nets have [3 - 5] pins
RUN-1001 : 762 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 70 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6221 instances, 2453 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29439, tnet num: 7367, tinst num: 6221, tnode num: 36618, tedge num: 48615.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.129214s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (99.6%)

RUN-1004 : used memory is 271 MB, reserved memory is 249 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.273187s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.82074e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6221.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23107e+06, overlap = 45
PHY-3002 : Step(2): len = 1.05889e+06, overlap = 45.5
PHY-3002 : Step(3): len = 617368, overlap = 82.9062
PHY-3002 : Step(4): len = 560252, overlap = 76.3125
PHY-3002 : Step(5): len = 442196, overlap = 77.3125
PHY-3002 : Step(6): len = 400553, overlap = 94.4062
PHY-3002 : Step(7): len = 353484, overlap = 107.344
PHY-3002 : Step(8): len = 328718, overlap = 138.469
PHY-3002 : Step(9): len = 282839, overlap = 157.219
PHY-3002 : Step(10): len = 249381, overlap = 184.531
PHY-3002 : Step(11): len = 233544, overlap = 204.594
PHY-3002 : Step(12): len = 214761, overlap = 237.031
PHY-3002 : Step(13): len = 202365, overlap = 247.969
PHY-3002 : Step(14): len = 189329, overlap = 254.312
PHY-3002 : Step(15): len = 179575, overlap = 275.906
PHY-3002 : Step(16): len = 172544, overlap = 291.594
PHY-3002 : Step(17): len = 169269, overlap = 305.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2636e-05
PHY-3002 : Step(18): len = 182420, overlap = 232.406
PHY-3002 : Step(19): len = 191430, overlap = 215.219
PHY-3002 : Step(20): len = 191708, overlap = 150.469
PHY-3002 : Step(21): len = 202066, overlap = 134.156
PHY-3002 : Step(22): len = 206791, overlap = 104.562
PHY-3002 : Step(23): len = 211031, overlap = 97.4688
PHY-3002 : Step(24): len = 211585, overlap = 80.4688
PHY-3002 : Step(25): len = 204900, overlap = 74.0625
PHY-3002 : Step(26): len = 202015, overlap = 71.375
PHY-3002 : Step(27): len = 196722, overlap = 63.0625
PHY-3002 : Step(28): len = 195074, overlap = 60.4375
PHY-3002 : Step(29): len = 188333, overlap = 62.7188
PHY-3002 : Step(30): len = 185488, overlap = 65.8125
PHY-3002 : Step(31): len = 180902, overlap = 71.75
PHY-3002 : Step(32): len = 179768, overlap = 81.3438
PHY-3002 : Step(33): len = 175809, overlap = 76.4375
PHY-3002 : Step(34): len = 172939, overlap = 79.9688
PHY-3002 : Step(35): len = 171401, overlap = 86.75
PHY-3002 : Step(36): len = 167989, overlap = 83.9375
PHY-3002 : Step(37): len = 167486, overlap = 83.5938
PHY-3002 : Step(38): len = 165393, overlap = 89.4062
PHY-3002 : Step(39): len = 164828, overlap = 84.6562
PHY-3002 : Step(40): len = 163755, overlap = 80.5312
PHY-3002 : Step(41): len = 163310, overlap = 76.6875
PHY-3002 : Step(42): len = 162414, overlap = 74.4062
PHY-3002 : Step(43): len = 160786, overlap = 72.1875
PHY-3002 : Step(44): len = 160464, overlap = 77.0312
PHY-3002 : Step(45): len = 159016, overlap = 77.4688
PHY-3002 : Step(46): len = 158312, overlap = 76.5938
PHY-3002 : Step(47): len = 157731, overlap = 77.0625
PHY-3002 : Step(48): len = 158124, overlap = 69.6562
PHY-3002 : Step(49): len = 155788, overlap = 68.2188
PHY-3002 : Step(50): len = 154407, overlap = 67.9688
PHY-3002 : Step(51): len = 154376, overlap = 67.3125
PHY-3002 : Step(52): len = 153326, overlap = 66.2812
PHY-3002 : Step(53): len = 153059, overlap = 63.0312
PHY-3002 : Step(54): len = 152175, overlap = 58.4375
PHY-3002 : Step(55): len = 150741, overlap = 59
PHY-3002 : Step(56): len = 150742, overlap = 60.0625
PHY-3002 : Step(57): len = 149741, overlap = 64.4375
PHY-3002 : Step(58): len = 150070, overlap = 65.1562
PHY-3002 : Step(59): len = 149223, overlap = 57.5938
PHY-3002 : Step(60): len = 149028, overlap = 53.7188
PHY-3002 : Step(61): len = 148688, overlap = 50.0625
PHY-3002 : Step(62): len = 148078, overlap = 50.375
PHY-3002 : Step(63): len = 147759, overlap = 50.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.5272e-05
PHY-3002 : Step(64): len = 148267, overlap = 48.125
PHY-3002 : Step(65): len = 148804, overlap = 47.875
PHY-3002 : Step(66): len = 149051, overlap = 47.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.05439e-05
PHY-3002 : Step(67): len = 151676, overlap = 44.5312
PHY-3002 : Step(68): len = 152867, overlap = 41.4688
PHY-3002 : Step(69): len = 155995, overlap = 46.0938
PHY-3002 : Step(70): len = 157901, overlap = 46.0938
PHY-3002 : Step(71): len = 161357, overlap = 44.875
PHY-3002 : Step(72): len = 162228, overlap = 44.5312
PHY-3002 : Step(73): len = 162344, overlap = 48.2188
PHY-3002 : Step(74): len = 162481, overlap = 48.2188
PHY-3002 : Step(75): len = 162382, overlap = 49.1562
PHY-3002 : Step(76): len = 162597, overlap = 51.4062
PHY-3002 : Step(77): len = 162557, overlap = 51.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000101088
PHY-3002 : Step(78): len = 162954, overlap = 52.1562
PHY-3002 : Step(79): len = 163039, overlap = 52.0312
PHY-3002 : Step(80): len = 163229, overlap = 49.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023338s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (133.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 209448, over cnt = 831(2%), over = 4063, worst = 36
PHY-1001 : End global iterations;  0.390891s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (155.9%)

PHY-1001 : Congestion index: top1 = 58.99, top5 = 41.39, top10 = 32.53, top15 = 27.62.
PHY-3001 : End congestion estimation;  0.505066s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (142.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.167315s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.86051e-06
PHY-3002 : Step(81): len = 177556, overlap = 73.4062
PHY-3002 : Step(82): len = 178539, overlap = 77.6875
PHY-3002 : Step(83): len = 170937, overlap = 96.6875
PHY-3002 : Step(84): len = 170272, overlap = 91.9688
PHY-3002 : Step(85): len = 163591, overlap = 98.0938
PHY-3002 : Step(86): len = 163216, overlap = 98.0625
PHY-3002 : Step(87): len = 160418, overlap = 96.2812
PHY-3002 : Step(88): len = 160528, overlap = 95.125
PHY-3002 : Step(89): len = 161146, overlap = 92.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.72102e-06
PHY-3002 : Step(90): len = 159804, overlap = 94.75
PHY-3002 : Step(91): len = 159666, overlap = 94.875
PHY-3002 : Step(92): len = 159605, overlap = 96.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.9442e-05
PHY-3002 : Step(93): len = 162825, overlap = 80.5625
PHY-3002 : Step(94): len = 163425, overlap = 77.4375
PHY-3002 : Step(95): len = 170682, overlap = 68.6875
PHY-3002 : Step(96): len = 171519, overlap = 70.4375
PHY-3002 : Step(97): len = 169759, overlap = 71.5
PHY-3002 : Step(98): len = 169875, overlap = 71.75
PHY-3002 : Step(99): len = 169333, overlap = 73.5
PHY-3002 : Step(100): len = 169322, overlap = 70.2188
PHY-3002 : Step(101): len = 169051, overlap = 69.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.88841e-05
PHY-3002 : Step(102): len = 170714, overlap = 68.125
PHY-3002 : Step(103): len = 170976, overlap = 68.1562
PHY-3002 : Step(104): len = 181785, overlap = 48.1562
PHY-3002 : Step(105): len = 186511, overlap = 40.8438
PHY-3002 : Step(106): len = 187866, overlap = 39.2188
PHY-3002 : Step(107): len = 189855, overlap = 36.3125
PHY-3002 : Step(108): len = 189042, overlap = 34.4062
PHY-3002 : Step(109): len = 189067, overlap = 30.75
PHY-3002 : Step(110): len = 186854, overlap = 29.2812
PHY-3002 : Step(111): len = 186881, overlap = 23.7812
PHY-3002 : Step(112): len = 187532, overlap = 24.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.77681e-05
PHY-3002 : Step(113): len = 187348, overlap = 24.625
PHY-3002 : Step(114): len = 187544, overlap = 27.25
PHY-3002 : Step(115): len = 189038, overlap = 27.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000155536
PHY-3002 : Step(116): len = 196052, overlap = 20.8438
PHY-3002 : Step(117): len = 197538, overlap = 20.125
PHY-3002 : Step(118): len = 205930, overlap = 22.9062
PHY-3002 : Step(119): len = 212504, overlap = 19.9688
PHY-3002 : Step(120): len = 215664, overlap = 20.3125
PHY-3002 : Step(121): len = 213850, overlap = 18.9688
PHY-3002 : Step(122): len = 213436, overlap = 18.2812
PHY-3002 : Step(123): len = 212064, overlap = 14.75
PHY-3002 : Step(124): len = 210064, overlap = 14.625
PHY-3002 : Step(125): len = 209923, overlap = 14.4062
PHY-3002 : Step(126): len = 209215, overlap = 13.25
PHY-3002 : Step(127): len = 209385, overlap = 13.5
PHY-3002 : Step(128): len = 207055, overlap = 12.4375
PHY-3002 : Step(129): len = 206753, overlap = 12.3125
PHY-3002 : Step(130): len = 204469, overlap = 11.3438
PHY-3002 : Step(131): len = 204487, overlap = 10.4062
PHY-3002 : Step(132): len = 204914, overlap = 10.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000311073
PHY-3002 : Step(133): len = 207844, overlap = 12.3125
PHY-3002 : Step(134): len = 209419, overlap = 12.2812
PHY-3002 : Step(135): len = 213511, overlap = 11.25
PHY-3002 : Step(136): len = 215667, overlap = 11.1875
PHY-3002 : Step(137): len = 216775, overlap = 10.0625
PHY-3002 : Step(138): len = 217401, overlap = 9.9375
PHY-3002 : Step(139): len = 218268, overlap = 8.96875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000622145
PHY-3002 : Step(140): len = 220997, overlap = 8.78125
PHY-3002 : Step(141): len = 223851, overlap = 8.0625
PHY-3002 : Step(142): len = 228729, overlap = 7.0625
PHY-3002 : Step(143): len = 234696, overlap = 6.375
PHY-3002 : Step(144): len = 236383, overlap = 6.375
PHY-3002 : Step(145): len = 235343, overlap = 5
PHY-3002 : Step(146): len = 234590, overlap = 5
PHY-3002 : Step(147): len = 233759, overlap = 5.875
PHY-3002 : Step(148): len = 233095, overlap = 6.125
PHY-3002 : Step(149): len = 232788, overlap = 5.5
PHY-3002 : Step(150): len = 232538, overlap = 4.5625
PHY-3002 : Step(151): len = 232050, overlap = 5.3125
PHY-3002 : Step(152): len = 230904, overlap = 7.125
PHY-3002 : Step(153): len = 229923, overlap = 6.9375
PHY-3002 : Step(154): len = 229303, overlap = 5.8125
PHY-3002 : Step(155): len = 228499, overlap = 5.5625
PHY-3002 : Step(156): len = 227623, overlap = 4.375
PHY-3002 : Step(157): len = 227232, overlap = 4.125
PHY-3002 : Step(158): len = 226959, overlap = 4.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00124429
PHY-3002 : Step(159): len = 227731, overlap = 4.5625
PHY-3002 : Step(160): len = 228159, overlap = 4.5625
PHY-3002 : Step(161): len = 228981, overlap = 3.8125
PHY-3002 : Step(162): len = 229930, overlap = 3.8125
PHY-3002 : Step(163): len = 231468, overlap = 2.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 30/7369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 270416, over cnt = 967(2%), over = 3918, worst = 30
PHY-1001 : End global iterations;  0.430088s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (156.2%)

PHY-1001 : Congestion index: top1 = 49.27, top5 = 37.28, top10 = 31.02, top15 = 27.30.
PHY-3001 : End congestion estimation;  0.556047s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (146.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172749s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.18501e-05
PHY-3002 : Step(164): len = 229771, overlap = 75.8125
PHY-3002 : Step(165): len = 230807, overlap = 64.2812
PHY-3002 : Step(166): len = 228558, overlap = 44.4688
PHY-3002 : Step(167): len = 227917, overlap = 39.1562
PHY-3002 : Step(168): len = 224753, overlap = 41.4375
PHY-3002 : Step(169): len = 222359, overlap = 38.6875
PHY-3002 : Step(170): len = 220815, overlap = 39.5938
PHY-3002 : Step(171): len = 217970, overlap = 37.0938
PHY-3002 : Step(172): len = 217605, overlap = 35.4062
PHY-3002 : Step(173): len = 216009, overlap = 32.5312
PHY-3002 : Step(174): len = 215875, overlap = 34
PHY-3002 : Step(175): len = 214419, overlap = 34.7188
PHY-3002 : Step(176): len = 212732, overlap = 37.125
PHY-3002 : Step(177): len = 212674, overlap = 40
PHY-3002 : Step(178): len = 212107, overlap = 39.4062
PHY-3002 : Step(179): len = 212086, overlap = 40.4375
PHY-3002 : Step(180): len = 210888, overlap = 38.875
PHY-3002 : Step(181): len = 209602, overlap = 42.7188
PHY-3002 : Step(182): len = 209602, overlap = 42.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0001837
PHY-3002 : Step(183): len = 214659, overlap = 33.9688
PHY-3002 : Step(184): len = 215700, overlap = 33.75
PHY-3002 : Step(185): len = 218381, overlap = 31.6875
PHY-3002 : Step(186): len = 219087, overlap = 30.6875
PHY-3002 : Step(187): len = 219897, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0003674
PHY-3002 : Step(188): len = 223321, overlap = 29.5938
PHY-3002 : Step(189): len = 224292, overlap = 28.5625
PHY-3002 : Step(190): len = 227364, overlap = 27.6875
PHY-3002 : Step(191): len = 229450, overlap = 26.6562
PHY-3002 : Step(192): len = 230720, overlap = 25.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29439, tnet num: 7367, tinst num: 6221, tnode num: 36618, tedge num: 48615.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.196448s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (100.6%)

RUN-1004 : used memory is 311 MB, reserved memory is 292 MB, peak memory is 325 MB
OPT-1001 : Total overflow 218.72 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 257/7369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 282632, over cnt = 941(2%), over = 2938, worst = 15
PHY-1001 : End global iterations;  0.453114s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (162.1%)

PHY-1001 : Congestion index: top1 = 39.29, top5 = 31.57, top10 = 27.70, top15 = 25.19.
PHY-1001 : End incremental global routing;  0.575022s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (149.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187791s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.885949s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (132.3%)

OPT-1001 : Current memory(MB): used = 319, reserve = 300, peak = 325.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5704/7369.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 282632, over cnt = 941(2%), over = 2938, worst = 15
PHY-1002 : len = 293248, over cnt = 557(1%), over = 1438, worst = 13
PHY-1002 : len = 302640, over cnt = 166(0%), over = 391, worst = 12
PHY-1002 : len = 304904, over cnt = 51(0%), over = 118, worst = 7
PHY-1002 : len = 306032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.438613s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (135.4%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 28.29, top10 = 25.42, top15 = 23.55.
OPT-1001 : End congestion update;  0.545721s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (128.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7367 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.134857s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.3%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.680769s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (123.9%)

OPT-1001 : Current memory(MB): used = 322, reserve = 303, peak = 325.
OPT-1001 : End physical optimization;  2.818950s wall, 3.203125s user + 0.062500s system = 3.265625s CPU (115.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2453 LUT to BLE ...
SYN-4008 : Packed 2453 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 496 SEQ with LUT/SLICE
SYN-4006 : 989 single LUT's are left
SYN-4006 : 557 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3010/5611 primitive instances ...
PHY-3001 : End packing;  0.280656s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3289 instances
RUN-1001 : 1558 mslices, 1559 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6307 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3838 nets have 2 pins
RUN-1001 : 1525 nets have [3 - 5] pins
RUN-1001 : 783 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3287 instances, 3117 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1041 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 232640, Over = 58.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3130/6307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 298864, over cnt = 391(1%), over = 562, worst = 6
PHY-1002 : len = 300200, over cnt = 205(0%), over = 269, worst = 5
PHY-1002 : len = 302088, over cnt = 73(0%), over = 100, worst = 4
PHY-1002 : len = 302632, over cnt = 43(0%), over = 58, worst = 4
PHY-1002 : len = 303320, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.548866s wall, 0.734375s user + 0.140625s system = 0.875000s CPU (159.4%)

PHY-1001 : Congestion index: top1 = 34.33, top5 = 27.99, top10 = 24.89, top15 = 22.85.
PHY-3001 : End congestion estimation;  0.689585s wall, 0.875000s user + 0.140625s system = 1.015625s CPU (147.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25651, tnet num: 6305, tinst num: 3287, tnode num: 30858, tedge num: 44188.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.275129s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.5%)

RUN-1004 : used memory is 329 MB, reserved memory is 311 MB, peak memory is 329 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.443118s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.00657e-05
PHY-3002 : Step(193): len = 222665, overlap = 56.75
PHY-3002 : Step(194): len = 219149, overlap = 59
PHY-3002 : Step(195): len = 210005, overlap = 67.5
PHY-3002 : Step(196): len = 205701, overlap = 71.25
PHY-3002 : Step(197): len = 204377, overlap = 74.25
PHY-3002 : Step(198): len = 201502, overlap = 77.25
PHY-3002 : Step(199): len = 200937, overlap = 79.75
PHY-3002 : Step(200): len = 200217, overlap = 78.25
PHY-3002 : Step(201): len = 199975, overlap = 76.75
PHY-3002 : Step(202): len = 200022, overlap = 75.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.01313e-05
PHY-3002 : Step(203): len = 205835, overlap = 66.25
PHY-3002 : Step(204): len = 206949, overlap = 65.25
PHY-3002 : Step(205): len = 210148, overlap = 61.5
PHY-3002 : Step(206): len = 210968, overlap = 60.75
PHY-3002 : Step(207): len = 213759, overlap = 54.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120263
PHY-3002 : Step(208): len = 220278, overlap = 44.5
PHY-3002 : Step(209): len = 221452, overlap = 43.25
PHY-3002 : Step(210): len = 224570, overlap = 38.5
PHY-3002 : Step(211): len = 225794, overlap = 34.75
PHY-3002 : Step(212): len = 227874, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.823026s wall, 0.562500s user + 1.562500s system = 2.125000s CPU (258.2%)

PHY-3001 : Trial Legalized: Len = 248082
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 271/6307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 304424, over cnt = 518(1%), over = 870, worst = 9
PHY-1002 : len = 307752, over cnt = 288(0%), over = 427, worst = 6
PHY-1002 : len = 310752, over cnt = 111(0%), over = 162, worst = 5
PHY-1002 : len = 311888, over cnt = 36(0%), over = 56, worst = 4
PHY-1002 : len = 312336, over cnt = 16(0%), over = 23, worst = 4
PHY-1001 : End global iterations;  0.835474s wall, 1.250000s user + 0.078125s system = 1.328125s CPU (159.0%)

PHY-1001 : Congestion index: top1 = 34.29, top5 = 28.39, top10 = 25.42, top15 = 23.48.
PHY-3001 : End congestion estimation;  0.982466s wall, 1.406250s user + 0.078125s system = 1.484375s CPU (151.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160932s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.93277e-05
PHY-3002 : Step(213): len = 238534, overlap = 0.75
PHY-3002 : Step(214): len = 232730, overlap = 5.75
PHY-3002 : Step(215): len = 229756, overlap = 9.25
PHY-3002 : Step(216): len = 229075, overlap = 10
PHY-3002 : Step(217): len = 227996, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008946s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (174.7%)

PHY-3001 : Legalized: Len = 234300, Over = 0
PHY-3001 : Spreading special nets. 30 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021747s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.8%)

PHY-3001 : 35 instances has been re-located, deltaX = 5, deltaY = 18, maxDist = 2.
PHY-3001 : Final: Len = 235004, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25651, tnet num: 6305, tinst num: 3287, tnode num: 30858, tedge num: 44188.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.338100s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.4%)

RUN-1004 : used memory is 330 MB, reserved memory is 314 MB, peak memory is 339 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2499/6307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 299056, over cnt = 482(1%), over = 736, worst = 7
PHY-1002 : len = 301552, over cnt = 250(0%), over = 335, worst = 5
PHY-1002 : len = 304424, over cnt = 66(0%), over = 86, worst = 4
PHY-1002 : len = 305112, over cnt = 27(0%), over = 36, worst = 4
PHY-1002 : len = 305464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.623352s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (157.9%)

PHY-1001 : Congestion index: top1 = 31.47, top5 = 27.28, top10 = 24.82, top15 = 23.13.
PHY-1001 : End incremental global routing;  0.763593s wall, 1.062500s user + 0.062500s system = 1.125000s CPU (147.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.171438s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.058390s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (134.3%)

OPT-1001 : Current memory(MB): used = 333, reserve = 316, peak = 339.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5329/6307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041817s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.1%)

PHY-1001 : Congestion index: top1 = 31.47, top5 = 27.28, top10 = 24.82, top15 = 23.13.
OPT-1001 : End congestion update;  0.163541s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121610s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.8%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.285277s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.6%)

OPT-1001 : Current memory(MB): used = 335, reserve = 317, peak = 339.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123243s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5329/6307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043563s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.6%)

PHY-1001 : Congestion index: top1 = 31.47, top5 = 27.28, top10 = 24.82, top15 = 23.13.
PHY-1001 : End incremental global routing;  0.177722s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (87.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165343s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5329/6307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042790s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.5%)

PHY-1001 : Congestion index: top1 = 31.47, top5 = 27.28, top10 = 24.82, top15 = 23.13.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119916s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.482620s wall, 3.765625s user + 0.062500s system = 3.828125s CPU (109.9%)

RUN-1003 : finish command "place" in  21.435422s wall, 36.375000s user + 9.687500s system = 46.062500s CPU (214.9%)

RUN-1004 : used memory is 311 MB, reserved memory is 292 MB, peak memory is 339 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3289 instances
RUN-1001 : 1558 mslices, 1559 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6307 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3838 nets have 2 pins
RUN-1001 : 1525 nets have [3 - 5] pins
RUN-1001 : 783 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25651, tnet num: 6305, tinst num: 3287, tnode num: 30858, tedge num: 44188.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.280949s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.0%)

RUN-1004 : used memory is 327 MB, reserved memory is 309 MB, peak memory is 363 MB
PHY-1001 : 1558 mslices, 1559 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 288840, over cnt = 607(1%), over = 1021, worst = 8
PHY-1002 : len = 292600, over cnt = 385(1%), over = 582, worst = 6
PHY-1002 : len = 296736, over cnt = 173(0%), over = 244, worst = 5
PHY-1002 : len = 299048, over cnt = 36(0%), over = 49, worst = 5
PHY-1002 : len = 299560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.803716s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (159.4%)

PHY-1001 : Congestion index: top1 = 30.73, top5 = 26.90, top10 = 24.52, top15 = 22.80.
PHY-1001 : End global routing;  0.938205s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (151.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 358, reserve = 340, peak = 363.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 612, reserve = 597, peak = 612.
PHY-1001 : End build detailed router design. 3.978178s wall, 3.937500s user + 0.031250s system = 3.968750s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88200, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.024227s wall, 4.015625s user + 0.000000s system = 4.015625s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 645, reserve = 632, peak = 645.
PHY-1001 : End phase 1; 4.030321s wall, 4.015625s user + 0.000000s system = 4.015625s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2442 net; 2.570788s wall, 2.562500s user + 0.015625s system = 2.578125s CPU (100.3%)

PHY-1022 : len = 806296, over cnt = 161(0%), over = 161, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 650, reserve = 636, peak = 650.
PHY-1001 : End initial routed; 9.618142s wall, 16.812500s user + 0.062500s system = 16.875000s CPU (175.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5091(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.666263s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 657, reserve = 643, peak = 657.
PHY-1001 : End phase 2; 11.284473s wall, 18.468750s user + 0.062500s system = 18.531250s CPU (164.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 806296, over cnt = 161(0%), over = 161, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023765s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 804584, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.126265s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (198.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 804488, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.069925s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 804512, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.057359s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5091(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.618815s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 32 feed throughs used by 26 nets
PHY-1001 : End commit to database; 0.757984s wall, 0.671875s user + 0.062500s system = 0.734375s CPU (96.9%)

PHY-1001 : Current memory(MB): used = 690, reserve = 678, peak = 690.
PHY-1001 : End phase 3; 2.818905s wall, 2.843750s user + 0.078125s system = 2.921875s CPU (103.7%)

PHY-1003 : Routed, final wirelength = 804512
PHY-1001 : Current memory(MB): used = 692, reserve = 680, peak = 692.
PHY-1001 : End export database. 0.022473s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.5%)

PHY-1001 : End detail routing;  22.422923s wall, 29.562500s user + 0.203125s system = 29.765625s CPU (132.7%)

RUN-1003 : finish command "route" in  24.902289s wall, 32.468750s user + 0.265625s system = 32.734375s CPU (131.5%)

RUN-1004 : used memory is 649 MB, reserved memory is 636 MB, peak memory is 692 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5370   out of  19600   27.40%
#reg                     2190   out of  19600   11.17%
#le                      5927
  #lut only              3737   out of   5927   63.05%
  #reg only               557   out of   5927    9.40%
  #lut&reg               1633   out of   5927   27.55%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                                                               Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                                                    973
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                                                                 189
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                                                                 45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                                                                 39
#5        u_camera_init/divider2[8]                                  GCLK               mslice             Sdram_Control_4Port/CMD_n_syn_165.q0                                                                 23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                                                         17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/out_frame_clken_imy_reg_syn_29.f0                                                    10
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_Median_Gray_2/u_Median_Filter_3X3_8Bit_median/u_Sort3_7/mid_data_b[6]_syn_14.f0    9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                                                     6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                                                                 0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                                                                 0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5927   |3959    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |771    |500     |161     |392     |2       |0       |
|    command1                          |command                                    |58     |58      |0       |44      |0       |0       |
|    control1                          |control_interface                          |97     |60      |24      |48      |0       |0       |
|    data_path1                        |sdr_data_path                              |16     |16      |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |69      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |69      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |20      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |23      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |63      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |63      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |20      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |27     |23      |0       |27      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |109    |65      |44      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |577    |558     |9       |87      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |166    |166     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |45      |17      |60      |0       |0       |
|  u_image_process                     |image_process                              |4112   |2547    |1170    |1563    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |170    |110     |45      |74      |2       |0       |
|      u_three_martix_4                |three_martix                               |162    |102     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |173    |107     |45      |81      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |100     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |928    |644     |249     |246     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |762    |435     |235     |301     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |511    |313     |190     |145     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |25      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |91     |61      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |19      |0       |0       |
|      u_three_martix                  |three_martix                               |251    |122     |45      |156     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |734    |453     |235     |270     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |500    |310     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |234    |143     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |732    |425     |235     |267     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |312     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |230    |113     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |77     |29      |14      |52      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |349    |204     |92      |148     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |98      |47      |41      |0       |0       |
|      u_three_martix_2                |three_martix                               |202    |106     |45      |107     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |59     |59      |0       |24      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |172    |152     |10      |25      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3757  
    #2          2       648   
    #3          3       562   
    #4          4       267   
    #5        5-10      798   
    #6        11-50     120   
    #7       51-100      7    
    #8       101-500     5    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.009541s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (147.0%)

RUN-1004 : used memory is 649 MB, reserved memory is 638 MB, peak memory is 701 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3287
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6307, pip num: 58553
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 32
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3038 valid insts, and 181066 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.484378s wall, 69.437500s user + 0.609375s system = 70.046875s CPU (1277.2%)

RUN-1004 : used memory is 649 MB, reserved memory is 641 MB, peak memory is 832 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_165754.log"
