
Project_HUMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090ac  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000069c  08009234  08009234  00019234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098d0  080098d0  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080098d0  080098d0  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080098d0  080098d0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098d0  080098d0  000198d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080098d4  080098d4  000198d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080098d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000430  20000010  080098e8  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000440  080098e8  00020440  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019cc5  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003413  00000000  00000000  00039d05  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001218  00000000  00000000  0003d118  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001080  00000000  00000000  0003e330  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001cdf2  00000000  00000000  0003f3b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011b03  00000000  00000000  0005c1a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009f0b3  00000000  00000000  0006dca5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010cd58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b78  00000000  00000000  0010cdd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800921c 	.word	0x0800921c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	0800921c 	.word	0x0800921c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2f>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800096c:	bf24      	itt	cs
 800096e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000972:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000976:	d90d      	bls.n	8000994 <__aeabi_d2f+0x30>
 8000978:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800097c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000980:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000984:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000988:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800098c:	bf08      	it	eq
 800098e:	f020 0001 	biceq.w	r0, r0, #1
 8000992:	4770      	bx	lr
 8000994:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000998:	d121      	bne.n	80009de <__aeabi_d2f+0x7a>
 800099a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800099e:	bfbc      	itt	lt
 80009a0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	4770      	bxlt	lr
 80009a6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009aa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ae:	f1c2 0218 	rsb	r2, r2, #24
 80009b2:	f1c2 0c20 	rsb	ip, r2, #32
 80009b6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ba:	fa20 f002 	lsr.w	r0, r0, r2
 80009be:	bf18      	it	ne
 80009c0:	f040 0001 	orrne.w	r0, r0, #1
 80009c4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009c8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009cc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d0:	ea40 000c 	orr.w	r0, r0, ip
 80009d4:	fa23 f302 	lsr.w	r3, r3, r2
 80009d8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009dc:	e7cc      	b.n	8000978 <__aeabi_d2f+0x14>
 80009de:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009e2:	d107      	bne.n	80009f4 <__aeabi_d2f+0x90>
 80009e4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009e8:	bf1e      	ittt	ne
 80009ea:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009ee:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009f2:	4770      	bxne	lr
 80009f4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80009f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop

08000a04 <ESC_Calibration>:
//
extern uint8_t eeprom_data8[32];


void ESC_Calibration ( void )
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
	PWM_Output_Start();
 8000a08:	f000 fd9a 	bl	8001540 <PWM_Output_Start>

	while ( true )
	{
		receiver_input_channel_3 = Convert_Receiver_Channel(3);
 8000a0c:	2003      	movs	r0, #3
 8000a0e:	f000 f811 	bl	8000a34 <Convert_Receiver_Channel>
 8000a12:	4602      	mov	r2, r0
 8000a14:	4b05      	ldr	r3, [pc, #20]	; (8000a2c <ESC_Calibration+0x28>)
 8000a16:	601a      	str	r2, [r3, #0]

		esc_3 = receiver_input_channel_3;
 8000a18:	4b04      	ldr	r3, [pc, #16]	; (8000a2c <ESC_Calibration+0x28>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a04      	ldr	r2, [pc, #16]	; (8000a30 <ESC_Calibration+0x2c>)
 8000a1e:	6013      	str	r3, [r2, #0]

		PWM_Output_ESC_Calibration( esc_3 );
 8000a20:	4b03      	ldr	r3, [pc, #12]	; (8000a30 <ESC_Calibration+0x2c>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f000 fdbf 	bl	80015a8 <PWM_Output_ESC_Calibration>
		receiver_input_channel_3 = Convert_Receiver_Channel(3);
 8000a2a:	e7ef      	b.n	8000a0c <ESC_Calibration+0x8>
 8000a2c:	2000011c 	.word	0x2000011c
 8000a30:	2000017c 	.word	0x2000017c

08000a34 <Convert_Receiver_Channel>:
	}
}

int Convert_Receiver_Channel( uint8_t function )
{
 8000a34:	b480      	push	{r7}
 8000a36:	b08b      	sub	sp, #44	; 0x2c
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	71fb      	strb	r3, [r7, #7]
	uint8_t channel, reverse;                                                       	//First we declare some local variables
	int low, center, high, actual;
	int difference;

	channel = eeprom_data8[function + 23] & 0b00000111;                           		//What channel corresponds with the specific function
 8000a3e:	79fb      	ldrb	r3, [r7, #7]
 8000a40:	3317      	adds	r3, #23
 8000a42:	4a47      	ldr	r2, [pc, #284]	; (8000b60 <Convert_Receiver_Channel+0x12c>)
 8000a44:	5cd3      	ldrb	r3, [r2, r3]
 8000a46:	f003 0307 	and.w	r3, r3, #7
 8000a4a:	77fb      	strb	r3, [r7, #31]
	if( eeprom_data8[function + 23] & 0b10000000 )	{	reverse = 1;	}               //Reverse channel when most significant bit is set
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	3317      	adds	r3, #23
 8000a50:	4a43      	ldr	r2, [pc, #268]	; (8000b60 <Convert_Receiver_Channel+0x12c>)
 8000a52:	5cd3      	ldrb	r3, [r2, r3]
 8000a54:	b25b      	sxtb	r3, r3
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	da03      	bge.n	8000a62 <Convert_Receiver_Channel+0x2e>
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000a60:	e002      	b.n	8000a68 <Convert_Receiver_Channel+0x34>
	else	{	reverse = 0;	}                                                       //If the most significant is not set there is no reverse
 8000a62:	2300      	movs	r3, #0
 8000a64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	actual = receiver_input[channel];                                            		//Read the actual receiver value for the corresponding function
 8000a68:	7ffb      	ldrb	r3, [r7, #31]
 8000a6a:	4a3e      	ldr	r2, [pc, #248]	; (8000b64 <Convert_Receiver_Channel+0x130>)
 8000a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a70:	623b      	str	r3, [r7, #32]
	low	   = ( eeprom_data8[channel * 2 + 15] << 8 ) | eeprom_data8[channel * 2 + 14];  	//Store the low value for the specific receiver input channel
 8000a72:	7ffb      	ldrb	r3, [r7, #31]
 8000a74:	005b      	lsls	r3, r3, #1
 8000a76:	330f      	adds	r3, #15
 8000a78:	4a39      	ldr	r2, [pc, #228]	; (8000b60 <Convert_Receiver_Channel+0x12c>)
 8000a7a:	5cd3      	ldrb	r3, [r2, r3]
 8000a7c:	021b      	lsls	r3, r3, #8
 8000a7e:	7ffa      	ldrb	r2, [r7, #31]
 8000a80:	3207      	adds	r2, #7
 8000a82:	0052      	lsls	r2, r2, #1
 8000a84:	4936      	ldr	r1, [pc, #216]	; (8000b60 <Convert_Receiver_Channel+0x12c>)
 8000a86:	5c8a      	ldrb	r2, [r1, r2]
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	61bb      	str	r3, [r7, #24]
	center = ( eeprom_data8[channel * 2 - 1]  << 8 ) | eeprom_data8[channel * 2 - 2 ]; 	//Store the center value for the specific receiver input channel
 8000a8c:	7ffb      	ldrb	r3, [r7, #31]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	3b01      	subs	r3, #1
 8000a92:	4a33      	ldr	r2, [pc, #204]	; (8000b60 <Convert_Receiver_Channel+0x12c>)
 8000a94:	5cd3      	ldrb	r3, [r2, r3]
 8000a96:	021b      	lsls	r3, r3, #8
 8000a98:	7ffa      	ldrb	r2, [r7, #31]
 8000a9a:	3a01      	subs	r2, #1
 8000a9c:	0052      	lsls	r2, r2, #1
 8000a9e:	4930      	ldr	r1, [pc, #192]	; (8000b60 <Convert_Receiver_Channel+0x12c>)
 8000aa0:	5c8a      	ldrb	r2, [r1, r2]
 8000aa2:	4313      	orrs	r3, r2
 8000aa4:	617b      	str	r3, [r7, #20]
	high   = ( eeprom_data8[channel * 2 + 7]  << 8 ) | eeprom_data8[channel * 2 + 6 ];  	//Store the high value for the specific receiver input channel
 8000aa6:	7ffb      	ldrb	r3, [r7, #31]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	3307      	adds	r3, #7
 8000aac:	4a2c      	ldr	r2, [pc, #176]	; (8000b60 <Convert_Receiver_Channel+0x12c>)
 8000aae:	5cd3      	ldrb	r3, [r2, r3]
 8000ab0:	021b      	lsls	r3, r3, #8
 8000ab2:	7ffa      	ldrb	r2, [r7, #31]
 8000ab4:	3203      	adds	r2, #3
 8000ab6:	0052      	lsls	r2, r2, #1
 8000ab8:	4929      	ldr	r1, [pc, #164]	; (8000b60 <Convert_Receiver_Channel+0x12c>)
 8000aba:	5c8a      	ldrb	r2, [r1, r2]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	613b      	str	r3, [r7, #16]

	if( actual < center )
 8000ac0:	6a3a      	ldr	r2, [r7, #32]
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	da1f      	bge.n	8000b08 <Convert_Receiver_Channel+0xd4>
	{                                                         							//The actual receiver value is lower than the center value
		if( actual < low )	{	actual = low;	}                                       //Limit the lowest value to the value that was detected during setup
 8000ac8:	6a3a      	ldr	r2, [r7, #32]
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	da01      	bge.n	8000ad4 <Convert_Receiver_Channel+0xa0>
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	623b      	str	r3, [r7, #32]
		difference = ( (long)(center - actual) * (long)500 ) / (center - low);       	//Calculate and scale the actual value to a 1000 - 2000us value
 8000ad4:	697a      	ldr	r2, [r7, #20]
 8000ad6:	6a3b      	ldr	r3, [r7, #32]
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000ade:	fb02 f203 	mul.w	r2, r2, r3
 8000ae2:	6979      	ldr	r1, [r7, #20]
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	1acb      	subs	r3, r1, r3
 8000ae8:	fb92 f3f3 	sdiv	r3, r2, r3
 8000aec:	60fb      	str	r3, [r7, #12]
		if( reverse == 1 )	{	return 1500 + difference;	}                           //If the channel is reversed
 8000aee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d103      	bne.n	8000afe <Convert_Receiver_Channel+0xca>
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8000afc:	e02a      	b.n	8000b54 <Convert_Receiver_Channel+0x120>
		else 	 {	return 1500 - difference;	}                                       //If the channel is not reversed
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8000b04:	3304      	adds	r3, #4
 8000b06:	e025      	b.n	8000b54 <Convert_Receiver_Channel+0x120>
	}
	else if( actual > center )
 8000b08:	6a3a      	ldr	r2, [r7, #32]
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	dd1f      	ble.n	8000b50 <Convert_Receiver_Channel+0x11c>
	{                                                                        			//The actual receiver value is higher than the center value
		if( actual > high )	{	actual = high;	}                                       //Limit the lowest value to the value that was detected during setup
 8000b10:	6a3a      	ldr	r2, [r7, #32]
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	dd01      	ble.n	8000b1c <Convert_Receiver_Channel+0xe8>
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	623b      	str	r3, [r7, #32]
		difference = ( (long)(actual - center) * (long)500 ) / (high - center);      	//Calculate and scale the actual value to a 1000 - 2000us value
 8000b1c:	6a3a      	ldr	r2, [r7, #32]
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000b26:	fb02 f203 	mul.w	r2, r2, r3
 8000b2a:	6939      	ldr	r1, [r7, #16]
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	1acb      	subs	r3, r1, r3
 8000b30:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b34:	60fb      	str	r3, [r7, #12]
		if( reverse == 1 )	{	return 1500 - difference;	}                           //If the channel is reversed
 8000b36:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d104      	bne.n	8000b48 <Convert_Receiver_Channel+0x114>
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8000b44:	3304      	adds	r3, #4
 8000b46:	e005      	b.n	8000b54 <Convert_Receiver_Channel+0x120>
		else	{	return 1500 + difference;	}                                       //If the channel is not reversed
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8000b4e:	e001      	b.n	8000b54 <Convert_Receiver_Channel+0x120>
	}
	else	{	return 1500;	}
 8000b50:	f240 53dc 	movw	r3, #1500	; 0x5dc
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	372c      	adds	r7, #44	; 0x2c
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	200000bc 	.word	0x200000bc
 8000b64:	20000124 	.word	0x20000124

08000b68 <Flash_ErasePage>:

uint32_t PageError;


void Flash_ErasePage( uint32_t pageaddress )
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
	HAL_FLASH_Unlock();
 8000b70:	f003 f8ea 	bl	8003d48 <HAL_FLASH_Unlock>

//	HAL_FLASHEx_Erase( (FLASH_EraseInitTypeDef *) FLASH_TYPEERASE_MASSERASE, (uint32_t *) PageError);
	FLASH_PageErase( pageaddress );
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f003 f9ab 	bl	8003ed0 <FLASH_PageErase>

	HAL_FLASH_Lock();
 8000b7a:	f003 f90b 	bl	8003d94 <HAL_FLASH_Lock>
}
 8000b7e:	bf00      	nop
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <Flash_EEPROM_Data_Write>:

void Flash_EEPROM_Data_Write( uint8_t page, uint32_t address, uint32_t index, uint16_t * writeBuffer )
{
 8000b86:	b590      	push	{r4, r7, lr}
 8000b88:	b087      	sub	sp, #28
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
 8000b90:	603b      	str	r3, [r7, #0]
 8000b92:	4603      	mov	r3, r0
 8000b94:	73fb      	strb	r3, [r7, #15]
	uint32_t flashAddress = address + (index*2);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	005b      	lsls	r3, r3, #1
 8000b9a:	68ba      	ldr	r2, [r7, #8]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	613b      	str	r3, [r7, #16]

	//Unlock Flash
	HAL_FLASH_Unlock();
 8000ba0:	f003 f8d2 	bl	8003d48 <HAL_FLASH_Unlock>

	//Write to Flash
	for( uint32_t i = 0; i < 1; i++ )
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	617b      	str	r3, [r7, #20]
 8000ba8:	e010      	b.n	8000bcc <Flash_EEPROM_Data_Write+0x46>
	{
		HAL_FLASH_Program( FLASH_TYPEPROGRAM_HALFWORD, flashAddress, (writeBuffer)[i] );
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	683a      	ldr	r2, [r7, #0]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	881b      	ldrh	r3, [r3, #0]
 8000bb4:	b29b      	uxth	r3, r3
 8000bb6:	f04f 0400 	mov.w	r4, #0
 8000bba:	461a      	mov	r2, r3
 8000bbc:	4623      	mov	r3, r4
 8000bbe:	6939      	ldr	r1, [r7, #16]
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	f003 f851 	bl	8003c68 <HAL_FLASH_Program>
	for( uint32_t i = 0; i < 1; i++ )
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	617b      	str	r3, [r7, #20]
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d0eb      	beq.n	8000baa <Flash_EEPROM_Data_Write+0x24>
	}

	//Lock the Flash space
	HAL_FLASH_Lock();
 8000bd2:	f003 f8df 	bl	8003d94 <HAL_FLASH_Lock>
}
 8000bd6:	bf00      	nop
 8000bd8:	371c      	adds	r7, #28
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd90      	pop	{r4, r7, pc}

08000bde <Flash_EEPROM_Data_Read>:

void Flash_EEPROM_Data_Read( uint8_t page, uint32_t address, uint32_t index, void *readBuffer )
{
 8000bde:	b480      	push	{r7}
 8000be0:	b087      	sub	sp, #28
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	60b9      	str	r1, [r7, #8]
 8000be6:	607a      	str	r2, [r7, #4]
 8000be8:	603b      	str	r3, [r7, #0]
 8000bea:	4603      	mov	r3, r0
 8000bec:	73fb      	strb	r3, [r7, #15]
	uint32_t flashAddress = address + (index*2);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	005b      	lsls	r3, r3, #1
 8000bf2:	68ba      	ldr	r2, [r7, #8]
 8000bf4:	4413      	add	r3, r2
 8000bf6:	617b      	str	r3, [r7, #20]

		*((uint8_t *)readBuffer) = *(uint32_t *)flashAddress;
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	701a      	strb	r2, [r3, #0]
}
 8000c02:	bf00      	nop
 8000c04:	371c      	adds	r7, #28
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
	...

08000c10 <Flight_Control_Setup>:
//
extern uint8_t eeprom_data8[32];


void Flight_Control_Setup( void )
{
 8000c10:	b598      	push	{r3, r4, r7, lr}
 8000c12:	af00      	add	r7, sp, #0
	HAL_Delay( 3000 );
 8000c14:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000c18:	f002 fea8 	bl	800396c <HAL_Delay>

	//Let's take multiple gyro data samples so we can determine the average gyro offset (calibration).
	for ( cal_int = 0; cal_int < 2000 ; cal_int ++ )				//Take 2000 readings for calibration.
 8000c1c:	4b3f      	ldr	r3, [pc, #252]	; (8000d1c <Flight_Control_Setup+0x10c>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	e033      	b.n	8000c8c <Flight_Control_Setup+0x7c>
	{
		Flight_Gyro_Signalen();                                           //Read the gyro output.
 8000c24:	f000 f888 	bl	8000d38 <Flight_Gyro_Signalen>

		gyro_axis_cal[1] += gyro_axis[1];                          //Ad roll value to gyro_roll_cal.
 8000c28:	4b3d      	ldr	r3, [pc, #244]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000c2a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000c2e:	4b3d      	ldr	r3, [pc, #244]	; (8000d24 <Flight_Control_Setup+0x114>)
 8000c30:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8000c34:	461a      	mov	r2, r3
 8000c36:	4623      	mov	r3, r4
 8000c38:	f7ff facc 	bl	80001d4 <__adddf3>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	460c      	mov	r4, r1
 8000c40:	4a37      	ldr	r2, [pc, #220]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000c42:	e9c2 3402 	strd	r3, r4, [r2, #8]
		gyro_axis_cal[2] += gyro_axis[2];                          //Ad pitch value to gyro_pitch_cal.
 8000c46:	4b36      	ldr	r3, [pc, #216]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000c48:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000c4c:	4b35      	ldr	r3, [pc, #212]	; (8000d24 <Flight_Control_Setup+0x114>)
 8000c4e:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8000c52:	461a      	mov	r2, r3
 8000c54:	4623      	mov	r3, r4
 8000c56:	f7ff fabd 	bl	80001d4 <__adddf3>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	460c      	mov	r4, r1
 8000c5e:	4a30      	ldr	r2, [pc, #192]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000c60:	e9c2 3404 	strd	r3, r4, [r2, #16]
		gyro_axis_cal[3] += gyro_axis[3];                          //Ad yaw value to gyro_yaw_cal.                                               //Wait 3 milliseconds before the next loop.
 8000c64:	4b2e      	ldr	r3, [pc, #184]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000c66:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8000c6a:	4b2e      	ldr	r3, [pc, #184]	; (8000d24 <Flight_Control_Setup+0x114>)
 8000c6c:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 8000c70:	461a      	mov	r2, r3
 8000c72:	4623      	mov	r3, r4
 8000c74:	f7ff faae 	bl	80001d4 <__adddf3>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	460c      	mov	r4, r1
 8000c7c:	4a28      	ldr	r2, [pc, #160]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000c7e:	e9c2 3406 	strd	r3, r4, [r2, #24]
	for ( cal_int = 0; cal_int < 2000 ; cal_int ++ )				//Take 2000 readings for calibration.
 8000c82:	4b26      	ldr	r3, [pc, #152]	; (8000d1c <Flight_Control_Setup+0x10c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	3301      	adds	r3, #1
 8000c88:	4a24      	ldr	r2, [pc, #144]	; (8000d1c <Flight_Control_Setup+0x10c>)
 8000c8a:	6013      	str	r3, [r2, #0]
 8000c8c:	4b23      	ldr	r3, [pc, #140]	; (8000d1c <Flight_Control_Setup+0x10c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000c94:	dbc6      	blt.n	8000c24 <Flight_Control_Setup+0x14>
	}

	//Now that we have 2000 measures, we need to divide by 2000 to get the average gyro offset.
	gyro_axis_cal[1] /= 2000;                                    //Divide the roll total by 2000.
 8000c96:	4b22      	ldr	r3, [pc, #136]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000c98:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000c9c:	f04f 0200 	mov.w	r2, #0
 8000ca0:	4b21      	ldr	r3, [pc, #132]	; (8000d28 <Flight_Control_Setup+0x118>)
 8000ca2:	f7ff fd77 	bl	8000794 <__aeabi_ddiv>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	460c      	mov	r4, r1
 8000caa:	4a1d      	ldr	r2, [pc, #116]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000cac:	e9c2 3402 	strd	r3, r4, [r2, #8]
	gyro_axis_cal[2] /= 2000;                                    //Divide the pitch total by 2000.
 8000cb0:	4b1b      	ldr	r3, [pc, #108]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000cb2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000cb6:	f04f 0200 	mov.w	r2, #0
 8000cba:	4b1b      	ldr	r3, [pc, #108]	; (8000d28 <Flight_Control_Setup+0x118>)
 8000cbc:	f7ff fd6a 	bl	8000794 <__aeabi_ddiv>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	460c      	mov	r4, r1
 8000cc4:	4a16      	ldr	r2, [pc, #88]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000cc6:	e9c2 3404 	strd	r3, r4, [r2, #16]
	gyro_axis_cal[3] /= 2000;                                    //Divide the yaw total by 2000.
 8000cca:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000ccc:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8000cd0:	f04f 0200 	mov.w	r2, #0
 8000cd4:	4b14      	ldr	r3, [pc, #80]	; (8000d28 <Flight_Control_Setup+0x118>)
 8000cd6:	f7ff fd5d 	bl	8000794 <__aeabi_ddiv>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	460c      	mov	r4, r1
 8000cde:	4a10      	ldr	r2, [pc, #64]	; (8000d20 <Flight_Control_Setup+0x110>)
 8000ce0:	e9c2 3406 	strd	r3, r4, [r2, #24]

	//Wait until the receiver is active and the throttle is set to the lower position.
	while( receiver_input_channel_3 > 1100 )
 8000ce4:	e00b      	b.n	8000cfe <Flight_Control_Setup+0xee>
	{
		receiver_input_channel_3 = Convert_Receiver_Channels(3);    //Convert the actual receiver signals for throttle to the standard 1000 - 2000us
 8000ce6:	2003      	movs	r0, #3
 8000ce8:	f000 f8de 	bl	8000ea8 <Convert_Receiver_Channels>
 8000cec:	4602      	mov	r2, r0
 8000cee:	4b0f      	ldr	r3, [pc, #60]	; (8000d2c <Flight_Control_Setup+0x11c>)
 8000cf0:	601a      	str	r2, [r3, #0]
		receiver_input_channel_4 = Convert_Receiver_Channels(4);    //Convert the actual receiver signals for yaw to the standard 1000 - 2000us
 8000cf2:	2004      	movs	r0, #4
 8000cf4:	f000 f8d8 	bl	8000ea8 <Convert_Receiver_Channels>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <Flight_Control_Setup+0x120>)
 8000cfc:	601a      	str	r2, [r3, #0]
	while( receiver_input_channel_3 > 1100 )
 8000cfe:	4b0b      	ldr	r3, [pc, #44]	; (8000d2c <Flight_Control_Setup+0x11c>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f240 424c 	movw	r2, #1100	; 0x44c
 8000d06:	4293      	cmp	r3, r2
 8000d08:	dced      	bgt.n	8000ce6 <Flight_Control_Setup+0xd6>
	}

	PWM_Output_Start();
 8000d0a:	f000 fc19 	bl	8001540 <PWM_Output_Start>
	PWM_Output_Idle();
 8000d0e:	f000 fc2d 	bl	800156c <PWM_Output_Idle>

	start = 0;           //Set start back to 0.
 8000d12:	4b08      	ldr	r3, [pc, #32]	; (8000d34 <Flight_Control_Setup+0x124>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	bd98      	pop	{r3, r4, r7, pc}
 8000d1c:	2000002c 	.word	0x2000002c
 8000d20:	20000248 	.word	0x20000248
 8000d24:	20000220 	.word	0x20000220
 8000d28:	409f4000 	.word	0x409f4000
 8000d2c:	2000011c 	.word	0x2000011c
 8000d30:	20000408 	.word	0x20000408
 8000d34:	20000310 	.word	0x20000310

08000d38 <Flight_Gyro_Signalen>:
		PWM_Output_Idle();
	}
}

void Flight_Gyro_Signalen( void )
{
 8000d38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000d3c:	af00      	add	r7, sp, #0
	L3GD20H_Read_Gyro_RAW_Outputs();
 8000d3e:	f000 f9cd 	bl	80010dc <L3GD20H_Read_Gyro_RAW_Outputs>

	gyro_axis[1] = gX_Raw;
 8000d42:	4b4f      	ldr	r3, [pc, #316]	; (8000e80 <Flight_Gyro_Signalen+0x148>)
 8000d44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff fb8f 	bl	800046c <__aeabi_i2d>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	460b      	mov	r3, r1
 8000d52:	494c      	ldr	r1, [pc, #304]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000d54:	e9c1 2302 	strd	r2, r3, [r1, #8]
	gyro_axis[2] = gY_Raw;
 8000d58:	4b4b      	ldr	r3, [pc, #300]	; (8000e88 <Flight_Gyro_Signalen+0x150>)
 8000d5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff fb84 	bl	800046c <__aeabi_i2d>
 8000d64:	4602      	mov	r2, r0
 8000d66:	460b      	mov	r3, r1
 8000d68:	4946      	ldr	r1, [pc, #280]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000d6a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	gyro_axis[3] = gZ_Raw;
 8000d6e:	4b47      	ldr	r3, [pc, #284]	; (8000e8c <Flight_Gyro_Signalen+0x154>)
 8000d70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff fb79 	bl	800046c <__aeabi_i2d>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	4941      	ldr	r1, [pc, #260]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000d80:	e9c1 2306 	strd	r2, r3, [r1, #24]

	if(cal_int == 2000)
 8000d84:	4b42      	ldr	r3, [pc, #264]	; (8000e90 <Flight_Gyro_Signalen+0x158>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000d8c:	d126      	bne.n	8000ddc <Flight_Gyro_Signalen+0xa4>
	{
		gyro_axis[1] -= gyro_axis_cal[1];                            //Only compensate after the calibration
 8000d8e:	4b3d      	ldr	r3, [pc, #244]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000d90:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000d94:	4b3f      	ldr	r3, [pc, #252]	; (8000e94 <Flight_Gyro_Signalen+0x15c>)
 8000d96:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000d9a:	f7ff fa19 	bl	80001d0 <__aeabi_dsub>
 8000d9e:	4602      	mov	r2, r0
 8000da0:	460b      	mov	r3, r1
 8000da2:	4938      	ldr	r1, [pc, #224]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000da4:	e9c1 2302 	strd	r2, r3, [r1, #8]
	    gyro_axis[2] -= gyro_axis_cal[2];                            //Only compensate after the calibration
 8000da8:	4b36      	ldr	r3, [pc, #216]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000daa:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000dae:	4b39      	ldr	r3, [pc, #228]	; (8000e94 <Flight_Gyro_Signalen+0x15c>)
 8000db0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000db4:	f7ff fa0c 	bl	80001d0 <__aeabi_dsub>
 8000db8:	4602      	mov	r2, r0
 8000dba:	460b      	mov	r3, r1
 8000dbc:	4931      	ldr	r1, [pc, #196]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000dbe:	e9c1 2304 	strd	r2, r3, [r1, #16]
	    gyro_axis[3] -= gyro_axis_cal[3];                            //Only compensate after the calibration
 8000dc2:	4b30      	ldr	r3, [pc, #192]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000dc4:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8000dc8:	4b32      	ldr	r3, [pc, #200]	; (8000e94 <Flight_Gyro_Signalen+0x15c>)
 8000dca:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000dce:	f7ff f9ff 	bl	80001d0 <__aeabi_dsub>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	492b      	ldr	r1, [pc, #172]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000dd8:	e9c1 2306 	strd	r2, r3, [r1, #24]
	}

	gyro_roll  = gyro_axis[eeprom_data8[28] & 0b00000011];
 8000ddc:	4b2e      	ldr	r3, [pc, #184]	; (8000e98 <Flight_Gyro_Signalen+0x160>)
 8000dde:	7f1b      	ldrb	r3, [r3, #28]
 8000de0:	f003 0303 	and.w	r3, r3, #3
 8000de4:	4a27      	ldr	r2, [pc, #156]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000de6:	00db      	lsls	r3, r3, #3
 8000de8:	4413      	add	r3, r2
 8000dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dee:	492b      	ldr	r1, [pc, #172]	; (8000e9c <Flight_Gyro_Signalen+0x164>)
 8000df0:	e9c1 2300 	strd	r2, r3, [r1]
	if(	eeprom_data8[28] & 0b10000000 )	{	gyro_roll *= -1;	}
 8000df4:	4b28      	ldr	r3, [pc, #160]	; (8000e98 <Flight_Gyro_Signalen+0x160>)
 8000df6:	7f1b      	ldrb	r3, [r3, #28]
 8000df8:	b25b      	sxtb	r3, r3
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	da08      	bge.n	8000e10 <Flight_Gyro_Signalen+0xd8>
 8000dfe:	4b27      	ldr	r3, [pc, #156]	; (8000e9c <Flight_Gyro_Signalen+0x164>)
 8000e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e04:	4692      	mov	sl, r2
 8000e06:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 8000e0a:	4b24      	ldr	r3, [pc, #144]	; (8000e9c <Flight_Gyro_Signalen+0x164>)
 8000e0c:	e9c3 ab00 	strd	sl, fp, [r3]

	gyro_pitch = gyro_axis[eeprom_data8[29] & 0b00000011];
 8000e10:	4b21      	ldr	r3, [pc, #132]	; (8000e98 <Flight_Gyro_Signalen+0x160>)
 8000e12:	7f5b      	ldrb	r3, [r3, #29]
 8000e14:	f003 0303 	and.w	r3, r3, #3
 8000e18:	4a1a      	ldr	r2, [pc, #104]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	4413      	add	r3, r2
 8000e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e22:	491f      	ldr	r1, [pc, #124]	; (8000ea0 <Flight_Gyro_Signalen+0x168>)
 8000e24:	e9c1 2300 	strd	r2, r3, [r1]
	if(	eeprom_data8[29] & 0b10000000 )	{	gyro_pitch *= -1;	}
 8000e28:	4b1b      	ldr	r3, [pc, #108]	; (8000e98 <Flight_Gyro_Signalen+0x160>)
 8000e2a:	7f5b      	ldrb	r3, [r3, #29]
 8000e2c:	b25b      	sxtb	r3, r3
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	da08      	bge.n	8000e44 <Flight_Gyro_Signalen+0x10c>
 8000e32:	4b1b      	ldr	r3, [pc, #108]	; (8000ea0 <Flight_Gyro_Signalen+0x168>)
 8000e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e38:	4690      	mov	r8, r2
 8000e3a:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8000e3e:	4b18      	ldr	r3, [pc, #96]	; (8000ea0 <Flight_Gyro_Signalen+0x168>)
 8000e40:	e9c3 8900 	strd	r8, r9, [r3]

	gyro_yaw   = gyro_axis[eeprom_data8[30] & 0b00000011];
 8000e44:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <Flight_Gyro_Signalen+0x160>)
 8000e46:	7f9b      	ldrb	r3, [r3, #30]
 8000e48:	f003 0303 	and.w	r3, r3, #3
 8000e4c:	4a0d      	ldr	r2, [pc, #52]	; (8000e84 <Flight_Gyro_Signalen+0x14c>)
 8000e4e:	00db      	lsls	r3, r3, #3
 8000e50:	4413      	add	r3, r2
 8000e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e56:	4913      	ldr	r1, [pc, #76]	; (8000ea4 <Flight_Gyro_Signalen+0x16c>)
 8000e58:	e9c1 2300 	strd	r2, r3, [r1]
	if(	eeprom_data8[30] & 0b10000000 )	{	gyro_yaw *= -1;		}
 8000e5c:	4b0e      	ldr	r3, [pc, #56]	; (8000e98 <Flight_Gyro_Signalen+0x160>)
 8000e5e:	7f9b      	ldrb	r3, [r3, #30]
 8000e60:	b25b      	sxtb	r3, r3
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	da08      	bge.n	8000e78 <Flight_Gyro_Signalen+0x140>
 8000e66:	4b0f      	ldr	r3, [pc, #60]	; (8000ea4 <Flight_Gyro_Signalen+0x16c>)
 8000e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6c:	4614      	mov	r4, r2
 8000e6e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8000e72:	4b0c      	ldr	r3, [pc, #48]	; (8000ea4 <Flight_Gyro_Signalen+0x16c>)
 8000e74:	e9c3 4500 	strd	r4, r5, [r3]
}
 8000e78:	bf00      	nop
 8000e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000406 	.word	0x20000406
 8000e84:	20000220 	.word	0x20000220
 8000e88:	20000404 	.word	0x20000404
 8000e8c:	200003e8 	.word	0x200003e8
 8000e90:	2000002c 	.word	0x2000002c
 8000e94:	20000248 	.word	0x20000248
 8000e98:	200000bc 	.word	0x200000bc
 8000e9c:	20000410 	.word	0x20000410
 8000ea0:	200003f0 	.word	0x200003f0
 8000ea4:	200003f8 	.word	0x200003f8

08000ea8 <Convert_Receiver_Channels>:

	pid_last_yaw_d_error = pid_error_temp;
}

int Convert_Receiver_Channels( uint8_t function )
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b08b      	sub	sp, #44	; 0x2c
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
	uint8_t channel, reverse;                                                       //First we declare some local variables
	int low, center, high, actual;
	int difference;

	channel = eeprom_data8[function + 23] & 0b00000111;                           //What channel corresponds with the specific function
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	3317      	adds	r3, #23
 8000eb6:	4a47      	ldr	r2, [pc, #284]	; (8000fd4 <Convert_Receiver_Channels+0x12c>)
 8000eb8:	5cd3      	ldrb	r3, [r2, r3]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	77fb      	strb	r3, [r7, #31]
	if( eeprom_data8[function + 23] & 0b10000000  )	{	reverse = 1;	}            //Reverse channel when most significant bit is set
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	3317      	adds	r3, #23
 8000ec4:	4a43      	ldr	r2, [pc, #268]	; (8000fd4 <Convert_Receiver_Channels+0x12c>)
 8000ec6:	5cd3      	ldrb	r3, [r2, r3]
 8000ec8:	b25b      	sxtb	r3, r3
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	da03      	bge.n	8000ed6 <Convert_Receiver_Channels+0x2e>
 8000ece:	2301      	movs	r3, #1
 8000ed0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ed4:	e002      	b.n	8000edc <Convert_Receiver_Channels+0x34>
	else	{	reverse = 0;	}                                                            //If the most significant is not set there is no reverse
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	actual = receiver_input[channel];                                            //Read the actual receiver value for the corresponding function
 8000edc:	7ffb      	ldrb	r3, [r7, #31]
 8000ede:	4a3e      	ldr	r2, [pc, #248]	; (8000fd8 <Convert_Receiver_Channels+0x130>)
 8000ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ee4:	623b      	str	r3, [r7, #32]
	low 	= ( eeprom_data8[channel * 2 + 15] << 8 ) | eeprom_data8[channel * 2 + 14]; 	//Store the low value for the specific receiver input channel
 8000ee6:	7ffb      	ldrb	r3, [r7, #31]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	330f      	adds	r3, #15
 8000eec:	4a39      	ldr	r2, [pc, #228]	; (8000fd4 <Convert_Receiver_Channels+0x12c>)
 8000eee:	5cd3      	ldrb	r3, [r2, r3]
 8000ef0:	021b      	lsls	r3, r3, #8
 8000ef2:	7ffa      	ldrb	r2, [r7, #31]
 8000ef4:	3207      	adds	r2, #7
 8000ef6:	0052      	lsls	r2, r2, #1
 8000ef8:	4936      	ldr	r1, [pc, #216]	; (8000fd4 <Convert_Receiver_Channels+0x12c>)
 8000efa:	5c8a      	ldrb	r2, [r1, r2]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
	center 	= ( eeprom_data8[channel * 2 - 1] << 8 )  | eeprom_data8[channel * 2 - 2];	//Store the center value for the specific receiver input channel
 8000f00:	7ffb      	ldrb	r3, [r7, #31]
 8000f02:	005b      	lsls	r3, r3, #1
 8000f04:	3b01      	subs	r3, #1
 8000f06:	4a33      	ldr	r2, [pc, #204]	; (8000fd4 <Convert_Receiver_Channels+0x12c>)
 8000f08:	5cd3      	ldrb	r3, [r2, r3]
 8000f0a:	021b      	lsls	r3, r3, #8
 8000f0c:	7ffa      	ldrb	r2, [r7, #31]
 8000f0e:	3a01      	subs	r2, #1
 8000f10:	0052      	lsls	r2, r2, #1
 8000f12:	4930      	ldr	r1, [pc, #192]	; (8000fd4 <Convert_Receiver_Channels+0x12c>)
 8000f14:	5c8a      	ldrb	r2, [r1, r2]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	617b      	str	r3, [r7, #20]
	high 	= ( eeprom_data8[channel * 2 + 7] << 8 )  | eeprom_data8[channel * 2 + 6];   	//Store the high value for the specific receiver input channel
 8000f1a:	7ffb      	ldrb	r3, [r7, #31]
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	3307      	adds	r3, #7
 8000f20:	4a2c      	ldr	r2, [pc, #176]	; (8000fd4 <Convert_Receiver_Channels+0x12c>)
 8000f22:	5cd3      	ldrb	r3, [r2, r3]
 8000f24:	021b      	lsls	r3, r3, #8
 8000f26:	7ffa      	ldrb	r2, [r7, #31]
 8000f28:	3203      	adds	r2, #3
 8000f2a:	0052      	lsls	r2, r2, #1
 8000f2c:	4929      	ldr	r1, [pc, #164]	; (8000fd4 <Convert_Receiver_Channels+0x12c>)
 8000f2e:	5c8a      	ldrb	r2, [r1, r2]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]

	if( actual < center )
 8000f34:	6a3a      	ldr	r2, [r7, #32]
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	da1f      	bge.n	8000f7c <Convert_Receiver_Channels+0xd4>
	{                                             	//The actual receiver value is lower than the center value
		if( actual < low )	{	actual = low;	}                              	//Limit the lowest value to the value that was detected during setup
 8000f3c:	6a3a      	ldr	r2, [r7, #32]
 8000f3e:	69bb      	ldr	r3, [r7, #24]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	da01      	bge.n	8000f48 <Convert_Receiver_Channels+0xa0>
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	623b      	str	r3, [r7, #32]
		difference = ( (long)(center - actual) * (long)500 ) / (center - low);  //Calculate and scale the actual value to a 1000 - 2000us value
 8000f48:	697a      	ldr	r2, [r7, #20]
 8000f4a:	6a3b      	ldr	r3, [r7, #32]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f52:	fb02 f203 	mul.w	r2, r2, r3
 8000f56:	6979      	ldr	r1, [r7, #20]
 8000f58:	69bb      	ldr	r3, [r7, #24]
 8000f5a:	1acb      	subs	r3, r1, r3
 8000f5c:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f60:	60fb      	str	r3, [r7, #12]
		if( reverse == 1 )	{	return 1500 + difference;	}                   //If the channel is reversed
 8000f62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d103      	bne.n	8000f72 <Convert_Receiver_Channels+0xca>
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8000f70:	e02a      	b.n	8000fc8 <Convert_Receiver_Channels+0x120>
		else	{	return 1500 - difference;	}                               //If the channel is not reversed
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8000f78:	3304      	adds	r3, #4
 8000f7a:	e025      	b.n	8000fc8 <Convert_Receiver_Channels+0x120>
	}
	else if(actual > center)
 8000f7c:	6a3a      	ldr	r2, [r7, #32]
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	dd1f      	ble.n	8000fc4 <Convert_Receiver_Channels+0x11c>
	{                                           	//The actual receiver value is higher than the center value
		if(actual > high)	{	actual = high;	}                               //Limit the lowest value to the value that was detected during setup
 8000f84:	6a3a      	ldr	r2, [r7, #32]
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	dd01      	ble.n	8000f90 <Convert_Receiver_Channels+0xe8>
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	623b      	str	r3, [r7, #32]
		difference = ( (long)(actual - center) * (long)500 ) / (high - center); //Calculate and scale the actual value to a 1000 - 2000us value
 8000f90:	6a3a      	ldr	r2, [r7, #32]
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f9a:	fb02 f203 	mul.w	r2, r2, r3
 8000f9e:	6939      	ldr	r1, [r7, #16]
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	1acb      	subs	r3, r1, r3
 8000fa4:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fa8:	60fb      	str	r3, [r7, #12]
		if( reverse == 1 )	{	return 1500 - difference;	}                  	//If the channel is reversed
 8000faa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d104      	bne.n	8000fbc <Convert_Receiver_Channels+0x114>
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 8000fb8:	3304      	adds	r3, #4
 8000fba:	e005      	b.n	8000fc8 <Convert_Receiver_Channels+0x120>
		else	{	return 1500 + difference;	}                               //If the channel is not reversed
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8000fc2:	e001      	b.n	8000fc8 <Convert_Receiver_Channels+0x120>
	}
	else	{	return 1500;	}
 8000fc4:	f240 53dc 	movw	r3, #1500	; 0x5dc
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	372c      	adds	r7, #44	; 0x2c
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr
 8000fd4:	200000bc 	.word	0x200000bc
 8000fd8:	20000124 	.word	0x20000124

08000fdc <L3GD20H_Init>:
//
extern bool gyro_error;


void L3GD20H_Init( void )
{
 8000fdc:	b5b0      	push	{r4, r5, r7, lr}
 8000fde:	b086      	sub	sp, #24
 8000fe0:	af04      	add	r7, sp, #16
	uint8_t L3GD20H_WHO_AM_I_Check = 0x00;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, L3GD20H_ADDRESS_DATAREAD , L3GD20H_REG_WHO_AM_I, 1, &L3GD20H_WHO_AM_I_Check, 1, 100 );
 8000fe6:	2364      	movs	r3, #100	; 0x64
 8000fe8:	9302      	str	r3, [sp, #8]
 8000fea:	2301      	movs	r3, #1
 8000fec:	9301      	str	r3, [sp, #4]
 8000fee:	1dfb      	adds	r3, r7, #7
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	220f      	movs	r2, #15
 8000ff6:	21d7      	movs	r1, #215	; 0xd7
 8000ff8:	482f      	ldr	r0, [pc, #188]	; (80010b8 <L3GD20H_Init+0xdc>)
 8000ffa:	f003 fad7 	bl	80045ac <HAL_I2C_Mem_Read>

	if ( L3GD20H_WHO_AM_I_Check == L3GD20H_WHO_AM_I )
 8000ffe:	79fb      	ldrb	r3, [r7, #7]
 8001000:	2bd4      	cmp	r3, #212	; 0xd4
 8001002:	d137      	bne.n	8001074 <L3GD20H_Init+0x98>
	{
        HAL_I2C_Mem_Write( &hi2c1, L3GD20H_ADDRESS_DATAWRITE, L3GD20H_REG_CTRL1, 1, &L3GD20H_SET_CTRL1,	1, 10 );
 8001004:	230a      	movs	r3, #10
 8001006:	9302      	str	r3, [sp, #8]
 8001008:	2301      	movs	r3, #1
 800100a:	9301      	str	r3, [sp, #4]
 800100c:	4b2b      	ldr	r3, [pc, #172]	; (80010bc <L3GD20H_Init+0xe0>)
 800100e:	9300      	str	r3, [sp, #0]
 8001010:	2301      	movs	r3, #1
 8001012:	2220      	movs	r2, #32
 8001014:	21d6      	movs	r1, #214	; 0xd6
 8001016:	4828      	ldr	r0, [pc, #160]	; (80010b8 <L3GD20H_Init+0xdc>)
 8001018:	f003 f9b4 	bl	8004384 <HAL_I2C_Mem_Write>
        HAL_I2C_Mem_Write( &hi2c1, L3GD20H_ADDRESS_DATAWRITE, L3GD20H_REG_CTRL4, 1, &L3GD20H_SET_CTRL4, 1, 10 );
 800101c:	230a      	movs	r3, #10
 800101e:	9302      	str	r3, [sp, #8]
 8001020:	2301      	movs	r3, #1
 8001022:	9301      	str	r3, [sp, #4]
 8001024:	4b26      	ldr	r3, [pc, #152]	; (80010c0 <L3GD20H_Init+0xe4>)
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	2301      	movs	r3, #1
 800102a:	2223      	movs	r2, #35	; 0x23
 800102c:	21d6      	movs	r1, #214	; 0xd6
 800102e:	4822      	ldr	r0, [pc, #136]	; (80010b8 <L3GD20H_Init+0xdc>)
 8001030:	f003 f9a8 	bl	8004384 <HAL_I2C_Mem_Write>

		sprintf(uartTX, "                                                                                                    ");
 8001034:	4a23      	ldr	r2, [pc, #140]	; (80010c4 <L3GD20H_Init+0xe8>)
 8001036:	4b24      	ldr	r3, [pc, #144]	; (80010c8 <L3GD20H_Init+0xec>)
 8001038:	4610      	mov	r0, r2
 800103a:	4619      	mov	r1, r3
 800103c:	2365      	movs	r3, #101	; 0x65
 800103e:	461a      	mov	r2, r3
 8001040:	f008 f8d8 	bl	80091f4 <memcpy>
		sprintf(uartTX, "\nL3GD20H is found and settled!\n");
 8001044:	4a1f      	ldr	r2, [pc, #124]	; (80010c4 <L3GD20H_Init+0xe8>)
 8001046:	4b21      	ldr	r3, [pc, #132]	; (80010cc <L3GD20H_Init+0xf0>)
 8001048:	4614      	mov	r4, r2
 800104a:	461d      	mov	r5, r3
 800104c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800104e:	6020      	str	r0, [r4, #0]
 8001050:	6061      	str	r1, [r4, #4]
 8001052:	60a2      	str	r2, [r4, #8]
 8001054:	60e3      	str	r3, [r4, #12]
 8001056:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001058:	6120      	str	r0, [r4, #16]
 800105a:	6161      	str	r1, [r4, #20]
 800105c:	61a2      	str	r2, [r4, #24]
 800105e:	61e3      	str	r3, [r4, #28]
		HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8001060:	2364      	movs	r3, #100	; 0x64
 8001062:	2265      	movs	r2, #101	; 0x65
 8001064:	4917      	ldr	r1, [pc, #92]	; (80010c4 <L3GD20H_Init+0xe8>)
 8001066:	481a      	ldr	r0, [pc, #104]	; (80010d0 <L3GD20H_Init+0xf4>)
 8001068:	f007 fadc 	bl	8008624 <HAL_UART_Transmit>

		gyro_error = false;
 800106c:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <L3GD20H_Init+0xf8>)
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
		sprintf(uartTX, "\nL3GD20H is NOT found!\n");
		HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );

		gyro_error = true;
	}
}
 8001072:	e01c      	b.n	80010ae <L3GD20H_Init+0xd2>
		sprintf(uartTX, "                                                                                                    ");
 8001074:	4a13      	ldr	r2, [pc, #76]	; (80010c4 <L3GD20H_Init+0xe8>)
 8001076:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <L3GD20H_Init+0xec>)
 8001078:	4610      	mov	r0, r2
 800107a:	4619      	mov	r1, r3
 800107c:	2365      	movs	r3, #101	; 0x65
 800107e:	461a      	mov	r2, r3
 8001080:	f008 f8b8 	bl	80091f4 <memcpy>
		sprintf(uartTX, "\nL3GD20H is NOT found!\n");
 8001084:	4a0f      	ldr	r2, [pc, #60]	; (80010c4 <L3GD20H_Init+0xe8>)
 8001086:	4b14      	ldr	r3, [pc, #80]	; (80010d8 <L3GD20H_Init+0xfc>)
 8001088:	4615      	mov	r5, r2
 800108a:	461c      	mov	r4, r3
 800108c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800108e:	6028      	str	r0, [r5, #0]
 8001090:	6069      	str	r1, [r5, #4]
 8001092:	60aa      	str	r2, [r5, #8]
 8001094:	60eb      	str	r3, [r5, #12]
 8001096:	cc03      	ldmia	r4!, {r0, r1}
 8001098:	6128      	str	r0, [r5, #16]
 800109a:	6169      	str	r1, [r5, #20]
		HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 800109c:	2364      	movs	r3, #100	; 0x64
 800109e:	2265      	movs	r2, #101	; 0x65
 80010a0:	4908      	ldr	r1, [pc, #32]	; (80010c4 <L3GD20H_Init+0xe8>)
 80010a2:	480b      	ldr	r0, [pc, #44]	; (80010d0 <L3GD20H_Init+0xf4>)
 80010a4:	f007 fabe 	bl	8008624 <HAL_UART_Transmit>
		gyro_error = true;
 80010a8:	4b0a      	ldr	r3, [pc, #40]	; (80010d4 <L3GD20H_Init+0xf8>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	701a      	strb	r2, [r3, #0]
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bdb0      	pop	{r4, r5, r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200001d0 	.word	0x200001d0
 80010bc:	20000000 	.word	0x20000000
 80010c0:	20000001 	.word	0x20000001
 80010c4:	20000324 	.word	0x20000324
 80010c8:	08009234 	.word	0x08009234
 80010cc:	0800929c 	.word	0x0800929c
 80010d0:	20000278 	.word	0x20000278
 80010d4:	200003eb 	.word	0x200003eb
 80010d8:	080092bc 	.word	0x080092bc

080010dc <L3GD20H_Read_Gyro_RAW_Outputs>:

void L3GD20H_Read_Gyro_RAW_Outputs( void )
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, L3GD20H_ADDRESS_DATAREAD, L3GD20H_REG_OUT_X_L, 1,  &L3GD20H_OUT_X_L, 1, 100);
 80010e2:	2364      	movs	r3, #100	; 0x64
 80010e4:	9302      	str	r3, [sp, #8]
 80010e6:	2301      	movs	r3, #1
 80010e8:	9301      	str	r3, [sp, #4]
 80010ea:	4b34      	ldr	r3, [pc, #208]	; (80011bc <L3GD20H_Read_Gyro_RAW_Outputs+0xe0>)
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	2301      	movs	r3, #1
 80010f0:	2228      	movs	r2, #40	; 0x28
 80010f2:	21d7      	movs	r1, #215	; 0xd7
 80010f4:	4832      	ldr	r0, [pc, #200]	; (80011c0 <L3GD20H_Read_Gyro_RAW_Outputs+0xe4>)
 80010f6:	f003 fa59 	bl	80045ac <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, L3GD20H_ADDRESS_DATAREAD, L3GD20H_REG_OUT_X_H, 1, 	&L3GD20H_OUT_X_H, 1, 100);
 80010fa:	2364      	movs	r3, #100	; 0x64
 80010fc:	9302      	str	r3, [sp, #8]
 80010fe:	2301      	movs	r3, #1
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	4b30      	ldr	r3, [pc, #192]	; (80011c4 <L3GD20H_Read_Gyro_RAW_Outputs+0xe8>)
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	2301      	movs	r3, #1
 8001108:	2229      	movs	r2, #41	; 0x29
 800110a:	21d7      	movs	r1, #215	; 0xd7
 800110c:	482c      	ldr	r0, [pc, #176]	; (80011c0 <L3GD20H_Read_Gyro_RAW_Outputs+0xe4>)
 800110e:	f003 fa4d 	bl	80045ac <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, L3GD20H_ADDRESS_DATAREAD, L3GD20H_REG_OUT_Y_L, 1,  &L3GD20H_OUT_Y_L, 1, 100);
 8001112:	2364      	movs	r3, #100	; 0x64
 8001114:	9302      	str	r3, [sp, #8]
 8001116:	2301      	movs	r3, #1
 8001118:	9301      	str	r3, [sp, #4]
 800111a:	4b2b      	ldr	r3, [pc, #172]	; (80011c8 <L3GD20H_Read_Gyro_RAW_Outputs+0xec>)
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	2301      	movs	r3, #1
 8001120:	222a      	movs	r2, #42	; 0x2a
 8001122:	21d7      	movs	r1, #215	; 0xd7
 8001124:	4826      	ldr	r0, [pc, #152]	; (80011c0 <L3GD20H_Read_Gyro_RAW_Outputs+0xe4>)
 8001126:	f003 fa41 	bl	80045ac <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, L3GD20H_ADDRESS_DATAREAD, L3GD20H_REG_OUT_Y_H, 1,  &L3GD20H_OUT_Y_H, 1, 100);
 800112a:	2364      	movs	r3, #100	; 0x64
 800112c:	9302      	str	r3, [sp, #8]
 800112e:	2301      	movs	r3, #1
 8001130:	9301      	str	r3, [sp, #4]
 8001132:	4b26      	ldr	r3, [pc, #152]	; (80011cc <L3GD20H_Read_Gyro_RAW_Outputs+0xf0>)
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2301      	movs	r3, #1
 8001138:	222b      	movs	r2, #43	; 0x2b
 800113a:	21d7      	movs	r1, #215	; 0xd7
 800113c:	4820      	ldr	r0, [pc, #128]	; (80011c0 <L3GD20H_Read_Gyro_RAW_Outputs+0xe4>)
 800113e:	f003 fa35 	bl	80045ac <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, L3GD20H_ADDRESS_DATAREAD, L3GD20H_REG_OUT_Z_L, 1,  &L3GD20H_OUT_Z_L, 1, 100);
 8001142:	2364      	movs	r3, #100	; 0x64
 8001144:	9302      	str	r3, [sp, #8]
 8001146:	2301      	movs	r3, #1
 8001148:	9301      	str	r3, [sp, #4]
 800114a:	4b21      	ldr	r3, [pc, #132]	; (80011d0 <L3GD20H_Read_Gyro_RAW_Outputs+0xf4>)
 800114c:	9300      	str	r3, [sp, #0]
 800114e:	2301      	movs	r3, #1
 8001150:	222c      	movs	r2, #44	; 0x2c
 8001152:	21d7      	movs	r1, #215	; 0xd7
 8001154:	481a      	ldr	r0, [pc, #104]	; (80011c0 <L3GD20H_Read_Gyro_RAW_Outputs+0xe4>)
 8001156:	f003 fa29 	bl	80045ac <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, L3GD20H_ADDRESS_DATAREAD, L3GD20H_REG_OUT_Z_H, 1,  &L3GD20H_OUT_Z_H, 1, 100);
 800115a:	2364      	movs	r3, #100	; 0x64
 800115c:	9302      	str	r3, [sp, #8]
 800115e:	2301      	movs	r3, #1
 8001160:	9301      	str	r3, [sp, #4]
 8001162:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <L3GD20H_Read_Gyro_RAW_Outputs+0xf8>)
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	2301      	movs	r3, #1
 8001168:	222d      	movs	r2, #45	; 0x2d
 800116a:	21d7      	movs	r1, #215	; 0xd7
 800116c:	4814      	ldr	r0, [pc, #80]	; (80011c0 <L3GD20H_Read_Gyro_RAW_Outputs+0xe4>)
 800116e:	f003 fa1d 	bl	80045ac <HAL_I2C_Mem_Read>

	gX_Raw = (int16_t) (L3GD20H_OUT_X_H << 8 | L3GD20H_OUT_X_L);
 8001172:	4b14      	ldr	r3, [pc, #80]	; (80011c4 <L3GD20H_Read_Gyro_RAW_Outputs+0xe8>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	021b      	lsls	r3, r3, #8
 8001178:	b21a      	sxth	r2, r3
 800117a:	4b10      	ldr	r3, [pc, #64]	; (80011bc <L3GD20H_Read_Gyro_RAW_Outputs+0xe0>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	b21b      	sxth	r3, r3
 8001180:	4313      	orrs	r3, r2
 8001182:	b21a      	sxth	r2, r3
 8001184:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <L3GD20H_Read_Gyro_RAW_Outputs+0xfc>)
 8001186:	801a      	strh	r2, [r3, #0]
	gY_Raw = (int16_t) (L3GD20H_OUT_Y_H << 8 | L3GD20H_OUT_Y_L);
 8001188:	4b10      	ldr	r3, [pc, #64]	; (80011cc <L3GD20H_Read_Gyro_RAW_Outputs+0xf0>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b21a      	sxth	r2, r3
 8001190:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <L3GD20H_Read_Gyro_RAW_Outputs+0xec>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	b21b      	sxth	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b21a      	sxth	r2, r3
 800119a:	4b10      	ldr	r3, [pc, #64]	; (80011dc <L3GD20H_Read_Gyro_RAW_Outputs+0x100>)
 800119c:	801a      	strh	r2, [r3, #0]
	gZ_Raw = (int16_t) (L3GD20H_OUT_Z_H << 8 | L3GD20H_OUT_Z_L);
 800119e:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <L3GD20H_Read_Gyro_RAW_Outputs+0xf8>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	4b0a      	ldr	r3, [pc, #40]	; (80011d0 <L3GD20H_Read_Gyro_RAW_Outputs+0xf4>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	b21b      	sxth	r3, r3
 80011ac:	4313      	orrs	r3, r2
 80011ae:	b21a      	sxth	r2, r3
 80011b0:	4b0b      	ldr	r3, [pc, #44]	; (80011e0 <L3GD20H_Read_Gyro_RAW_Outputs+0x104>)
 80011b2:	801a      	strh	r2, [r3, #0]
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000030 	.word	0x20000030
 80011c0:	200001d0 	.word	0x200001d0
 80011c4:	20000031 	.word	0x20000031
 80011c8:	20000032 	.word	0x20000032
 80011cc:	20000033 	.word	0x20000033
 80011d0:	20000034 	.word	0x20000034
 80011d4:	20000035 	.word	0x20000035
 80011d8:	20000406 	.word	0x20000406
 80011dc:	20000404 	.word	0x20000404
 80011e0:	200003e8 	.word	0x200003e8

080011e4 <PWM_IC_Start>:
extern int receiver_input_channel_1, receiver_input_channel_2, receiver_input_channel_3, receiver_input_channel_4;
extern int receiver_input[5];


void PWM_IC_Start( void )
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT( &htim2, TIM_CHANNEL_1 );
 80011e8:	2100      	movs	r1, #0
 80011ea:	4802      	ldr	r0, [pc, #8]	; (80011f4 <PWM_IC_Start+0x10>)
 80011ec:	f005 ff12 	bl	8007014 <HAL_TIM_IC_Start_IT>
}
 80011f0:	bf00      	nop
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000180 	.word	0x20000180

080011f8 <HAL_TIM_IC_CaptureCallback>:
	HAL_TIM_IC_Stop_IT( &htim2, TIM_CHANNEL_3);
	HAL_TIM_IC_Stop_IT( &htim2, TIM_CHANNEL_4);
}

void HAL_TIM_IC_CaptureCallback( TIM_HandleTypeDef *htim )
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
	if ( htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1 )   // if the interrupt source is channel1
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	7f1b      	ldrb	r3, [r3, #28]
 8001204:	2b01      	cmp	r3, #1
 8001206:	d158      	bne.n	80012ba <HAL_TIM_IC_CaptureCallback+0xc2>
	{
		if ( First_Captured == false ) 												// if the first value is not captured
 8001208:	4b6c      	ldr	r3, [pc, #432]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d11a      	bne.n	8001246 <HAL_TIM_IC_CaptureCallback+0x4e>
		{
			Roll_IC_Val1 = HAL_TIM_ReadCapturedValue( htim, TIM_CHANNEL_1 ); 	// read the first value
 8001210:	2100      	movs	r1, #0
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f006 fb6a 	bl	80078ec <HAL_TIM_ReadCapturedValue>
 8001218:	4602      	mov	r2, r0
 800121a:	4b69      	ldr	r3, [pc, #420]	; (80013c0 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 800121c:	601a      	str	r2, [r3, #0]
			First_Captured = true;  											// set the first captured as true
 800121e:	4b67      	ldr	r3, [pc, #412]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 8001220:	2201      	movs	r2, #1
 8001222:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY( htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING ); 	// Now change the polarity to falling edge
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	6a1a      	ldr	r2, [r3, #32]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f022 020a 	bic.w	r2, r2, #10
 8001232:	621a      	str	r2, [r3, #32]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	6a1a      	ldr	r2, [r3, #32]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f042 0202 	orr.w	r2, r2, #2
 8001242:	621a      	str	r2, [r3, #32]
 8001244:	e039      	b.n	80012ba <HAL_TIM_IC_CaptureCallback+0xc2>
		}

		else if ( First_Captured == true )   // if the first is already captured
 8001246:	4b5d      	ldr	r3, [pc, #372]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d135      	bne.n	80012ba <HAL_TIM_IC_CaptureCallback+0xc2>
		{
			Roll_IC_Val2 = HAL_TIM_ReadCapturedValue( htim, TIM_CHANNEL_1 );  // read second value
 800124e:	2100      	movs	r1, #0
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f006 fb4b 	bl	80078ec <HAL_TIM_ReadCapturedValue>
 8001256:	4602      	mov	r2, r0
 8001258:	4b5a      	ldr	r3, [pc, #360]	; (80013c4 <HAL_TIM_IC_CaptureCallback+0x1cc>)
 800125a:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER( htim, false );  // reset the counter
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2200      	movs	r2, #0
 8001262:	625a      	str	r2, [r3, #36]	; 0x24

			if ( Roll_IC_Val2 > Roll_IC_Val1 )
 8001264:	4b57      	ldr	r3, [pc, #348]	; (80013c4 <HAL_TIM_IC_CaptureCallback+0x1cc>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	4b55      	ldr	r3, [pc, #340]	; (80013c0 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	429a      	cmp	r2, r3
 800126e:	d90b      	bls.n	8001288 <HAL_TIM_IC_CaptureCallback+0x90>
			{
				receiver_input_channel_1 = Roll_IC_Val2 - Roll_IC_Val1;
 8001270:	4b54      	ldr	r3, [pc, #336]	; (80013c4 <HAL_TIM_IC_CaptureCallback+0x1cc>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	4b52      	ldr	r3, [pc, #328]	; (80013c0 <HAL_TIM_IC_CaptureCallback+0x1c8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	461a      	mov	r2, r3
 800127c:	4b52      	ldr	r3, [pc, #328]	; (80013c8 <HAL_TIM_IC_CaptureCallback+0x1d0>)
 800127e:	601a      	str	r2, [r3, #0]
				receiver_input[1] = receiver_input_channel_1;
 8001280:	4b51      	ldr	r3, [pc, #324]	; (80013c8 <HAL_TIM_IC_CaptureCallback+0x1d0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a51      	ldr	r2, [pc, #324]	; (80013cc <HAL_TIM_IC_CaptureCallback+0x1d4>)
 8001286:	6053      	str	r3, [r2, #4]
			}

			First_Captured = false;	// set it back to false
 8001288:	4b4c      	ldr	r3, [pc, #304]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 800128a:	2200      	movs	r2, #0
 800128c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY( htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING );	// set polarity to rising edge
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	6a1a      	ldr	r2, [r3, #32]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f022 020a 	bic.w	r2, r2, #10
 800129c:	621a      	str	r2, [r3, #32]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	6a12      	ldr	r2, [r2, #32]
 80012a8:	621a      	str	r2, [r3, #32]

			HAL_TIM_IC_Stop_IT( &htim2, TIM_CHANNEL_1 );
 80012aa:	2100      	movs	r1, #0
 80012ac:	4848      	ldr	r0, [pc, #288]	; (80013d0 <HAL_TIM_IC_CaptureCallback+0x1d8>)
 80012ae:	f005 ff1f 	bl	80070f0 <HAL_TIM_IC_Stop_IT>
			HAL_TIM_IC_Start_IT( &htim2, TIM_CHANNEL_2 );
 80012b2:	2104      	movs	r1, #4
 80012b4:	4846      	ldr	r0, [pc, #280]	; (80013d0 <HAL_TIM_IC_CaptureCallback+0x1d8>)
 80012b6:	f005 fead 	bl	8007014 <HAL_TIM_IC_Start_IT>
		}
	}

	if ( htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_2 )   // if the interrupt source is channel2
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	7f1b      	ldrb	r3, [r3, #28]
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d158      	bne.n	8001374 <HAL_TIM_IC_CaptureCallback+0x17c>
	{
		if ( First_Captured == false ) // if the first value is not captured
 80012c2:	4b3e      	ldr	r3, [pc, #248]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d11a      	bne.n	8001300 <HAL_TIM_IC_CaptureCallback+0x108>
		{
			Pitch_IC_Val1 = HAL_TIM_ReadCapturedValue( htim, TIM_CHANNEL_2 ); 	// read the first value
 80012ca:	2104      	movs	r1, #4
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f006 fb0d 	bl	80078ec <HAL_TIM_ReadCapturedValue>
 80012d2:	4602      	mov	r2, r0
 80012d4:	4b3f      	ldr	r3, [pc, #252]	; (80013d4 <HAL_TIM_IC_CaptureCallback+0x1dc>)
 80012d6:	601a      	str	r2, [r3, #0]
			First_Captured = true;  										// set the first captured as true
 80012d8:	4b38      	ldr	r3, [pc, #224]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 80012da:	2201      	movs	r2, #1
 80012dc:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY( htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING ); 	// Now change the polarity to falling edge
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	6a1a      	ldr	r2, [r3, #32]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80012ec:	621a      	str	r2, [r3, #32]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	6a1a      	ldr	r2, [r3, #32]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f042 0220 	orr.w	r2, r2, #32
 80012fc:	621a      	str	r2, [r3, #32]
 80012fe:	e039      	b.n	8001374 <HAL_TIM_IC_CaptureCallback+0x17c>
		}

		else if ( First_Captured == true )   // if the first is already captured
 8001300:	4b2e      	ldr	r3, [pc, #184]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d135      	bne.n	8001374 <HAL_TIM_IC_CaptureCallback+0x17c>
		{
			Pitch_IC_Val2 = HAL_TIM_ReadCapturedValue( htim, TIM_CHANNEL_2 );  // read second value
 8001308:	2104      	movs	r1, #4
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f006 faee 	bl	80078ec <HAL_TIM_ReadCapturedValue>
 8001310:	4602      	mov	r2, r0
 8001312:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <HAL_TIM_IC_CaptureCallback+0x1e0>)
 8001314:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER( htim, false );  // reset the counter
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2200      	movs	r2, #0
 800131c:	625a      	str	r2, [r3, #36]	; 0x24

			if ( Pitch_IC_Val2 > Pitch_IC_Val1 )
 800131e:	4b2e      	ldr	r3, [pc, #184]	; (80013d8 <HAL_TIM_IC_CaptureCallback+0x1e0>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	4b2c      	ldr	r3, [pc, #176]	; (80013d4 <HAL_TIM_IC_CaptureCallback+0x1dc>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d90b      	bls.n	8001342 <HAL_TIM_IC_CaptureCallback+0x14a>
			{
				receiver_input_channel_2 = Pitch_IC_Val2 - Pitch_IC_Val1;
 800132a:	4b2b      	ldr	r3, [pc, #172]	; (80013d8 <HAL_TIM_IC_CaptureCallback+0x1e0>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	4b29      	ldr	r3, [pc, #164]	; (80013d4 <HAL_TIM_IC_CaptureCallback+0x1dc>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	461a      	mov	r2, r3
 8001336:	4b29      	ldr	r3, [pc, #164]	; (80013dc <HAL_TIM_IC_CaptureCallback+0x1e4>)
 8001338:	601a      	str	r2, [r3, #0]
				receiver_input[2] = receiver_input_channel_2;
 800133a:	4b28      	ldr	r3, [pc, #160]	; (80013dc <HAL_TIM_IC_CaptureCallback+0x1e4>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a23      	ldr	r2, [pc, #140]	; (80013cc <HAL_TIM_IC_CaptureCallback+0x1d4>)
 8001340:	6093      	str	r3, [r2, #8]
			}

			First_Captured = false; // set it back to false
 8001342:	4b1e      	ldr	r3, [pc, #120]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 8001344:	2200      	movs	r2, #0
 8001346:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY( htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING );  // set polarity to rising edge
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6a1a      	ldr	r2, [r3, #32]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001356:	621a      	str	r2, [r3, #32]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6a12      	ldr	r2, [r2, #32]
 8001362:	621a      	str	r2, [r3, #32]

			HAL_TIM_IC_Stop_IT( &htim2, TIM_CHANNEL_2 );
 8001364:	2104      	movs	r1, #4
 8001366:	481a      	ldr	r0, [pc, #104]	; (80013d0 <HAL_TIM_IC_CaptureCallback+0x1d8>)
 8001368:	f005 fec2 	bl	80070f0 <HAL_TIM_IC_Stop_IT>
			HAL_TIM_IC_Start_IT( &htim2, TIM_CHANNEL_3 );
 800136c:	2108      	movs	r1, #8
 800136e:	4818      	ldr	r0, [pc, #96]	; (80013d0 <HAL_TIM_IC_CaptureCallback+0x1d8>)
 8001370:	f005 fe50 	bl	8007014 <HAL_TIM_IC_Start_IT>
		}
	}

	if ( htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_3 )   // if the interrupt source is channel2
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	7f1b      	ldrb	r3, [r3, #28]
 8001378:	2b04      	cmp	r3, #4
 800137a:	d16d      	bne.n	8001458 <HAL_TIM_IC_CaptureCallback+0x260>
	{
		if ( First_Captured == false ) // if the first value is not captured
 800137c:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d12f      	bne.n	80013e4 <HAL_TIM_IC_CaptureCallback+0x1ec>
		{
			Throttle_IC_Val1 = HAL_TIM_ReadCapturedValue( htim, TIM_CHANNEL_3 ); 	// read the first value
 8001384:	2108      	movs	r1, #8
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f006 fab0 	bl	80078ec <HAL_TIM_ReadCapturedValue>
 800138c:	4602      	mov	r2, r0
 800138e:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <HAL_TIM_IC_CaptureCallback+0x1e8>)
 8001390:	601a      	str	r2, [r3, #0]
			First_Captured = true;  										// set the first captured as true
 8001392:	4b0a      	ldr	r3, [pc, #40]	; (80013bc <HAL_TIM_IC_CaptureCallback+0x1c4>)
 8001394:	2201      	movs	r2, #1
 8001396:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY( htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_FALLING ); 	// Now change the polarity to falling edge
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	6a1a      	ldr	r2, [r3, #32]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 80013a6:	621a      	str	r2, [r3, #32]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	6a1a      	ldr	r2, [r3, #32]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80013b6:	621a      	str	r2, [r3, #32]
 80013b8:	e04e      	b.n	8001458 <HAL_TIM_IC_CaptureCallback+0x260>
 80013ba:	bf00      	nop
 80013bc:	20000036 	.word	0x20000036
 80013c0:	20000038 	.word	0x20000038
 80013c4:	2000003c 	.word	0x2000003c
 80013c8:	2000040c 	.word	0x2000040c
 80013cc:	20000124 	.word	0x20000124
 80013d0:	20000180 	.word	0x20000180
 80013d4:	20000040 	.word	0x20000040
 80013d8:	20000044 	.word	0x20000044
 80013dc:	20000400 	.word	0x20000400
 80013e0:	20000048 	.word	0x20000048
		}

		else if ( First_Captured == true )   // if the first is already captured
 80013e4:	4b4d      	ldr	r3, [pc, #308]	; (800151c <HAL_TIM_IC_CaptureCallback+0x324>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d135      	bne.n	8001458 <HAL_TIM_IC_CaptureCallback+0x260>
		{
			Throttle_IC_Val2 = HAL_TIM_ReadCapturedValue( htim, TIM_CHANNEL_3 );  // read second value
 80013ec:	2108      	movs	r1, #8
 80013ee:	6878      	ldr	r0, [r7, #4]
 80013f0:	f006 fa7c 	bl	80078ec <HAL_TIM_ReadCapturedValue>
 80013f4:	4602      	mov	r2, r0
 80013f6:	4b4a      	ldr	r3, [pc, #296]	; (8001520 <HAL_TIM_IC_CaptureCallback+0x328>)
 80013f8:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, false);  // reset the counter
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2200      	movs	r2, #0
 8001400:	625a      	str	r2, [r3, #36]	; 0x24

			if ( Throttle_IC_Val2 > Throttle_IC_Val1 )
 8001402:	4b47      	ldr	r3, [pc, #284]	; (8001520 <HAL_TIM_IC_CaptureCallback+0x328>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	4b47      	ldr	r3, [pc, #284]	; (8001524 <HAL_TIM_IC_CaptureCallback+0x32c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	429a      	cmp	r2, r3
 800140c:	d90b      	bls.n	8001426 <HAL_TIM_IC_CaptureCallback+0x22e>
			{
				receiver_input_channel_3 = Throttle_IC_Val2 - Throttle_IC_Val1;
 800140e:	4b44      	ldr	r3, [pc, #272]	; (8001520 <HAL_TIM_IC_CaptureCallback+0x328>)
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	4b44      	ldr	r3, [pc, #272]	; (8001524 <HAL_TIM_IC_CaptureCallback+0x32c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	461a      	mov	r2, r3
 800141a:	4b43      	ldr	r3, [pc, #268]	; (8001528 <HAL_TIM_IC_CaptureCallback+0x330>)
 800141c:	601a      	str	r2, [r3, #0]
				receiver_input[3] = receiver_input_channel_3;
 800141e:	4b42      	ldr	r3, [pc, #264]	; (8001528 <HAL_TIM_IC_CaptureCallback+0x330>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a42      	ldr	r2, [pc, #264]	; (800152c <HAL_TIM_IC_CaptureCallback+0x334>)
 8001424:	60d3      	str	r3, [r2, #12]
			}

			First_Captured = false; // set it back to false
 8001426:	4b3d      	ldr	r3, [pc, #244]	; (800151c <HAL_TIM_IC_CaptureCallback+0x324>)
 8001428:	2200      	movs	r2, #0
 800142a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY( htim, TIM_CHANNEL_3, TIM_INPUTCHANNELPOLARITY_RISING );  // set polarity to rising edge
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	6a1a      	ldr	r2, [r3, #32]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f422 6220 	bic.w	r2, r2, #2560	; 0xa00
 800143a:	621a      	str	r2, [r3, #32]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6a12      	ldr	r2, [r2, #32]
 8001446:	621a      	str	r2, [r3, #32]

			HAL_TIM_IC_Stop_IT( &htim2, TIM_CHANNEL_3 );
 8001448:	2108      	movs	r1, #8
 800144a:	4839      	ldr	r0, [pc, #228]	; (8001530 <HAL_TIM_IC_CaptureCallback+0x338>)
 800144c:	f005 fe50 	bl	80070f0 <HAL_TIM_IC_Stop_IT>
			HAL_TIM_IC_Start_IT( &htim2, TIM_CHANNEL_4 );
 8001450:	210c      	movs	r1, #12
 8001452:	4837      	ldr	r0, [pc, #220]	; (8001530 <HAL_TIM_IC_CaptureCallback+0x338>)
 8001454:	f005 fdde 	bl	8007014 <HAL_TIM_IC_Start_IT>
		}
	}

	if ( htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_4 )   // if the interrupt source is channel2
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	7f1b      	ldrb	r3, [r3, #28]
 800145c:	2b08      	cmp	r3, #8
 800145e:	d158      	bne.n	8001512 <HAL_TIM_IC_CaptureCallback+0x31a>
	{
		if ( First_Captured == false ) // if the first value is not captured
 8001460:	4b2e      	ldr	r3, [pc, #184]	; (800151c <HAL_TIM_IC_CaptureCallback+0x324>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d11a      	bne.n	800149e <HAL_TIM_IC_CaptureCallback+0x2a6>
		{
			Yaw_IC_Val1 = HAL_TIM_ReadCapturedValue( htim, TIM_CHANNEL_4 ); 	// read the first value
 8001468:	210c      	movs	r1, #12
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f006 fa3e 	bl	80078ec <HAL_TIM_ReadCapturedValue>
 8001470:	4602      	mov	r2, r0
 8001472:	4b30      	ldr	r3, [pc, #192]	; (8001534 <HAL_TIM_IC_CaptureCallback+0x33c>)
 8001474:	601a      	str	r2, [r3, #0]
			First_Captured = true;  										// set the first captured as true
 8001476:	4b29      	ldr	r3, [pc, #164]	; (800151c <HAL_TIM_IC_CaptureCallback+0x324>)
 8001478:	2201      	movs	r2, #1
 800147a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY( htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_FALLING ); 	// Now change the polarity to falling edge
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	6a1a      	ldr	r2, [r3, #32]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 800148a:	621a      	str	r2, [r3, #32]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6a1a      	ldr	r2, [r3, #32]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800149a:	621a      	str	r2, [r3, #32]

			HAL_TIM_IC_Stop_IT( &htim2, TIM_CHANNEL_4 );
			HAL_TIM_IC_Start_IT( &htim2, TIM_CHANNEL_1 );
		}
	}
}
 800149c:	e039      	b.n	8001512 <HAL_TIM_IC_CaptureCallback+0x31a>
		else if ( First_Captured == true )   // if the first is already captured
 800149e:	4b1f      	ldr	r3, [pc, #124]	; (800151c <HAL_TIM_IC_CaptureCallback+0x324>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d135      	bne.n	8001512 <HAL_TIM_IC_CaptureCallback+0x31a>
			Yaw_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);  // read second value
 80014a6:	210c      	movs	r1, #12
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f006 fa1f 	bl	80078ec <HAL_TIM_ReadCapturedValue>
 80014ae:	4602      	mov	r2, r0
 80014b0:	4b21      	ldr	r3, [pc, #132]	; (8001538 <HAL_TIM_IC_CaptureCallback+0x340>)
 80014b2:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, false);  // reset the counter
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2200      	movs	r2, #0
 80014ba:	625a      	str	r2, [r3, #36]	; 0x24
			if ( Yaw_IC_Val2 > Yaw_IC_Val1 )
 80014bc:	4b1e      	ldr	r3, [pc, #120]	; (8001538 <HAL_TIM_IC_CaptureCallback+0x340>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b1c      	ldr	r3, [pc, #112]	; (8001534 <HAL_TIM_IC_CaptureCallback+0x33c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d90b      	bls.n	80014e0 <HAL_TIM_IC_CaptureCallback+0x2e8>
				receiver_input_channel_4 = Yaw_IC_Val2 - Yaw_IC_Val1;
 80014c8:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <HAL_TIM_IC_CaptureCallback+0x340>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b19      	ldr	r3, [pc, #100]	; (8001534 <HAL_TIM_IC_CaptureCallback+0x33c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	461a      	mov	r2, r3
 80014d4:	4b19      	ldr	r3, [pc, #100]	; (800153c <HAL_TIM_IC_CaptureCallback+0x344>)
 80014d6:	601a      	str	r2, [r3, #0]
				receiver_input[4] = receiver_input_channel_4;
 80014d8:	4b18      	ldr	r3, [pc, #96]	; (800153c <HAL_TIM_IC_CaptureCallback+0x344>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a13      	ldr	r2, [pc, #76]	; (800152c <HAL_TIM_IC_CaptureCallback+0x334>)
 80014de:	6113      	str	r3, [r2, #16]
			First_Captured = false; // set it back to false
 80014e0:	4b0e      	ldr	r3, [pc, #56]	; (800151c <HAL_TIM_IC_CaptureCallback+0x324>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY( htim, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_RISING );  // set polarity to rising edge
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	6a1a      	ldr	r2, [r3, #32]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 80014f4:	621a      	str	r2, [r3, #32]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	6a12      	ldr	r2, [r2, #32]
 8001500:	621a      	str	r2, [r3, #32]
			HAL_TIM_IC_Stop_IT( &htim2, TIM_CHANNEL_4 );
 8001502:	210c      	movs	r1, #12
 8001504:	480a      	ldr	r0, [pc, #40]	; (8001530 <HAL_TIM_IC_CaptureCallback+0x338>)
 8001506:	f005 fdf3 	bl	80070f0 <HAL_TIM_IC_Stop_IT>
			HAL_TIM_IC_Start_IT( &htim2, TIM_CHANNEL_1 );
 800150a:	2100      	movs	r1, #0
 800150c:	4808      	ldr	r0, [pc, #32]	; (8001530 <HAL_TIM_IC_CaptureCallback+0x338>)
 800150e:	f005 fd81 	bl	8007014 <HAL_TIM_IC_Start_IT>
}
 8001512:	bf00      	nop
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000036 	.word	0x20000036
 8001520:	2000004c 	.word	0x2000004c
 8001524:	20000048 	.word	0x20000048
 8001528:	2000011c 	.word	0x2000011c
 800152c:	20000124 	.word	0x20000124
 8001530:	20000180 	.word	0x20000180
 8001534:	20000050 	.word	0x20000050
 8001538:	20000054 	.word	0x20000054
 800153c:	20000408 	.word	0x20000408

08001540 <PWM_Output_Start>:

#include "PWM_Output.h"


void PWM_Output_Start( void )
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start( &htim3, TIM_CHANNEL_1);
 8001544:	2100      	movs	r1, #0
 8001546:	4808      	ldr	r0, [pc, #32]	; (8001568 <PWM_Output_Start+0x28>)
 8001548:	f005 fce0 	bl	8006f0c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start( &htim3, TIM_CHANNEL_2);
 800154c:	2104      	movs	r1, #4
 800154e:	4806      	ldr	r0, [pc, #24]	; (8001568 <PWM_Output_Start+0x28>)
 8001550:	f005 fcdc 	bl	8006f0c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start( &htim3, TIM_CHANNEL_3);
 8001554:	2108      	movs	r1, #8
 8001556:	4804      	ldr	r0, [pc, #16]	; (8001568 <PWM_Output_Start+0x28>)
 8001558:	f005 fcd8 	bl	8006f0c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start( &htim3, TIM_CHANNEL_4);
 800155c:	210c      	movs	r1, #12
 800155e:	4802      	ldr	r0, [pc, #8]	; (8001568 <PWM_Output_Start+0x28>)
 8001560:	f005 fcd4 	bl	8006f0c <HAL_TIM_PWM_Start>
}
 8001564:	bf00      	nop
 8001566:	bd80      	pop	{r7, pc}
 8001568:	20000138 	.word	0x20000138

0800156c <PWM_Output_Idle>:

void PWM_Output_Idle( void )
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
	htim3.Instance->CCR1 = 1000;
 8001570:	4b0c      	ldr	r3, [pc, #48]	; (80015a4 <PWM_Output_Idle+0x38>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001578:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR2 = 1000;
 800157a:	4b0a      	ldr	r3, [pc, #40]	; (80015a4 <PWM_Output_Idle+0x38>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001582:	639a      	str	r2, [r3, #56]	; 0x38
	htim3.Instance->CCR3 = 1000;
 8001584:	4b07      	ldr	r3, [pc, #28]	; (80015a4 <PWM_Output_Idle+0x38>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800158c:	63da      	str	r2, [r3, #60]	; 0x3c
	htim3.Instance->CCR4 = 1000;
 800158e:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <PWM_Output_Idle+0x38>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001596:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	20000138 	.word	0x20000138

080015a8 <PWM_Output_ESC_Calibration>:

void PWM_Output_ESC_Calibration( int esc_3 )
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
	htim3.Instance->CCR1 = esc_3;
 80015b0:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <PWM_Output_ESC_Calibration+0x34>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR2 = esc_3;
 80015b8:	4b08      	ldr	r3, [pc, #32]	; (80015dc <PWM_Output_ESC_Calibration+0x34>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	639a      	str	r2, [r3, #56]	; 0x38
	htim3.Instance->CCR3 = esc_3;
 80015c0:	4b06      	ldr	r3, [pc, #24]	; (80015dc <PWM_Output_ESC_Calibration+0x34>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	63da      	str	r2, [r3, #60]	; 0x3c
	htim3.Instance->CCR4 = esc_3;
 80015c8:	4b04      	ldr	r3, [pc, #16]	; (80015dc <PWM_Output_ESC_Calibration+0x34>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	641a      	str	r2, [r3, #64]	; 0x40
}
 80015d0:	bf00      	nop
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	20000138 	.word	0x20000138

080015e0 <Main_Setup>:
extern float gyro_pitch, gyro_roll, gyro_yaw;
extern int16_t gX_Raw, gY_Raw, gZ_Raw;


void Main_Setup( void )
{
 80015e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e2:	af00      	add	r7, sp, #0
    sprintf(uartTX, "                                                                                                    ");
 80015e4:	4a8f      	ldr	r2, [pc, #572]	; (8001824 <Main_Setup+0x244>)
 80015e6:	4b90      	ldr	r3, [pc, #576]	; (8001828 <Main_Setup+0x248>)
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	2365      	movs	r3, #101	; 0x65
 80015ee:	461a      	mov	r2, r3
 80015f0:	f007 fe00 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nMove the sticks to the center position within 10 seconds!\n");
 80015f4:	4b8b      	ldr	r3, [pc, #556]	; (8001824 <Main_Setup+0x244>)
 80015f6:	4a8d      	ldr	r2, [pc, #564]	; (800182c <Main_Setup+0x24c>)
 80015f8:	4614      	mov	r4, r2
 80015fa:	469c      	mov	ip, r3
 80015fc:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001600:	4665      	mov	r5, ip
 8001602:	4626      	mov	r6, r4
 8001604:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001606:	6028      	str	r0, [r5, #0]
 8001608:	6069      	str	r1, [r5, #4]
 800160a:	60aa      	str	r2, [r5, #8]
 800160c:	60eb      	str	r3, [r5, #12]
 800160e:	3410      	adds	r4, #16
 8001610:	f10c 0c10 	add.w	ip, ip, #16
 8001614:	4574      	cmp	r4, lr
 8001616:	d1f3      	bne.n	8001600 <Main_Setup+0x20>
 8001618:	4665      	mov	r5, ip
 800161a:	4623      	mov	r3, r4
 800161c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800161e:	6028      	str	r0, [r5, #0]
 8001620:	6069      	str	r1, [r5, #4]
 8001622:	60aa      	str	r2, [r5, #8]
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8001624:	2364      	movs	r3, #100	; 0x64
 8001626:	2265      	movs	r2, #101	; 0x65
 8001628:	497e      	ldr	r1, [pc, #504]	; (8001824 <Main_Setup+0x244>)
 800162a:	4881      	ldr	r0, [pc, #516]	; (8001830 <Main_Setup+0x250>)
 800162c:	f006 fffa 	bl	8008624 <HAL_UART_Transmit>
    HAL_Delay( 10000 );
 8001630:	f242 7010 	movw	r0, #10000	; 0x2710
 8001634:	f002 f99a 	bl	800396c <HAL_Delay>

    //Store the central stick positions
    center_channel_1 = receiver_input_channel_1;
 8001638:	4b7e      	ldr	r3, [pc, #504]	; (8001834 <Main_Setup+0x254>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a7e      	ldr	r2, [pc, #504]	; (8001838 <Main_Setup+0x258>)
 800163e:	6013      	str	r3, [r2, #0]
    center_channel_2 = receiver_input_channel_2;
 8001640:	4b7e      	ldr	r3, [pc, #504]	; (800183c <Main_Setup+0x25c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a7e      	ldr	r2, [pc, #504]	; (8001840 <Main_Setup+0x260>)
 8001646:	6013      	str	r3, [r2, #0]
    center_channel_3 = receiver_input_channel_3;
 8001648:	4b7e      	ldr	r3, [pc, #504]	; (8001844 <Main_Setup+0x264>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a7e      	ldr	r2, [pc, #504]	; (8001848 <Main_Setup+0x268>)
 800164e:	6013      	str	r3, [r2, #0]
    center_channel_4 = receiver_input_channel_4;
 8001650:	4b7e      	ldr	r3, [pc, #504]	; (800184c <Main_Setup+0x26c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a7e      	ldr	r2, [pc, #504]	; (8001850 <Main_Setup+0x270>)
 8001656:	6013      	str	r3, [r2, #0]


    sprintf(uartTX, "                                                                                                    ");
 8001658:	4a72      	ldr	r2, [pc, #456]	; (8001824 <Main_Setup+0x244>)
 800165a:	4b73      	ldr	r3, [pc, #460]	; (8001828 <Main_Setup+0x248>)
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	2365      	movs	r3, #101	; 0x65
 8001662:	461a      	mov	r2, r3
 8001664:	f007 fdc6 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nMove the sticks to min & max positions then back to center within 10 seconds!\n");
 8001668:	4a6e      	ldr	r2, [pc, #440]	; (8001824 <Main_Setup+0x244>)
 800166a:	4b7a      	ldr	r3, [pc, #488]	; (8001854 <Main_Setup+0x274>)
 800166c:	4610      	mov	r0, r2
 800166e:	4619      	mov	r1, r3
 8001670:	2350      	movs	r3, #80	; 0x50
 8001672:	461a      	mov	r2, r3
 8001674:	f007 fdbe 	bl	80091f4 <memcpy>
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8001678:	2364      	movs	r3, #100	; 0x64
 800167a:	2265      	movs	r2, #101	; 0x65
 800167c:	4969      	ldr	r1, [pc, #420]	; (8001824 <Main_Setup+0x244>)
 800167e:	486c      	ldr	r0, [pc, #432]	; (8001830 <Main_Setup+0x250>)
 8001680:	f006 ffd0 	bl	8008624 <HAL_UART_Transmit>
    HAL_Delay( 1000 );
 8001684:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001688:	f002 f970 	bl	800396c <HAL_Delay>
    //Register the min and max values of the receiver channels
    Register_Min_Max();
 800168c:	f000 ff4c 	bl	8002528 <Register_Min_Max>


    sprintf(uartTX, "                                                                                                    ");
 8001690:	4a64      	ldr	r2, [pc, #400]	; (8001824 <Main_Setup+0x244>)
 8001692:	4b65      	ldr	r3, [pc, #404]	; (8001828 <Main_Setup+0x248>)
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	2365      	movs	r3, #101	; 0x65
 800169a:	461a      	mov	r2, r3
 800169c:	f007 fdaa 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nMove the throttle stick to full throttle within 10 seconds!\n");
 80016a0:	4b60      	ldr	r3, [pc, #384]	; (8001824 <Main_Setup+0x244>)
 80016a2:	4a6d      	ldr	r2, [pc, #436]	; (8001858 <Main_Setup+0x278>)
 80016a4:	4614      	mov	r4, r2
 80016a6:	469c      	mov	ip, r3
 80016a8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80016ac:	4665      	mov	r5, ip
 80016ae:	4626      	mov	r6, r4
 80016b0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80016b2:	6028      	str	r0, [r5, #0]
 80016b4:	6069      	str	r1, [r5, #4]
 80016b6:	60aa      	str	r2, [r5, #8]
 80016b8:	60eb      	str	r3, [r5, #12]
 80016ba:	3410      	adds	r4, #16
 80016bc:	f10c 0c10 	add.w	ip, ip, #16
 80016c0:	4574      	cmp	r4, lr
 80016c2:	d1f3      	bne.n	80016ac <Main_Setup+0xcc>
 80016c4:	4665      	mov	r5, ip
 80016c6:	4623      	mov	r3, r4
 80016c8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80016ca:	6028      	str	r0, [r5, #0]
 80016cc:	6069      	str	r1, [r5, #4]
 80016ce:	60aa      	str	r2, [r5, #8]
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	81ab      	strh	r3, [r5, #12]
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 80016d4:	2364      	movs	r3, #100	; 0x64
 80016d6:	2265      	movs	r2, #101	; 0x65
 80016d8:	4952      	ldr	r1, [pc, #328]	; (8001824 <Main_Setup+0x244>)
 80016da:	4855      	ldr	r0, [pc, #340]	; (8001830 <Main_Setup+0x250>)
 80016dc:	f006 ffa2 	bl	8008624 <HAL_UART_Transmit>
    HAL_Delay( 10000 );
 80016e0:	f242 7010 	movw	r0, #10000	; 0x2710
 80016e4:	f002 f942 	bl	800396c <HAL_Delay>
    Check_Receiver_Inputs( 1 );			//	Move the throttle stick to full throttle and back to center within 10 seconds
 80016e8:	2001      	movs	r0, #1
 80016ea:	f001 f823 	bl	8002734 <Check_Receiver_Inputs>

    sprintf(uartTX, "                                                                                                    ");
 80016ee:	4a4d      	ldr	r2, [pc, #308]	; (8001824 <Main_Setup+0x244>)
 80016f0:	4b4d      	ldr	r3, [pc, #308]	; (8001828 <Main_Setup+0x248>)
 80016f2:	4610      	mov	r0, r2
 80016f4:	4619      	mov	r1, r3
 80016f6:	2365      	movs	r3, #101	; 0x65
 80016f8:	461a      	mov	r2, r3
 80016fa:	f007 fd7b 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nMove the roll stick to simulate left wing up within 10 seconds!\n");
 80016fe:	4a49      	ldr	r2, [pc, #292]	; (8001824 <Main_Setup+0x244>)
 8001700:	4b56      	ldr	r3, [pc, #344]	; (800185c <Main_Setup+0x27c>)
 8001702:	4610      	mov	r0, r2
 8001704:	4619      	mov	r1, r3
 8001706:	2342      	movs	r3, #66	; 0x42
 8001708:	461a      	mov	r2, r3
 800170a:	f007 fd73 	bl	80091f4 <memcpy>
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 800170e:	2364      	movs	r3, #100	; 0x64
 8001710:	2265      	movs	r2, #101	; 0x65
 8001712:	4944      	ldr	r1, [pc, #272]	; (8001824 <Main_Setup+0x244>)
 8001714:	4846      	ldr	r0, [pc, #280]	; (8001830 <Main_Setup+0x250>)
 8001716:	f006 ff85 	bl	8008624 <HAL_UART_Transmit>
    HAL_Delay( 10000 );
 800171a:	f242 7010 	movw	r0, #10000	; 0x2710
 800171e:	f002 f925 	bl	800396c <HAL_Delay>
    Check_Receiver_Inputs( 2 );			//	Move the roll stick to simulate left wing up and back to center within 10 seconds
 8001722:	2002      	movs	r0, #2
 8001724:	f001 f806 	bl	8002734 <Check_Receiver_Inputs>

    sprintf(uartTX, "                                                                                                    ");
 8001728:	4a3e      	ldr	r2, [pc, #248]	; (8001824 <Main_Setup+0x244>)
 800172a:	4b3f      	ldr	r3, [pc, #252]	; (8001828 <Main_Setup+0x248>)
 800172c:	4610      	mov	r0, r2
 800172e:	4619      	mov	r1, r3
 8001730:	2365      	movs	r3, #101	; 0x65
 8001732:	461a      	mov	r2, r3
 8001734:	f007 fd5e 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nMove the pitch stick to simulate nose up within 10 seconds!\n");
 8001738:	4b3a      	ldr	r3, [pc, #232]	; (8001824 <Main_Setup+0x244>)
 800173a:	4a49      	ldr	r2, [pc, #292]	; (8001860 <Main_Setup+0x280>)
 800173c:	4614      	mov	r4, r2
 800173e:	469c      	mov	ip, r3
 8001740:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001744:	4665      	mov	r5, ip
 8001746:	4626      	mov	r6, r4
 8001748:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800174a:	6028      	str	r0, [r5, #0]
 800174c:	6069      	str	r1, [r5, #4]
 800174e:	60aa      	str	r2, [r5, #8]
 8001750:	60eb      	str	r3, [r5, #12]
 8001752:	3410      	adds	r4, #16
 8001754:	f10c 0c10 	add.w	ip, ip, #16
 8001758:	4574      	cmp	r4, lr
 800175a:	d1f3      	bne.n	8001744 <Main_Setup+0x164>
 800175c:	4665      	mov	r5, ip
 800175e:	4623      	mov	r3, r4
 8001760:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001762:	6028      	str	r0, [r5, #0]
 8001764:	6069      	str	r1, [r5, #4]
 8001766:	60aa      	str	r2, [r5, #8]
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	81ab      	strh	r3, [r5, #12]
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 800176c:	2364      	movs	r3, #100	; 0x64
 800176e:	2265      	movs	r2, #101	; 0x65
 8001770:	492c      	ldr	r1, [pc, #176]	; (8001824 <Main_Setup+0x244>)
 8001772:	482f      	ldr	r0, [pc, #188]	; (8001830 <Main_Setup+0x250>)
 8001774:	f006 ff56 	bl	8008624 <HAL_UART_Transmit>
    HAL_Delay( 10000 );
 8001778:	f242 7010 	movw	r0, #10000	; 0x2710
 800177c:	f002 f8f6 	bl	800396c <HAL_Delay>
    Check_Receiver_Inputs( 3 );			//	Move the pitch stick to simulate left wing up and back to center within 10 seconds
 8001780:	2003      	movs	r0, #3
 8001782:	f000 ffd7 	bl	8002734 <Check_Receiver_Inputs>

    sprintf(uartTX, "                                                                                                    ");
 8001786:	4a27      	ldr	r2, [pc, #156]	; (8001824 <Main_Setup+0x244>)
 8001788:	4b27      	ldr	r3, [pc, #156]	; (8001828 <Main_Setup+0x248>)
 800178a:	4610      	mov	r0, r2
 800178c:	4619      	mov	r1, r3
 800178e:	2365      	movs	r3, #101	; 0x65
 8001790:	461a      	mov	r2, r3
 8001792:	f007 fd2f 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nMove the yaw stick to simulate nose right within 10 seconds!\n");
 8001796:	4b23      	ldr	r3, [pc, #140]	; (8001824 <Main_Setup+0x244>)
 8001798:	4a32      	ldr	r2, [pc, #200]	; (8001864 <Main_Setup+0x284>)
 800179a:	4615      	mov	r5, r2
 800179c:	469c      	mov	ip, r3
 800179e:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 80017a2:	4664      	mov	r4, ip
 80017a4:	462e      	mov	r6, r5
 80017a6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80017a8:	6020      	str	r0, [r4, #0]
 80017aa:	6061      	str	r1, [r4, #4]
 80017ac:	60a2      	str	r2, [r4, #8]
 80017ae:	60e3      	str	r3, [r4, #12]
 80017b0:	3510      	adds	r5, #16
 80017b2:	f10c 0c10 	add.w	ip, ip, #16
 80017b6:	4575      	cmp	r5, lr
 80017b8:	d1f3      	bne.n	80017a2 <Main_Setup+0x1c2>
 80017ba:	4664      	mov	r4, ip
 80017bc:	462b      	mov	r3, r5
 80017be:	cb07      	ldmia	r3!, {r0, r1, r2}
 80017c0:	6020      	str	r0, [r4, #0]
 80017c2:	6061      	str	r1, [r4, #4]
 80017c4:	60a2      	str	r2, [r4, #8]
 80017c6:	881a      	ldrh	r2, [r3, #0]
 80017c8:	789b      	ldrb	r3, [r3, #2]
 80017ca:	81a2      	strh	r2, [r4, #12]
 80017cc:	73a3      	strb	r3, [r4, #14]
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 80017ce:	2364      	movs	r3, #100	; 0x64
 80017d0:	2265      	movs	r2, #101	; 0x65
 80017d2:	4914      	ldr	r1, [pc, #80]	; (8001824 <Main_Setup+0x244>)
 80017d4:	4816      	ldr	r0, [pc, #88]	; (8001830 <Main_Setup+0x250>)
 80017d6:	f006 ff25 	bl	8008624 <HAL_UART_Transmit>
    HAL_Delay( 10000 );
 80017da:	f242 7010 	movw	r0, #10000	; 0x2710
 80017de:	f002 f8c5 	bl	800396c <HAL_Delay>
    Check_Receiver_Inputs( 4 );			//	Move the yaw stick to simulate nose right and back to center within 10 seconds
 80017e2:	2004      	movs	r0, #4
 80017e4:	f000 ffa6 	bl	8002734 <Check_Receiver_Inputs>


    sprintf(uartTX, "                                                                                                    ");
 80017e8:	4a0e      	ldr	r2, [pc, #56]	; (8001824 <Main_Setup+0x244>)
 80017ea:	4b0f      	ldr	r3, [pc, #60]	; (8001828 <Main_Setup+0x248>)
 80017ec:	4610      	mov	r0, r2
 80017ee:	4619      	mov	r1, r3
 80017f0:	2365      	movs	r3, #101	; 0x65
 80017f2:	461a      	mov	r2, r3
 80017f4:	f007 fcfe 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nTaking multiple gyro data samples (calibration) during ~8 seconds!\n");
 80017f8:	4a0a      	ldr	r2, [pc, #40]	; (8001824 <Main_Setup+0x244>)
 80017fa:	4b1b      	ldr	r3, [pc, #108]	; (8001868 <Main_Setup+0x288>)
 80017fc:	4610      	mov	r0, r2
 80017fe:	4619      	mov	r1, r3
 8001800:	2345      	movs	r3, #69	; 0x45
 8001802:	461a      	mov	r2, r3
 8001804:	f007 fcf6 	bl	80091f4 <memcpy>
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8001808:	2364      	movs	r3, #100	; 0x64
 800180a:	2265      	movs	r2, #101	; 0x65
 800180c:	4905      	ldr	r1, [pc, #20]	; (8001824 <Main_Setup+0x244>)
 800180e:	4808      	ldr	r0, [pc, #32]	; (8001830 <Main_Setup+0x250>)
 8001810:	f006 ff08 	bl	8008624 <HAL_UART_Transmit>
    HAL_Delay( 5000 );
 8001814:	f241 3088 	movw	r0, #5000	; 0x1388
 8001818:	f002 f8a8 	bl	800396c <HAL_Delay>
	//Let's take multiple gyro data samples so we can determine the average gyro offset (calibration).
	for ( cal_int = 0; cal_int < 2000 ; cal_int++ )
 800181c:	4b13      	ldr	r3, [pc, #76]	; (800186c <Main_Setup+0x28c>)
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	e04d      	b.n	80018c0 <Main_Setup+0x2e0>
 8001824:	20000324 	.word	0x20000324
 8001828:	080092d4 	.word	0x080092d4
 800182c:	0800933c 	.word	0x0800933c
 8001830:	20000278 	.word	0x20000278
 8001834:	2000040c 	.word	0x2000040c
 8001838:	200003dc 	.word	0x200003dc
 800183c:	20000400 	.word	0x20000400
 8001840:	200003a8 	.word	0x200003a8
 8001844:	2000011c 	.word	0x2000011c
 8001848:	200003cc 	.word	0x200003cc
 800184c:	20000408 	.word	0x20000408
 8001850:	20000394 	.word	0x20000394
 8001854:	08009378 	.word	0x08009378
 8001858:	080093c8 	.word	0x080093c8
 800185c:	08009408 	.word	0x08009408
 8001860:	0800944c 	.word	0x0800944c
 8001864:	0800948c 	.word	0x0800948c
 8001868:	080094cc 	.word	0x080094cc
 800186c:	2000002c 	.word	0x2000002c
	{              													//Take 2000 readings for calibration.
		Setup_Gyro_Signalen();                          	//Read the gyro output.
 8001870:	f000 fc42 	bl	80020f8 <Setup_Gyro_Signalen>

		gyro_roll_cal += gyro_roll;                               	//Ad roll value to gyro_roll_cal.
 8001874:	4ba8      	ldr	r3, [pc, #672]	; (8001b18 <Main_Setup+0x538>)
 8001876:	ed93 7a00 	vldr	s14, [r3]
 800187a:	4ba8      	ldr	r3, [pc, #672]	; (8001b1c <Main_Setup+0x53c>)
 800187c:	edd3 7a00 	vldr	s15, [r3]
 8001880:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001884:	4ba4      	ldr	r3, [pc, #656]	; (8001b18 <Main_Setup+0x538>)
 8001886:	edc3 7a00 	vstr	s15, [r3]
		gyro_pitch_cal += gyro_pitch;                              	//Ad pitch value to gyro_pitch_cal.
 800188a:	4ba5      	ldr	r3, [pc, #660]	; (8001b20 <Main_Setup+0x540>)
 800188c:	ed93 7a00 	vldr	s14, [r3]
 8001890:	4ba4      	ldr	r3, [pc, #656]	; (8001b24 <Main_Setup+0x544>)
 8001892:	edd3 7a00 	vldr	s15, [r3]
 8001896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800189a:	4ba1      	ldr	r3, [pc, #644]	; (8001b20 <Main_Setup+0x540>)
 800189c:	edc3 7a00 	vstr	s15, [r3]
		gyro_yaw_cal += gyro_yaw;                                  	//Ad yaw value to gyro_yaw_cal.
 80018a0:	4ba1      	ldr	r3, [pc, #644]	; (8001b28 <Main_Setup+0x548>)
 80018a2:	ed93 7a00 	vldr	s14, [r3]
 80018a6:	4ba1      	ldr	r3, [pc, #644]	; (8001b2c <Main_Setup+0x54c>)
 80018a8:	edd3 7a00 	vldr	s15, [r3]
 80018ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b0:	4b9d      	ldr	r3, [pc, #628]	; (8001b28 <Main_Setup+0x548>)
 80018b2:	edc3 7a00 	vstr	s15, [r3]
	for ( cal_int = 0; cal_int < 2000 ; cal_int++ )
 80018b6:	4b9e      	ldr	r3, [pc, #632]	; (8001b30 <Main_Setup+0x550>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	3301      	adds	r3, #1
 80018bc:	4a9c      	ldr	r2, [pc, #624]	; (8001b30 <Main_Setup+0x550>)
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	4b9b      	ldr	r3, [pc, #620]	; (8001b30 <Main_Setup+0x550>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80018c8:	dbd2      	blt.n	8001870 <Main_Setup+0x290>
	}

	//Now that we have 2000 measures, we need to devide by 2000 to get the average gyro offset.
	gyro_roll_cal /= 2000;                                       //Divide the roll total by 2000.
 80018ca:	4b93      	ldr	r3, [pc, #588]	; (8001b18 <Main_Setup+0x538>)
 80018cc:	ed93 7a00 	vldr	s14, [r3]
 80018d0:	eddf 6a98 	vldr	s13, [pc, #608]	; 8001b34 <Main_Setup+0x554>
 80018d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018d8:	4b8f      	ldr	r3, [pc, #572]	; (8001b18 <Main_Setup+0x538>)
 80018da:	edc3 7a00 	vstr	s15, [r3]
	gyro_pitch_cal /= 2000;                                      //Divide the pitch total by 2000.
 80018de:	4b90      	ldr	r3, [pc, #576]	; (8001b20 <Main_Setup+0x540>)
 80018e0:	ed93 7a00 	vldr	s14, [r3]
 80018e4:	eddf 6a93 	vldr	s13, [pc, #588]	; 8001b34 <Main_Setup+0x554>
 80018e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ec:	4b8c      	ldr	r3, [pc, #560]	; (8001b20 <Main_Setup+0x540>)
 80018ee:	edc3 7a00 	vstr	s15, [r3]
	gyro_yaw_cal /= 2000;                                        //Divide the yaw total by 2000.
 80018f2:	4b8d      	ldr	r3, [pc, #564]	; (8001b28 <Main_Setup+0x548>)
 80018f4:	ed93 7a00 	vldr	s14, [r3]
 80018f8:	eddf 6a8e 	vldr	s13, [pc, #568]	; 8001b34 <Main_Setup+0x554>
 80018fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001900:	4b89      	ldr	r3, [pc, #548]	; (8001b28 <Main_Setup+0x548>)
 8001902:	edc3 7a00 	vstr	s15, [r3]


    sprintf(uartTX, "                                                                                                    ");
 8001906:	4a8c      	ldr	r2, [pc, #560]	; (8001b38 <Main_Setup+0x558>)
 8001908:	4b8c      	ldr	r3, [pc, #560]	; (8001b3c <Main_Setup+0x55c>)
 800190a:	4610      	mov	r0, r2
 800190c:	4619      	mov	r1, r3
 800190e:	2365      	movs	r3, #101	; 0x65
 8001910:	461a      	mov	r2, r3
 8001912:	f007 fc6f 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nLift the left side of the quadcopter to a 45 degree angle within 5 seconds!\n");
 8001916:	4a88      	ldr	r2, [pc, #544]	; (8001b38 <Main_Setup+0x558>)
 8001918:	4b89      	ldr	r3, [pc, #548]	; (8001b40 <Main_Setup+0x560>)
 800191a:	4610      	mov	r0, r2
 800191c:	4619      	mov	r1, r3
 800191e:	234e      	movs	r3, #78	; 0x4e
 8001920:	461a      	mov	r2, r3
 8001922:	f007 fc67 	bl	80091f4 <memcpy>
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8001926:	2364      	movs	r3, #100	; 0x64
 8001928:	2265      	movs	r2, #101	; 0x65
 800192a:	4983      	ldr	r1, [pc, #524]	; (8001b38 <Main_Setup+0x558>)
 800192c:	4885      	ldr	r0, [pc, #532]	; (8001b44 <Main_Setup+0x564>)
 800192e:	f006 fe79 	bl	8008624 <HAL_UART_Transmit>
	HAL_Delay( 3000 );
 8001932:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001936:	f002 f819 	bl	800396c <HAL_Delay>
	Check_Gyro_Axes( 1 );		//	Lift the left side of the quadcopter to a 45 degree angle within 10 seconds
 800193a:	2001      	movs	r0, #1
 800193c:	f000 fc3c 	bl	80021b8 <Check_Gyro_Axes>

    sprintf(uartTX, "                                                                                                    ");
 8001940:	4a7d      	ldr	r2, [pc, #500]	; (8001b38 <Main_Setup+0x558>)
 8001942:	4b7e      	ldr	r3, [pc, #504]	; (8001b3c <Main_Setup+0x55c>)
 8001944:	4610      	mov	r0, r2
 8001946:	4619      	mov	r1, r3
 8001948:	2365      	movs	r3, #101	; 0x65
 800194a:	461a      	mov	r2, r3
 800194c:	f007 fc52 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nLift the nose of the quadcopter to a 45 degree angle within 5 seconds!\n");
 8001950:	4a79      	ldr	r2, [pc, #484]	; (8001b38 <Main_Setup+0x558>)
 8001952:	4b7d      	ldr	r3, [pc, #500]	; (8001b48 <Main_Setup+0x568>)
 8001954:	4610      	mov	r0, r2
 8001956:	4619      	mov	r1, r3
 8001958:	2349      	movs	r3, #73	; 0x49
 800195a:	461a      	mov	r2, r3
 800195c:	f007 fc4a 	bl	80091f4 <memcpy>
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8001960:	2364      	movs	r3, #100	; 0x64
 8001962:	2265      	movs	r2, #101	; 0x65
 8001964:	4974      	ldr	r1, [pc, #464]	; (8001b38 <Main_Setup+0x558>)
 8001966:	4877      	ldr	r0, [pc, #476]	; (8001b44 <Main_Setup+0x564>)
 8001968:	f006 fe5c 	bl	8008624 <HAL_UART_Transmit>
	HAL_Delay( 3000 );
 800196c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001970:	f001 fffc 	bl	800396c <HAL_Delay>
	Check_Gyro_Axes( 2 );		//	Lift the nose of the quadcopter to a 45 degree angle within 10 seconds
 8001974:	2002      	movs	r0, #2
 8001976:	f000 fc1f 	bl	80021b8 <Check_Gyro_Axes>

    sprintf(uartTX, "                                                                                                    ");
 800197a:	4a6f      	ldr	r2, [pc, #444]	; (8001b38 <Main_Setup+0x558>)
 800197c:	4b6f      	ldr	r3, [pc, #444]	; (8001b3c <Main_Setup+0x55c>)
 800197e:	4610      	mov	r0, r2
 8001980:	4619      	mov	r1, r3
 8001982:	2365      	movs	r3, #101	; 0x65
 8001984:	461a      	mov	r2, r3
 8001986:	f007 fc35 	bl	80091f4 <memcpy>
    sprintf(uartTX, "\nRotate the nose of the quadcopter 45 degree to the right within 5 seconds!\n");
 800198a:	4a6b      	ldr	r2, [pc, #428]	; (8001b38 <Main_Setup+0x558>)
 800198c:	4b6f      	ldr	r3, [pc, #444]	; (8001b4c <Main_Setup+0x56c>)
 800198e:	4610      	mov	r0, r2
 8001990:	4619      	mov	r1, r3
 8001992:	234d      	movs	r3, #77	; 0x4d
 8001994:	461a      	mov	r2, r3
 8001996:	f007 fc2d 	bl	80091f4 <memcpy>
    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 800199a:	2364      	movs	r3, #100	; 0x64
 800199c:	2265      	movs	r2, #101	; 0x65
 800199e:	4966      	ldr	r1, [pc, #408]	; (8001b38 <Main_Setup+0x558>)
 80019a0:	4868      	ldr	r0, [pc, #416]	; (8001b44 <Main_Setup+0x564>)
 80019a2:	f006 fe3f 	bl	8008624 <HAL_UART_Transmit>
	HAL_Delay( 3000 );
 80019a6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80019aa:	f001 ffdf 	bl	800396c <HAL_Delay>
	Check_Gyro_Axes( 3 );		//	Rotate the nose of the quadcopter 45 degree to the right within 10 seconds
 80019ae:	2003      	movs	r0, #3
 80019b0:	f000 fc02 	bl	80021b8 <Check_Gyro_Axes>

    eeprom_data8[0]  = center_channel_1 & 0b11111111;
 80019b4:	4b66      	ldr	r3, [pc, #408]	; (8001b50 <Main_Setup+0x570>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	b2da      	uxtb	r2, r3
 80019ba:	4b66      	ldr	r3, [pc, #408]	; (8001b54 <Main_Setup+0x574>)
 80019bc:	701a      	strb	r2, [r3, #0]
    eeprom_data8[1]  = center_channel_1 >> 8;
 80019be:	4b64      	ldr	r3, [pc, #400]	; (8001b50 <Main_Setup+0x570>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	121b      	asrs	r3, r3, #8
 80019c4:	b2da      	uxtb	r2, r3
 80019c6:	4b63      	ldr	r3, [pc, #396]	; (8001b54 <Main_Setup+0x574>)
 80019c8:	705a      	strb	r2, [r3, #1]
    eeprom_data8[2]  = center_channel_2 & 0b11111111;
 80019ca:	4b63      	ldr	r3, [pc, #396]	; (8001b58 <Main_Setup+0x578>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	b2da      	uxtb	r2, r3
 80019d0:	4b60      	ldr	r3, [pc, #384]	; (8001b54 <Main_Setup+0x574>)
 80019d2:	709a      	strb	r2, [r3, #2]
    eeprom_data8[3]  = center_channel_2 >> 8;
 80019d4:	4b60      	ldr	r3, [pc, #384]	; (8001b58 <Main_Setup+0x578>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	121b      	asrs	r3, r3, #8
 80019da:	b2da      	uxtb	r2, r3
 80019dc:	4b5d      	ldr	r3, [pc, #372]	; (8001b54 <Main_Setup+0x574>)
 80019de:	70da      	strb	r2, [r3, #3]
    eeprom_data8[4]  = center_channel_3 & 0b11111111;
 80019e0:	4b5e      	ldr	r3, [pc, #376]	; (8001b5c <Main_Setup+0x57c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	b2da      	uxtb	r2, r3
 80019e6:	4b5b      	ldr	r3, [pc, #364]	; (8001b54 <Main_Setup+0x574>)
 80019e8:	711a      	strb	r2, [r3, #4]
    eeprom_data8[5]  = center_channel_3 >> 8;
 80019ea:	4b5c      	ldr	r3, [pc, #368]	; (8001b5c <Main_Setup+0x57c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	121b      	asrs	r3, r3, #8
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	4b58      	ldr	r3, [pc, #352]	; (8001b54 <Main_Setup+0x574>)
 80019f4:	715a      	strb	r2, [r3, #5]
    eeprom_data8[6]  = center_channel_4 & 0b11111111;
 80019f6:	4b5a      	ldr	r3, [pc, #360]	; (8001b60 <Main_Setup+0x580>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	4b55      	ldr	r3, [pc, #340]	; (8001b54 <Main_Setup+0x574>)
 80019fe:	719a      	strb	r2, [r3, #6]
    eeprom_data8[7]  = center_channel_4 >> 8;
 8001a00:	4b57      	ldr	r3, [pc, #348]	; (8001b60 <Main_Setup+0x580>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	121b      	asrs	r3, r3, #8
 8001a06:	b2da      	uxtb	r2, r3
 8001a08:	4b52      	ldr	r3, [pc, #328]	; (8001b54 <Main_Setup+0x574>)
 8001a0a:	71da      	strb	r2, [r3, #7]
    eeprom_data8[8]  = high_channel_1 & 0b11111111;
 8001a0c:	4b55      	ldr	r3, [pc, #340]	; (8001b64 <Main_Setup+0x584>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	b2da      	uxtb	r2, r3
 8001a12:	4b50      	ldr	r3, [pc, #320]	; (8001b54 <Main_Setup+0x574>)
 8001a14:	721a      	strb	r2, [r3, #8]
    eeprom_data8[9]  = high_channel_1 >> 8;
 8001a16:	4b53      	ldr	r3, [pc, #332]	; (8001b64 <Main_Setup+0x584>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	121b      	asrs	r3, r3, #8
 8001a1c:	b2da      	uxtb	r2, r3
 8001a1e:	4b4d      	ldr	r3, [pc, #308]	; (8001b54 <Main_Setup+0x574>)
 8001a20:	725a      	strb	r2, [r3, #9]
    eeprom_data8[10] = high_channel_2 & 0b11111111;
 8001a22:	4b51      	ldr	r3, [pc, #324]	; (8001b68 <Main_Setup+0x588>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	4b4a      	ldr	r3, [pc, #296]	; (8001b54 <Main_Setup+0x574>)
 8001a2a:	729a      	strb	r2, [r3, #10]
    eeprom_data8[11] = high_channel_2 >> 8;
 8001a2c:	4b4e      	ldr	r3, [pc, #312]	; (8001b68 <Main_Setup+0x588>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	121b      	asrs	r3, r3, #8
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	4b47      	ldr	r3, [pc, #284]	; (8001b54 <Main_Setup+0x574>)
 8001a36:	72da      	strb	r2, [r3, #11]
    eeprom_data8[12] = high_channel_3 & 0b11111111;
 8001a38:	4b4c      	ldr	r3, [pc, #304]	; (8001b6c <Main_Setup+0x58c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	4b45      	ldr	r3, [pc, #276]	; (8001b54 <Main_Setup+0x574>)
 8001a40:	731a      	strb	r2, [r3, #12]
    eeprom_data8[13] = high_channel_3 >> 8;
 8001a42:	4b4a      	ldr	r3, [pc, #296]	; (8001b6c <Main_Setup+0x58c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	121b      	asrs	r3, r3, #8
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	4b42      	ldr	r3, [pc, #264]	; (8001b54 <Main_Setup+0x574>)
 8001a4c:	735a      	strb	r2, [r3, #13]
    eeprom_data8[14] = high_channel_4 & 0b11111111;
 8001a4e:	4b48      	ldr	r3, [pc, #288]	; (8001b70 <Main_Setup+0x590>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	4b3f      	ldr	r3, [pc, #252]	; (8001b54 <Main_Setup+0x574>)
 8001a56:	739a      	strb	r2, [r3, #14]
    eeprom_data8[15] = high_channel_4 >> 8;
 8001a58:	4b45      	ldr	r3, [pc, #276]	; (8001b70 <Main_Setup+0x590>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	121b      	asrs	r3, r3, #8
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	4b3c      	ldr	r3, [pc, #240]	; (8001b54 <Main_Setup+0x574>)
 8001a62:	73da      	strb	r2, [r3, #15]
    eeprom_data8[16] = low_channel_1 & 0b11111111;
 8001a64:	4b43      	ldr	r3, [pc, #268]	; (8001b74 <Main_Setup+0x594>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4b3a      	ldr	r3, [pc, #232]	; (8001b54 <Main_Setup+0x574>)
 8001a6c:	741a      	strb	r2, [r3, #16]
    eeprom_data8[17] = low_channel_1 >> 8;
 8001a6e:	4b41      	ldr	r3, [pc, #260]	; (8001b74 <Main_Setup+0x594>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	121b      	asrs	r3, r3, #8
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	4b37      	ldr	r3, [pc, #220]	; (8001b54 <Main_Setup+0x574>)
 8001a78:	745a      	strb	r2, [r3, #17]
    eeprom_data8[18] = low_channel_2 & 0b11111111;
 8001a7a:	4b3f      	ldr	r3, [pc, #252]	; (8001b78 <Main_Setup+0x598>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	4b34      	ldr	r3, [pc, #208]	; (8001b54 <Main_Setup+0x574>)
 8001a82:	749a      	strb	r2, [r3, #18]
    eeprom_data8[19] = low_channel_2 >> 8;
 8001a84:	4b3c      	ldr	r3, [pc, #240]	; (8001b78 <Main_Setup+0x598>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	121b      	asrs	r3, r3, #8
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	4b31      	ldr	r3, [pc, #196]	; (8001b54 <Main_Setup+0x574>)
 8001a8e:	74da      	strb	r2, [r3, #19]
    eeprom_data8[20] = low_channel_3 & 0b11111111;
 8001a90:	4b3a      	ldr	r3, [pc, #232]	; (8001b7c <Main_Setup+0x59c>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4b2f      	ldr	r3, [pc, #188]	; (8001b54 <Main_Setup+0x574>)
 8001a98:	751a      	strb	r2, [r3, #20]
    eeprom_data8[21] = low_channel_3 >> 8;
 8001a9a:	4b38      	ldr	r3, [pc, #224]	; (8001b7c <Main_Setup+0x59c>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	121b      	asrs	r3, r3, #8
 8001aa0:	b2da      	uxtb	r2, r3
 8001aa2:	4b2c      	ldr	r3, [pc, #176]	; (8001b54 <Main_Setup+0x574>)
 8001aa4:	755a      	strb	r2, [r3, #21]
    eeprom_data8[22] = low_channel_4 & 0b11111111;
 8001aa6:	4b36      	ldr	r3, [pc, #216]	; (8001b80 <Main_Setup+0x5a0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	b2da      	uxtb	r2, r3
 8001aac:	4b29      	ldr	r3, [pc, #164]	; (8001b54 <Main_Setup+0x574>)
 8001aae:	759a      	strb	r2, [r3, #22]
    eeprom_data8[23] = low_channel_4 >> 8;
 8001ab0:	4b33      	ldr	r3, [pc, #204]	; (8001b80 <Main_Setup+0x5a0>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	121b      	asrs	r3, r3, #8
 8001ab6:	b2da      	uxtb	r2, r3
 8001ab8:	4b26      	ldr	r3, [pc, #152]	; (8001b54 <Main_Setup+0x574>)
 8001aba:	75da      	strb	r2, [r3, #23]
    eeprom_data8[24] = channel_1_assign;
 8001abc:	4b31      	ldr	r3, [pc, #196]	; (8001b84 <Main_Setup+0x5a4>)
 8001abe:	781a      	ldrb	r2, [r3, #0]
 8001ac0:	4b24      	ldr	r3, [pc, #144]	; (8001b54 <Main_Setup+0x574>)
 8001ac2:	761a      	strb	r2, [r3, #24]
    eeprom_data8[25] = channel_2_assign;
 8001ac4:	4b30      	ldr	r3, [pc, #192]	; (8001b88 <Main_Setup+0x5a8>)
 8001ac6:	781a      	ldrb	r2, [r3, #0]
 8001ac8:	4b22      	ldr	r3, [pc, #136]	; (8001b54 <Main_Setup+0x574>)
 8001aca:	765a      	strb	r2, [r3, #25]
    eeprom_data8[26] = channel_3_assign;
 8001acc:	4b2f      	ldr	r3, [pc, #188]	; (8001b8c <Main_Setup+0x5ac>)
 8001ace:	781a      	ldrb	r2, [r3, #0]
 8001ad0:	4b20      	ldr	r3, [pc, #128]	; (8001b54 <Main_Setup+0x574>)
 8001ad2:	769a      	strb	r2, [r3, #26]
    eeprom_data8[27] = channel_4_assign;
 8001ad4:	4b2e      	ldr	r3, [pc, #184]	; (8001b90 <Main_Setup+0x5b0>)
 8001ad6:	781a      	ldrb	r2, [r3, #0]
 8001ad8:	4b1e      	ldr	r3, [pc, #120]	; (8001b54 <Main_Setup+0x574>)
 8001ada:	76da      	strb	r2, [r3, #27]
    eeprom_data8[28] = roll_axis;
 8001adc:	4b2d      	ldr	r3, [pc, #180]	; (8001b94 <Main_Setup+0x5b4>)
 8001ade:	781a      	ldrb	r2, [r3, #0]
 8001ae0:	4b1c      	ldr	r3, [pc, #112]	; (8001b54 <Main_Setup+0x574>)
 8001ae2:	771a      	strb	r2, [r3, #28]
    eeprom_data8[29] = pitch_axis;
 8001ae4:	4b2c      	ldr	r3, [pc, #176]	; (8001b98 <Main_Setup+0x5b8>)
 8001ae6:	781a      	ldrb	r2, [r3, #0]
 8001ae8:	4b1a      	ldr	r3, [pc, #104]	; (8001b54 <Main_Setup+0x574>)
 8001aea:	775a      	strb	r2, [r3, #29]
    eeprom_data8[30] = yaw_axis;
 8001aec:	4b2b      	ldr	r3, [pc, #172]	; (8001b9c <Main_Setup+0x5bc>)
 8001aee:	781a      	ldrb	r2, [r3, #0]
 8001af0:	4b18      	ldr	r3, [pc, #96]	; (8001b54 <Main_Setup+0x574>)
 8001af2:	779a      	strb	r2, [r3, #30]
	eeprom_data8[31] = 92;
 8001af4:	4b17      	ldr	r3, [pc, #92]	; (8001b54 <Main_Setup+0x574>)
 8001af6:	225c      	movs	r2, #92	; 0x5c
 8001af8:	77da      	strb	r2, [r3, #31]

	eeprom_data16[0]  = 0x00 << 8 | eeprom_data8[0];
 8001afa:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <Main_Setup+0x574>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	4b27      	ldr	r3, [pc, #156]	; (8001ba0 <Main_Setup+0x5c0>)
 8001b02:	801a      	strh	r2, [r3, #0]
    eeprom_data16[1]  = 0x00 << 8 | eeprom_data8[1];
 8001b04:	4b13      	ldr	r3, [pc, #76]	; (8001b54 <Main_Setup+0x574>)
 8001b06:	785b      	ldrb	r3, [r3, #1]
 8001b08:	b29a      	uxth	r2, r3
 8001b0a:	4b25      	ldr	r3, [pc, #148]	; (8001ba0 <Main_Setup+0x5c0>)
 8001b0c:	805a      	strh	r2, [r3, #2]
    eeprom_data16[2]  = 0x00 << 8 | eeprom_data8[2];
 8001b0e:	4b11      	ldr	r3, [pc, #68]	; (8001b54 <Main_Setup+0x574>)
 8001b10:	789b      	ldrb	r3, [r3, #2]
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	e046      	b.n	8001ba4 <Main_Setup+0x5c4>
 8001b16:	bf00      	nop
 8001b18:	2000038c 	.word	0x2000038c
 8001b1c:	20000410 	.word	0x20000410
 8001b20:	200003b8 	.word	0x200003b8
 8001b24:	200003f0 	.word	0x200003f0
 8001b28:	20000398 	.word	0x20000398
 8001b2c:	200003f8 	.word	0x200003f8
 8001b30:	2000002c 	.word	0x2000002c
 8001b34:	44fa0000 	.word	0x44fa0000
 8001b38:	20000324 	.word	0x20000324
 8001b3c:	080092d4 	.word	0x080092d4
 8001b40:	08009514 	.word	0x08009514
 8001b44:	20000278 	.word	0x20000278
 8001b48:	08009564 	.word	0x08009564
 8001b4c:	080095b0 	.word	0x080095b0
 8001b50:	200003dc 	.word	0x200003dc
 8001b54:	2000005c 	.word	0x2000005c
 8001b58:	200003a8 	.word	0x200003a8
 8001b5c:	200003cc 	.word	0x200003cc
 8001b60:	20000394 	.word	0x20000394
 8001b64:	200003ac 	.word	0x200003ac
 8001b68:	200003e4 	.word	0x200003e4
 8001b6c:	200003c0 	.word	0x200003c0
 8001b70:	200003d4 	.word	0x200003d4
 8001b74:	200003c8 	.word	0x200003c8
 8001b78:	200003b0 	.word	0x200003b0
 8001b7c:	20000390 	.word	0x20000390
 8001b80:	200003d8 	.word	0x200003d8
 8001b84:	200003d1 	.word	0x200003d1
 8001b88:	200003b5 	.word	0x200003b5
 8001b8c:	200003c4 	.word	0x200003c4
 8001b90:	200003d0 	.word	0x200003d0
 8001b94:	200003e1 	.word	0x200003e1
 8001b98:	200003e0 	.word	0x200003e0
 8001b9c:	200003b4 	.word	0x200003b4
 8001ba0:	2000007c 	.word	0x2000007c
 8001ba4:	4b9b      	ldr	r3, [pc, #620]	; (8001e14 <Main_Setup+0x834>)
 8001ba6:	809a      	strh	r2, [r3, #4]
    eeprom_data16[3]  = 0x00 << 8 | eeprom_data8[3];
 8001ba8:	4b9b      	ldr	r3, [pc, #620]	; (8001e18 <Main_Setup+0x838>)
 8001baa:	78db      	ldrb	r3, [r3, #3]
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	4b99      	ldr	r3, [pc, #612]	; (8001e14 <Main_Setup+0x834>)
 8001bb0:	80da      	strh	r2, [r3, #6]
    eeprom_data16[4]  = 0x00 << 8 | eeprom_data8[4];
 8001bb2:	4b99      	ldr	r3, [pc, #612]	; (8001e18 <Main_Setup+0x838>)
 8001bb4:	791b      	ldrb	r3, [r3, #4]
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	4b96      	ldr	r3, [pc, #600]	; (8001e14 <Main_Setup+0x834>)
 8001bba:	811a      	strh	r2, [r3, #8]
    eeprom_data16[5]  = 0x00 << 8 | eeprom_data8[5];
 8001bbc:	4b96      	ldr	r3, [pc, #600]	; (8001e18 <Main_Setup+0x838>)
 8001bbe:	795b      	ldrb	r3, [r3, #5]
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	4b94      	ldr	r3, [pc, #592]	; (8001e14 <Main_Setup+0x834>)
 8001bc4:	815a      	strh	r2, [r3, #10]
    eeprom_data16[6]  = 0x00 << 8 | eeprom_data8[6];
 8001bc6:	4b94      	ldr	r3, [pc, #592]	; (8001e18 <Main_Setup+0x838>)
 8001bc8:	799b      	ldrb	r3, [r3, #6]
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	4b91      	ldr	r3, [pc, #580]	; (8001e14 <Main_Setup+0x834>)
 8001bce:	819a      	strh	r2, [r3, #12]
    eeprom_data16[7]  = 0x00 << 8 | eeprom_data8[7];
 8001bd0:	4b91      	ldr	r3, [pc, #580]	; (8001e18 <Main_Setup+0x838>)
 8001bd2:	79db      	ldrb	r3, [r3, #7]
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	4b8f      	ldr	r3, [pc, #572]	; (8001e14 <Main_Setup+0x834>)
 8001bd8:	81da      	strh	r2, [r3, #14]
    eeprom_data16[8]  = 0x00 << 8 | eeprom_data8[8];
 8001bda:	4b8f      	ldr	r3, [pc, #572]	; (8001e18 <Main_Setup+0x838>)
 8001bdc:	7a1b      	ldrb	r3, [r3, #8]
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	4b8c      	ldr	r3, [pc, #560]	; (8001e14 <Main_Setup+0x834>)
 8001be2:	821a      	strh	r2, [r3, #16]
    eeprom_data16[9]  = 0x00 << 8 | eeprom_data8[9];
 8001be4:	4b8c      	ldr	r3, [pc, #560]	; (8001e18 <Main_Setup+0x838>)
 8001be6:	7a5b      	ldrb	r3, [r3, #9]
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	4b8a      	ldr	r3, [pc, #552]	; (8001e14 <Main_Setup+0x834>)
 8001bec:	825a      	strh	r2, [r3, #18]
    eeprom_data16[10] = 0x00 << 8 | eeprom_data8[10];
 8001bee:	4b8a      	ldr	r3, [pc, #552]	; (8001e18 <Main_Setup+0x838>)
 8001bf0:	7a9b      	ldrb	r3, [r3, #10]
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	4b87      	ldr	r3, [pc, #540]	; (8001e14 <Main_Setup+0x834>)
 8001bf6:	829a      	strh	r2, [r3, #20]
    eeprom_data16[11] = 0x00 << 8 | eeprom_data8[11];
 8001bf8:	4b87      	ldr	r3, [pc, #540]	; (8001e18 <Main_Setup+0x838>)
 8001bfa:	7adb      	ldrb	r3, [r3, #11]
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	4b85      	ldr	r3, [pc, #532]	; (8001e14 <Main_Setup+0x834>)
 8001c00:	82da      	strh	r2, [r3, #22]
    eeprom_data16[12] = 0x00 << 8 | eeprom_data8[12];
 8001c02:	4b85      	ldr	r3, [pc, #532]	; (8001e18 <Main_Setup+0x838>)
 8001c04:	7b1b      	ldrb	r3, [r3, #12]
 8001c06:	b29a      	uxth	r2, r3
 8001c08:	4b82      	ldr	r3, [pc, #520]	; (8001e14 <Main_Setup+0x834>)
 8001c0a:	831a      	strh	r2, [r3, #24]
    eeprom_data16[13] = 0x00 << 8 | eeprom_data8[13];
 8001c0c:	4b82      	ldr	r3, [pc, #520]	; (8001e18 <Main_Setup+0x838>)
 8001c0e:	7b5b      	ldrb	r3, [r3, #13]
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	4b80      	ldr	r3, [pc, #512]	; (8001e14 <Main_Setup+0x834>)
 8001c14:	835a      	strh	r2, [r3, #26]
    eeprom_data16[14] = 0x00 << 8 | eeprom_data8[14];
 8001c16:	4b80      	ldr	r3, [pc, #512]	; (8001e18 <Main_Setup+0x838>)
 8001c18:	7b9b      	ldrb	r3, [r3, #14]
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	4b7d      	ldr	r3, [pc, #500]	; (8001e14 <Main_Setup+0x834>)
 8001c1e:	839a      	strh	r2, [r3, #28]
    eeprom_data16[15] = 0x00 << 8 | eeprom_data8[15];
 8001c20:	4b7d      	ldr	r3, [pc, #500]	; (8001e18 <Main_Setup+0x838>)
 8001c22:	7bdb      	ldrb	r3, [r3, #15]
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	4b7b      	ldr	r3, [pc, #492]	; (8001e14 <Main_Setup+0x834>)
 8001c28:	83da      	strh	r2, [r3, #30]
    eeprom_data16[16] = 0x00 << 8 | eeprom_data8[16];
 8001c2a:	4b7b      	ldr	r3, [pc, #492]	; (8001e18 <Main_Setup+0x838>)
 8001c2c:	7c1b      	ldrb	r3, [r3, #16]
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	4b78      	ldr	r3, [pc, #480]	; (8001e14 <Main_Setup+0x834>)
 8001c32:	841a      	strh	r2, [r3, #32]
    eeprom_data16[17] = 0x00 << 8 | eeprom_data8[17];
 8001c34:	4b78      	ldr	r3, [pc, #480]	; (8001e18 <Main_Setup+0x838>)
 8001c36:	7c5b      	ldrb	r3, [r3, #17]
 8001c38:	b29a      	uxth	r2, r3
 8001c3a:	4b76      	ldr	r3, [pc, #472]	; (8001e14 <Main_Setup+0x834>)
 8001c3c:	845a      	strh	r2, [r3, #34]	; 0x22
    eeprom_data16[18] = 0x00 << 8 | eeprom_data8[18];
 8001c3e:	4b76      	ldr	r3, [pc, #472]	; (8001e18 <Main_Setup+0x838>)
 8001c40:	7c9b      	ldrb	r3, [r3, #18]
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	4b73      	ldr	r3, [pc, #460]	; (8001e14 <Main_Setup+0x834>)
 8001c46:	849a      	strh	r2, [r3, #36]	; 0x24
    eeprom_data16[19] = 0x00 << 8 | eeprom_data8[19];
 8001c48:	4b73      	ldr	r3, [pc, #460]	; (8001e18 <Main_Setup+0x838>)
 8001c4a:	7cdb      	ldrb	r3, [r3, #19]
 8001c4c:	b29a      	uxth	r2, r3
 8001c4e:	4b71      	ldr	r3, [pc, #452]	; (8001e14 <Main_Setup+0x834>)
 8001c50:	84da      	strh	r2, [r3, #38]	; 0x26
    eeprom_data16[20] = 0x00 << 8 | eeprom_data8[20];
 8001c52:	4b71      	ldr	r3, [pc, #452]	; (8001e18 <Main_Setup+0x838>)
 8001c54:	7d1b      	ldrb	r3, [r3, #20]
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	4b6e      	ldr	r3, [pc, #440]	; (8001e14 <Main_Setup+0x834>)
 8001c5a:	851a      	strh	r2, [r3, #40]	; 0x28
    eeprom_data16[21] = 0x00 << 8 | eeprom_data8[21];
 8001c5c:	4b6e      	ldr	r3, [pc, #440]	; (8001e18 <Main_Setup+0x838>)
 8001c5e:	7d5b      	ldrb	r3, [r3, #21]
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	4b6c      	ldr	r3, [pc, #432]	; (8001e14 <Main_Setup+0x834>)
 8001c64:	855a      	strh	r2, [r3, #42]	; 0x2a
    eeprom_data16[22] = 0x00 << 8 | eeprom_data8[22];
 8001c66:	4b6c      	ldr	r3, [pc, #432]	; (8001e18 <Main_Setup+0x838>)
 8001c68:	7d9b      	ldrb	r3, [r3, #22]
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	4b69      	ldr	r3, [pc, #420]	; (8001e14 <Main_Setup+0x834>)
 8001c6e:	859a      	strh	r2, [r3, #44]	; 0x2c
    eeprom_data16[23] = 0x00 << 8 | eeprom_data8[23];
 8001c70:	4b69      	ldr	r3, [pc, #420]	; (8001e18 <Main_Setup+0x838>)
 8001c72:	7ddb      	ldrb	r3, [r3, #23]
 8001c74:	b29a      	uxth	r2, r3
 8001c76:	4b67      	ldr	r3, [pc, #412]	; (8001e14 <Main_Setup+0x834>)
 8001c78:	85da      	strh	r2, [r3, #46]	; 0x2e
    eeprom_data16[24] = 0x00 << 8 | eeprom_data8[24];
 8001c7a:	4b67      	ldr	r3, [pc, #412]	; (8001e18 <Main_Setup+0x838>)
 8001c7c:	7e1b      	ldrb	r3, [r3, #24]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	4b64      	ldr	r3, [pc, #400]	; (8001e14 <Main_Setup+0x834>)
 8001c82:	861a      	strh	r2, [r3, #48]	; 0x30
    eeprom_data16[25] = 0x00 << 8 | eeprom_data8[25];
 8001c84:	4b64      	ldr	r3, [pc, #400]	; (8001e18 <Main_Setup+0x838>)
 8001c86:	7e5b      	ldrb	r3, [r3, #25]
 8001c88:	b29a      	uxth	r2, r3
 8001c8a:	4b62      	ldr	r3, [pc, #392]	; (8001e14 <Main_Setup+0x834>)
 8001c8c:	865a      	strh	r2, [r3, #50]	; 0x32
    eeprom_data16[26] = 0x00 << 8 | eeprom_data8[26];
 8001c8e:	4b62      	ldr	r3, [pc, #392]	; (8001e18 <Main_Setup+0x838>)
 8001c90:	7e9b      	ldrb	r3, [r3, #26]
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	4b5f      	ldr	r3, [pc, #380]	; (8001e14 <Main_Setup+0x834>)
 8001c96:	869a      	strh	r2, [r3, #52]	; 0x34
    eeprom_data16[27] = 0x00 << 8 | eeprom_data8[27];
 8001c98:	4b5f      	ldr	r3, [pc, #380]	; (8001e18 <Main_Setup+0x838>)
 8001c9a:	7edb      	ldrb	r3, [r3, #27]
 8001c9c:	b29a      	uxth	r2, r3
 8001c9e:	4b5d      	ldr	r3, [pc, #372]	; (8001e14 <Main_Setup+0x834>)
 8001ca0:	86da      	strh	r2, [r3, #54]	; 0x36
    eeprom_data16[28] = 0x00 << 8 | eeprom_data8[28];
 8001ca2:	4b5d      	ldr	r3, [pc, #372]	; (8001e18 <Main_Setup+0x838>)
 8001ca4:	7f1b      	ldrb	r3, [r3, #28]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	4b5a      	ldr	r3, [pc, #360]	; (8001e14 <Main_Setup+0x834>)
 8001caa:	871a      	strh	r2, [r3, #56]	; 0x38
    eeprom_data16[29] = 0x00 << 8 | eeprom_data8[29];
 8001cac:	4b5a      	ldr	r3, [pc, #360]	; (8001e18 <Main_Setup+0x838>)
 8001cae:	7f5b      	ldrb	r3, [r3, #29]
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	4b58      	ldr	r3, [pc, #352]	; (8001e14 <Main_Setup+0x834>)
 8001cb4:	875a      	strh	r2, [r3, #58]	; 0x3a
    eeprom_data16[30] = 0x00 << 8 | eeprom_data8[30];
 8001cb6:	4b58      	ldr	r3, [pc, #352]	; (8001e18 <Main_Setup+0x838>)
 8001cb8:	7f9b      	ldrb	r3, [r3, #30]
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	4b55      	ldr	r3, [pc, #340]	; (8001e14 <Main_Setup+0x834>)
 8001cbe:	879a      	strh	r2, [r3, #60]	; 0x3c
	eeprom_data16[31] = 0x00 << 8 | eeprom_data8[31];
 8001cc0:	4b55      	ldr	r3, [pc, #340]	; (8001e18 <Main_Setup+0x838>)
 8001cc2:	7fdb      	ldrb	r3, [r3, #31]
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	4b53      	ldr	r3, [pc, #332]	; (8001e14 <Main_Setup+0x834>)
 8001cc8:	87da      	strh	r2, [r3, #62]	; 0x3e

	if( eeprom_data8[31] == 92 && eeprom_data8[28] == 1 && eeprom_data8[29] == 130 && eeprom_data8[30] == 131 )
 8001cca:	4b53      	ldr	r3, [pc, #332]	; (8001e18 <Main_Setup+0x838>)
 8001ccc:	7fdb      	ldrb	r3, [r3, #31]
 8001cce:	2b5c      	cmp	r3, #92	; 0x5c
 8001cd0:	f040 81de 	bne.w	8002090 <Main_Setup+0xab0>
 8001cd4:	4b50      	ldr	r3, [pc, #320]	; (8001e18 <Main_Setup+0x838>)
 8001cd6:	7f1b      	ldrb	r3, [r3, #28]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	f040 81d9 	bne.w	8002090 <Main_Setup+0xab0>
 8001cde:	4b4e      	ldr	r3, [pc, #312]	; (8001e18 <Main_Setup+0x838>)
 8001ce0:	7f5b      	ldrb	r3, [r3, #29]
 8001ce2:	2b82      	cmp	r3, #130	; 0x82
 8001ce4:	f040 81d4 	bne.w	8002090 <Main_Setup+0xab0>
 8001ce8:	4b4b      	ldr	r3, [pc, #300]	; (8001e18 <Main_Setup+0x838>)
 8001cea:	7f9b      	ldrb	r3, [r3, #30]
 8001cec:	2b83      	cmp	r3, #131	; 0x83
 8001cee:	f040 81cf 	bne.w	8002090 <Main_Setup+0xab0>
	{
	    sprintf(uartTX, "                                                                                                    ");
 8001cf2:	4a4a      	ldr	r2, [pc, #296]	; (8001e1c <Main_Setup+0x83c>)
 8001cf4:	4b4a      	ldr	r3, [pc, #296]	; (8001e20 <Main_Setup+0x840>)
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	2365      	movs	r3, #101	; 0x65
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	f007 fa79 	bl	80091f4 <memcpy>
	    sprintf(uartTX, "\nValues look good! Saving data to the flash.....!\n");
 8001d02:	4b46      	ldr	r3, [pc, #280]	; (8001e1c <Main_Setup+0x83c>)
 8001d04:	4a47      	ldr	r2, [pc, #284]	; (8001e24 <Main_Setup+0x844>)
 8001d06:	4614      	mov	r4, r2
 8001d08:	469c      	mov	ip, r3
 8001d0a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8001d0e:	4665      	mov	r5, ip
 8001d10:	4626      	mov	r6, r4
 8001d12:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001d14:	6028      	str	r0, [r5, #0]
 8001d16:	6069      	str	r1, [r5, #4]
 8001d18:	60aa      	str	r2, [r5, #8]
 8001d1a:	60eb      	str	r3, [r5, #12]
 8001d1c:	3410      	adds	r4, #16
 8001d1e:	f10c 0c10 	add.w	ip, ip, #16
 8001d22:	4574      	cmp	r4, lr
 8001d24:	d1f3      	bne.n	8001d0e <Main_Setup+0x72e>
 8001d26:	4663      	mov	r3, ip
 8001d28:	4622      	mov	r2, r4
 8001d2a:	8811      	ldrh	r1, [r2, #0]
 8001d2c:	7892      	ldrb	r2, [r2, #2]
 8001d2e:	8019      	strh	r1, [r3, #0]
 8001d30:	709a      	strb	r2, [r3, #2]
	    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8001d32:	2364      	movs	r3, #100	; 0x64
 8001d34:	2265      	movs	r2, #101	; 0x65
 8001d36:	4939      	ldr	r1, [pc, #228]	; (8001e1c <Main_Setup+0x83c>)
 8001d38:	483b      	ldr	r0, [pc, #236]	; (8001e28 <Main_Setup+0x848>)
 8001d3a:	f006 fc73 	bl	8008624 <HAL_UART_Transmit>


		Flash_ErasePage( 0x0803F800 );
 8001d3e:	483b      	ldr	r0, [pc, #236]	; (8001e2c <Main_Setup+0x84c>)
 8001d40:	f7fe ff12 	bl	8000b68 <Flash_ErasePage>
																				// EEPROM Array to Flash
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  0, &eeprom_data16[0]);
 8001d44:	4b33      	ldr	r3, [pc, #204]	; (8001e14 <Main_Setup+0x834>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	4938      	ldr	r1, [pc, #224]	; (8001e2c <Main_Setup+0x84c>)
 8001d4a:	207f      	movs	r0, #127	; 0x7f
 8001d4c:	f7fe ff1b 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  1, &eeprom_data16[1]);
 8001d50:	4b37      	ldr	r3, [pc, #220]	; (8001e30 <Main_Setup+0x850>)
 8001d52:	2201      	movs	r2, #1
 8001d54:	4935      	ldr	r1, [pc, #212]	; (8001e2c <Main_Setup+0x84c>)
 8001d56:	207f      	movs	r0, #127	; 0x7f
 8001d58:	f7fe ff15 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  2, &eeprom_data16[2]);
 8001d5c:	4b35      	ldr	r3, [pc, #212]	; (8001e34 <Main_Setup+0x854>)
 8001d5e:	2202      	movs	r2, #2
 8001d60:	4932      	ldr	r1, [pc, #200]	; (8001e2c <Main_Setup+0x84c>)
 8001d62:	207f      	movs	r0, #127	; 0x7f
 8001d64:	f7fe ff0f 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  3, &eeprom_data16[3]);
 8001d68:	4b33      	ldr	r3, [pc, #204]	; (8001e38 <Main_Setup+0x858>)
 8001d6a:	2203      	movs	r2, #3
 8001d6c:	492f      	ldr	r1, [pc, #188]	; (8001e2c <Main_Setup+0x84c>)
 8001d6e:	207f      	movs	r0, #127	; 0x7f
 8001d70:	f7fe ff09 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  4, &eeprom_data16[4]);
 8001d74:	4b31      	ldr	r3, [pc, #196]	; (8001e3c <Main_Setup+0x85c>)
 8001d76:	2204      	movs	r2, #4
 8001d78:	492c      	ldr	r1, [pc, #176]	; (8001e2c <Main_Setup+0x84c>)
 8001d7a:	207f      	movs	r0, #127	; 0x7f
 8001d7c:	f7fe ff03 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  5, &eeprom_data16[5]);
 8001d80:	4b2f      	ldr	r3, [pc, #188]	; (8001e40 <Main_Setup+0x860>)
 8001d82:	2205      	movs	r2, #5
 8001d84:	4929      	ldr	r1, [pc, #164]	; (8001e2c <Main_Setup+0x84c>)
 8001d86:	207f      	movs	r0, #127	; 0x7f
 8001d88:	f7fe fefd 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  6, &eeprom_data16[6]);
 8001d8c:	4b2d      	ldr	r3, [pc, #180]	; (8001e44 <Main_Setup+0x864>)
 8001d8e:	2206      	movs	r2, #6
 8001d90:	4926      	ldr	r1, [pc, #152]	; (8001e2c <Main_Setup+0x84c>)
 8001d92:	207f      	movs	r0, #127	; 0x7f
 8001d94:	f7fe fef7 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  7, &eeprom_data16[7]);
 8001d98:	4b2b      	ldr	r3, [pc, #172]	; (8001e48 <Main_Setup+0x868>)
 8001d9a:	2207      	movs	r2, #7
 8001d9c:	4923      	ldr	r1, [pc, #140]	; (8001e2c <Main_Setup+0x84c>)
 8001d9e:	207f      	movs	r0, #127	; 0x7f
 8001da0:	f7fe fef1 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  8, &eeprom_data16[8]);
 8001da4:	4b29      	ldr	r3, [pc, #164]	; (8001e4c <Main_Setup+0x86c>)
 8001da6:	2208      	movs	r2, #8
 8001da8:	4920      	ldr	r1, [pc, #128]	; (8001e2c <Main_Setup+0x84c>)
 8001daa:	207f      	movs	r0, #127	; 0x7f
 8001dac:	f7fe feeb 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800,  9, &eeprom_data16[9]);
 8001db0:	4b27      	ldr	r3, [pc, #156]	; (8001e50 <Main_Setup+0x870>)
 8001db2:	2209      	movs	r2, #9
 8001db4:	491d      	ldr	r1, [pc, #116]	; (8001e2c <Main_Setup+0x84c>)
 8001db6:	207f      	movs	r0, #127	; 0x7f
 8001db8:	f7fe fee5 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 10, &eeprom_data16[10]);
 8001dbc:	4b25      	ldr	r3, [pc, #148]	; (8001e54 <Main_Setup+0x874>)
 8001dbe:	220a      	movs	r2, #10
 8001dc0:	491a      	ldr	r1, [pc, #104]	; (8001e2c <Main_Setup+0x84c>)
 8001dc2:	207f      	movs	r0, #127	; 0x7f
 8001dc4:	f7fe fedf 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 11, &eeprom_data16[11]);
 8001dc8:	4b23      	ldr	r3, [pc, #140]	; (8001e58 <Main_Setup+0x878>)
 8001dca:	220b      	movs	r2, #11
 8001dcc:	4917      	ldr	r1, [pc, #92]	; (8001e2c <Main_Setup+0x84c>)
 8001dce:	207f      	movs	r0, #127	; 0x7f
 8001dd0:	f7fe fed9 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 12, &eeprom_data16[12]);
 8001dd4:	4b21      	ldr	r3, [pc, #132]	; (8001e5c <Main_Setup+0x87c>)
 8001dd6:	220c      	movs	r2, #12
 8001dd8:	4914      	ldr	r1, [pc, #80]	; (8001e2c <Main_Setup+0x84c>)
 8001dda:	207f      	movs	r0, #127	; 0x7f
 8001ddc:	f7fe fed3 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 13, &eeprom_data16[13]);
 8001de0:	4b1f      	ldr	r3, [pc, #124]	; (8001e60 <Main_Setup+0x880>)
 8001de2:	220d      	movs	r2, #13
 8001de4:	4911      	ldr	r1, [pc, #68]	; (8001e2c <Main_Setup+0x84c>)
 8001de6:	207f      	movs	r0, #127	; 0x7f
 8001de8:	f7fe fecd 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 14, &eeprom_data16[14]);
 8001dec:	4b1d      	ldr	r3, [pc, #116]	; (8001e64 <Main_Setup+0x884>)
 8001dee:	220e      	movs	r2, #14
 8001df0:	490e      	ldr	r1, [pc, #56]	; (8001e2c <Main_Setup+0x84c>)
 8001df2:	207f      	movs	r0, #127	; 0x7f
 8001df4:	f7fe fec7 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 15, &eeprom_data16[15]);
 8001df8:	4b1b      	ldr	r3, [pc, #108]	; (8001e68 <Main_Setup+0x888>)
 8001dfa:	220f      	movs	r2, #15
 8001dfc:	490b      	ldr	r1, [pc, #44]	; (8001e2c <Main_Setup+0x84c>)
 8001dfe:	207f      	movs	r0, #127	; 0x7f
 8001e00:	f7fe fec1 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 16, &eeprom_data16[16]);
 8001e04:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <Main_Setup+0x88c>)
 8001e06:	2210      	movs	r2, #16
 8001e08:	4908      	ldr	r1, [pc, #32]	; (8001e2c <Main_Setup+0x84c>)
 8001e0a:	207f      	movs	r0, #127	; 0x7f
 8001e0c:	f7fe febb 	bl	8000b86 <Flash_EEPROM_Data_Write>
 8001e10:	e02e      	b.n	8001e70 <Main_Setup+0x890>
 8001e12:	bf00      	nop
 8001e14:	2000007c 	.word	0x2000007c
 8001e18:	2000005c 	.word	0x2000005c
 8001e1c:	20000324 	.word	0x20000324
 8001e20:	080092d4 	.word	0x080092d4
 8001e24:	08009600 	.word	0x08009600
 8001e28:	20000278 	.word	0x20000278
 8001e2c:	0803f800 	.word	0x0803f800
 8001e30:	2000007e 	.word	0x2000007e
 8001e34:	20000080 	.word	0x20000080
 8001e38:	20000082 	.word	0x20000082
 8001e3c:	20000084 	.word	0x20000084
 8001e40:	20000086 	.word	0x20000086
 8001e44:	20000088 	.word	0x20000088
 8001e48:	2000008a 	.word	0x2000008a
 8001e4c:	2000008c 	.word	0x2000008c
 8001e50:	2000008e 	.word	0x2000008e
 8001e54:	20000090 	.word	0x20000090
 8001e58:	20000092 	.word	0x20000092
 8001e5c:	20000094 	.word	0x20000094
 8001e60:	20000096 	.word	0x20000096
 8001e64:	20000098 	.word	0x20000098
 8001e68:	2000009a 	.word	0x2000009a
 8001e6c:	2000009c 	.word	0x2000009c
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 17, &eeprom_data16[17]);
 8001e70:	4b88      	ldr	r3, [pc, #544]	; (8002094 <Main_Setup+0xab4>)
 8001e72:	2211      	movs	r2, #17
 8001e74:	4988      	ldr	r1, [pc, #544]	; (8002098 <Main_Setup+0xab8>)
 8001e76:	207f      	movs	r0, #127	; 0x7f
 8001e78:	f7fe fe85 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 18, &eeprom_data16[18]);
 8001e7c:	4b87      	ldr	r3, [pc, #540]	; (800209c <Main_Setup+0xabc>)
 8001e7e:	2212      	movs	r2, #18
 8001e80:	4985      	ldr	r1, [pc, #532]	; (8002098 <Main_Setup+0xab8>)
 8001e82:	207f      	movs	r0, #127	; 0x7f
 8001e84:	f7fe fe7f 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 19, &eeprom_data16[19]);
 8001e88:	4b85      	ldr	r3, [pc, #532]	; (80020a0 <Main_Setup+0xac0>)
 8001e8a:	2213      	movs	r2, #19
 8001e8c:	4982      	ldr	r1, [pc, #520]	; (8002098 <Main_Setup+0xab8>)
 8001e8e:	207f      	movs	r0, #127	; 0x7f
 8001e90:	f7fe fe79 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 20, &eeprom_data16[20]);
 8001e94:	4b83      	ldr	r3, [pc, #524]	; (80020a4 <Main_Setup+0xac4>)
 8001e96:	2214      	movs	r2, #20
 8001e98:	497f      	ldr	r1, [pc, #508]	; (8002098 <Main_Setup+0xab8>)
 8001e9a:	207f      	movs	r0, #127	; 0x7f
 8001e9c:	f7fe fe73 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 21, &eeprom_data16[21]);
 8001ea0:	4b81      	ldr	r3, [pc, #516]	; (80020a8 <Main_Setup+0xac8>)
 8001ea2:	2215      	movs	r2, #21
 8001ea4:	497c      	ldr	r1, [pc, #496]	; (8002098 <Main_Setup+0xab8>)
 8001ea6:	207f      	movs	r0, #127	; 0x7f
 8001ea8:	f7fe fe6d 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 22, &eeprom_data16[22]);
 8001eac:	4b7f      	ldr	r3, [pc, #508]	; (80020ac <Main_Setup+0xacc>)
 8001eae:	2216      	movs	r2, #22
 8001eb0:	4979      	ldr	r1, [pc, #484]	; (8002098 <Main_Setup+0xab8>)
 8001eb2:	207f      	movs	r0, #127	; 0x7f
 8001eb4:	f7fe fe67 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 23, &eeprom_data16[23]);
 8001eb8:	4b7d      	ldr	r3, [pc, #500]	; (80020b0 <Main_Setup+0xad0>)
 8001eba:	2217      	movs	r2, #23
 8001ebc:	4976      	ldr	r1, [pc, #472]	; (8002098 <Main_Setup+0xab8>)
 8001ebe:	207f      	movs	r0, #127	; 0x7f
 8001ec0:	f7fe fe61 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 24, &eeprom_data16[24]);
 8001ec4:	4b7b      	ldr	r3, [pc, #492]	; (80020b4 <Main_Setup+0xad4>)
 8001ec6:	2218      	movs	r2, #24
 8001ec8:	4973      	ldr	r1, [pc, #460]	; (8002098 <Main_Setup+0xab8>)
 8001eca:	207f      	movs	r0, #127	; 0x7f
 8001ecc:	f7fe fe5b 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 25, &eeprom_data16[25]);
 8001ed0:	4b79      	ldr	r3, [pc, #484]	; (80020b8 <Main_Setup+0xad8>)
 8001ed2:	2219      	movs	r2, #25
 8001ed4:	4970      	ldr	r1, [pc, #448]	; (8002098 <Main_Setup+0xab8>)
 8001ed6:	207f      	movs	r0, #127	; 0x7f
 8001ed8:	f7fe fe55 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 26, &eeprom_data16[26]);
 8001edc:	4b77      	ldr	r3, [pc, #476]	; (80020bc <Main_Setup+0xadc>)
 8001ede:	221a      	movs	r2, #26
 8001ee0:	496d      	ldr	r1, [pc, #436]	; (8002098 <Main_Setup+0xab8>)
 8001ee2:	207f      	movs	r0, #127	; 0x7f
 8001ee4:	f7fe fe4f 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 27, &eeprom_data16[27]);
 8001ee8:	4b75      	ldr	r3, [pc, #468]	; (80020c0 <Main_Setup+0xae0>)
 8001eea:	221b      	movs	r2, #27
 8001eec:	496a      	ldr	r1, [pc, #424]	; (8002098 <Main_Setup+0xab8>)
 8001eee:	207f      	movs	r0, #127	; 0x7f
 8001ef0:	f7fe fe49 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 28, &eeprom_data16[28]);
 8001ef4:	4b73      	ldr	r3, [pc, #460]	; (80020c4 <Main_Setup+0xae4>)
 8001ef6:	221c      	movs	r2, #28
 8001ef8:	4967      	ldr	r1, [pc, #412]	; (8002098 <Main_Setup+0xab8>)
 8001efa:	207f      	movs	r0, #127	; 0x7f
 8001efc:	f7fe fe43 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 29, &eeprom_data16[29]);
 8001f00:	4b71      	ldr	r3, [pc, #452]	; (80020c8 <Main_Setup+0xae8>)
 8001f02:	221d      	movs	r2, #29
 8001f04:	4964      	ldr	r1, [pc, #400]	; (8002098 <Main_Setup+0xab8>)
 8001f06:	207f      	movs	r0, #127	; 0x7f
 8001f08:	f7fe fe3d 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 30, &eeprom_data16[30]);
 8001f0c:	4b6f      	ldr	r3, [pc, #444]	; (80020cc <Main_Setup+0xaec>)
 8001f0e:	221e      	movs	r2, #30
 8001f10:	4961      	ldr	r1, [pc, #388]	; (8002098 <Main_Setup+0xab8>)
 8001f12:	207f      	movs	r0, #127	; 0x7f
 8001f14:	f7fe fe37 	bl	8000b86 <Flash_EEPROM_Data_Write>
		Flash_EEPROM_Data_Write( 127, 0x0803F800, 31, &eeprom_data16[31]);
 8001f18:	4b6d      	ldr	r3, [pc, #436]	; (80020d0 <Main_Setup+0xaf0>)
 8001f1a:	221f      	movs	r2, #31
 8001f1c:	495e      	ldr	r1, [pc, #376]	; (8002098 <Main_Setup+0xab8>)
 8001f1e:	207f      	movs	r0, #127	; 0x7f
 8001f20:	f7fe fe31 	bl	8000b86 <Flash_EEPROM_Data_Write>

		Flash_EEPROM_Data_Read( 127, 0x0803F800, 31, &eeprom_data_test[0]);
 8001f24:	4b6b      	ldr	r3, [pc, #428]	; (80020d4 <Main_Setup+0xaf4>)
 8001f26:	221f      	movs	r2, #31
 8001f28:	495b      	ldr	r1, [pc, #364]	; (8002098 <Main_Setup+0xab8>)
 8001f2a:	207f      	movs	r0, #127	; 0x7f
 8001f2c:	f7fe fe57 	bl	8000bde <Flash_EEPROM_Data_Read>

		if( eeprom_data_test[0] == 92 && eeprom_data8[28] == 1 && eeprom_data8[29] == 130 && eeprom_data8[30] == 131 )
 8001f30:	4b68      	ldr	r3, [pc, #416]	; (80020d4 <Main_Setup+0xaf4>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b5c      	cmp	r3, #92	; 0x5c
 8001f36:	d122      	bne.n	8001f7e <Main_Setup+0x99e>
 8001f38:	4b67      	ldr	r3, [pc, #412]	; (80020d8 <Main_Setup+0xaf8>)
 8001f3a:	7f1b      	ldrb	r3, [r3, #28]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d11e      	bne.n	8001f7e <Main_Setup+0x99e>
 8001f40:	4b65      	ldr	r3, [pc, #404]	; (80020d8 <Main_Setup+0xaf8>)
 8001f42:	7f5b      	ldrb	r3, [r3, #29]
 8001f44:	2b82      	cmp	r3, #130	; 0x82
 8001f46:	d11a      	bne.n	8001f7e <Main_Setup+0x99e>
 8001f48:	4b63      	ldr	r3, [pc, #396]	; (80020d8 <Main_Setup+0xaf8>)
 8001f4a:	7f9b      	ldrb	r3, [r3, #30]
 8001f4c:	2b83      	cmp	r3, #131	; 0x83
 8001f4e:	d116      	bne.n	8001f7e <Main_Setup+0x99e>
		{
			sprintf(uartTX, "                                                                                                    ");
 8001f50:	4a62      	ldr	r2, [pc, #392]	; (80020dc <Main_Setup+0xafc>)
 8001f52:	4b63      	ldr	r3, [pc, #396]	; (80020e0 <Main_Setup+0xb00>)
 8001f54:	4610      	mov	r0, r2
 8001f56:	4619      	mov	r1, r3
 8001f58:	2365      	movs	r3, #101	; 0x65
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	f007 f94a 	bl	80091f4 <memcpy>
			sprintf(uartTX, "\nSetup is done! Everything is looks OKAY! All data is saved to the flash! Reset!\n");
 8001f60:	4a5e      	ldr	r2, [pc, #376]	; (80020dc <Main_Setup+0xafc>)
 8001f62:	4b60      	ldr	r3, [pc, #384]	; (80020e4 <Main_Setup+0xb04>)
 8001f64:	4610      	mov	r0, r2
 8001f66:	4619      	mov	r1, r3
 8001f68:	2352      	movs	r3, #82	; 0x52
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	f007 f942 	bl	80091f4 <memcpy>
			HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8001f70:	2364      	movs	r3, #100	; 0x64
 8001f72:	2265      	movs	r2, #101	; 0x65
 8001f74:	4959      	ldr	r1, [pc, #356]	; (80020dc <Main_Setup+0xafc>)
 8001f76:	485c      	ldr	r0, [pc, #368]	; (80020e8 <Main_Setup+0xb08>)
 8001f78:	f006 fb54 	bl	8008624 <HAL_UART_Transmit>
 8001f7c:	e088      	b.n	8002090 <Main_Setup+0xab0>
		}
		else if( eeprom_data_test[0] == 92 && eeprom_data8[28] != 1 && eeprom_data8[29] != 130 && eeprom_data8[30] != 131 )
 8001f7e:	4b55      	ldr	r3, [pc, #340]	; (80020d4 <Main_Setup+0xaf4>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b5c      	cmp	r3, #92	; 0x5c
 8001f84:	d136      	bne.n	8001ff4 <Main_Setup+0xa14>
 8001f86:	4b54      	ldr	r3, [pc, #336]	; (80020d8 <Main_Setup+0xaf8>)
 8001f88:	7f1b      	ldrb	r3, [r3, #28]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d032      	beq.n	8001ff4 <Main_Setup+0xa14>
 8001f8e:	4b52      	ldr	r3, [pc, #328]	; (80020d8 <Main_Setup+0xaf8>)
 8001f90:	7f5b      	ldrb	r3, [r3, #29]
 8001f92:	2b82      	cmp	r3, #130	; 0x82
 8001f94:	d02e      	beq.n	8001ff4 <Main_Setup+0xa14>
 8001f96:	4b50      	ldr	r3, [pc, #320]	; (80020d8 <Main_Setup+0xaf8>)
 8001f98:	7f9b      	ldrb	r3, [r3, #30]
 8001f9a:	2b83      	cmp	r3, #131	; 0x83
 8001f9c:	d02a      	beq.n	8001ff4 <Main_Setup+0xa14>
		{
		    sprintf(uartTX, "                                                                                                    ");
 8001f9e:	4a4f      	ldr	r2, [pc, #316]	; (80020dc <Main_Setup+0xafc>)
 8001fa0:	4b4f      	ldr	r3, [pc, #316]	; (80020e0 <Main_Setup+0xb00>)
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	2365      	movs	r3, #101	; 0x65
 8001fa8:	461a      	mov	r2, r3
 8001faa:	f007 f923 	bl	80091f4 <memcpy>
		    sprintf(uartTX, "\nSetup is NOT done! Gyro axises are useless! Re-do the setup!\n");
 8001fae:	4b4b      	ldr	r3, [pc, #300]	; (80020dc <Main_Setup+0xafc>)
 8001fb0:	4a4e      	ldr	r2, [pc, #312]	; (80020ec <Main_Setup+0xb0c>)
 8001fb2:	4615      	mov	r5, r2
 8001fb4:	469c      	mov	ip, r3
 8001fb6:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8001fba:	4664      	mov	r4, ip
 8001fbc:	462e      	mov	r6, r5
 8001fbe:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001fc0:	6020      	str	r0, [r4, #0]
 8001fc2:	6061      	str	r1, [r4, #4]
 8001fc4:	60a2      	str	r2, [r4, #8]
 8001fc6:	60e3      	str	r3, [r4, #12]
 8001fc8:	3510      	adds	r5, #16
 8001fca:	f10c 0c10 	add.w	ip, ip, #16
 8001fce:	4575      	cmp	r5, lr
 8001fd0:	d1f3      	bne.n	8001fba <Main_Setup+0x9da>
 8001fd2:	4664      	mov	r4, ip
 8001fd4:	462b      	mov	r3, r5
 8001fd6:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001fd8:	6020      	str	r0, [r4, #0]
 8001fda:	6061      	str	r1, [r4, #4]
 8001fdc:	60a2      	str	r2, [r4, #8]
 8001fde:	881a      	ldrh	r2, [r3, #0]
 8001fe0:	789b      	ldrb	r3, [r3, #2]
 8001fe2:	81a2      	strh	r2, [r4, #12]
 8001fe4:	73a3      	strb	r3, [r4, #14]
		    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8001fe6:	2364      	movs	r3, #100	; 0x64
 8001fe8:	2265      	movs	r2, #101	; 0x65
 8001fea:	493c      	ldr	r1, [pc, #240]	; (80020dc <Main_Setup+0xafc>)
 8001fec:	483e      	ldr	r0, [pc, #248]	; (80020e8 <Main_Setup+0xb08>)
 8001fee:	f006 fb19 	bl	8008624 <HAL_UART_Transmit>
 8001ff2:	e04d      	b.n	8002090 <Main_Setup+0xab0>

//			Flash_ErasePage( 0x0803F800 );
		}
		else if( eeprom_data_test[0] != 92 && eeprom_data8[28] == 1 && eeprom_data8[29] == 130 && eeprom_data8[30] == 131 )
 8001ff4:	4b37      	ldr	r3, [pc, #220]	; (80020d4 <Main_Setup+0xaf4>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b5c      	cmp	r3, #92	; 0x5c
 8001ffa:	d022      	beq.n	8002042 <Main_Setup+0xa62>
 8001ffc:	4b36      	ldr	r3, [pc, #216]	; (80020d8 <Main_Setup+0xaf8>)
 8001ffe:	7f1b      	ldrb	r3, [r3, #28]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d11e      	bne.n	8002042 <Main_Setup+0xa62>
 8002004:	4b34      	ldr	r3, [pc, #208]	; (80020d8 <Main_Setup+0xaf8>)
 8002006:	7f5b      	ldrb	r3, [r3, #29]
 8002008:	2b82      	cmp	r3, #130	; 0x82
 800200a:	d11a      	bne.n	8002042 <Main_Setup+0xa62>
 800200c:	4b32      	ldr	r3, [pc, #200]	; (80020d8 <Main_Setup+0xaf8>)
 800200e:	7f9b      	ldrb	r3, [r3, #30]
 8002010:	2b83      	cmp	r3, #131	; 0x83
 8002012:	d116      	bne.n	8002042 <Main_Setup+0xa62>
		{
		    sprintf(uartTX, "                                                                                                    ");
 8002014:	4a31      	ldr	r2, [pc, #196]	; (80020dc <Main_Setup+0xafc>)
 8002016:	4b32      	ldr	r3, [pc, #200]	; (80020e0 <Main_Setup+0xb00>)
 8002018:	4610      	mov	r0, r2
 800201a:	4619      	mov	r1, r3
 800201c:	2365      	movs	r3, #101	; 0x65
 800201e:	461a      	mov	r2, r3
 8002020:	f007 f8e8 	bl	80091f4 <memcpy>
		    sprintf(uartTX, "\nSetup is NOT done! Writing and/or reading functions are useless!\n");
 8002024:	4a2d      	ldr	r2, [pc, #180]	; (80020dc <Main_Setup+0xafc>)
 8002026:	4b32      	ldr	r3, [pc, #200]	; (80020f0 <Main_Setup+0xb10>)
 8002028:	4610      	mov	r0, r2
 800202a:	4619      	mov	r1, r3
 800202c:	2343      	movs	r3, #67	; 0x43
 800202e:	461a      	mov	r2, r3
 8002030:	f007 f8e0 	bl	80091f4 <memcpy>
		    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002034:	2364      	movs	r3, #100	; 0x64
 8002036:	2265      	movs	r2, #101	; 0x65
 8002038:	4928      	ldr	r1, [pc, #160]	; (80020dc <Main_Setup+0xafc>)
 800203a:	482b      	ldr	r0, [pc, #172]	; (80020e8 <Main_Setup+0xb08>)
 800203c:	f006 faf2 	bl	8008624 <HAL_UART_Transmit>
 8002040:	e026      	b.n	8002090 <Main_Setup+0xab0>

//			Flash_ErasePage( 0x0803F800 );
		}
		else
		{
		    sprintf(uartTX, "                                                                                                    ");
 8002042:	4a26      	ldr	r2, [pc, #152]	; (80020dc <Main_Setup+0xafc>)
 8002044:	4b26      	ldr	r3, [pc, #152]	; (80020e0 <Main_Setup+0xb00>)
 8002046:	4610      	mov	r0, r2
 8002048:	4619      	mov	r1, r3
 800204a:	2365      	movs	r3, #101	; 0x65
 800204c:	461a      	mov	r2, r3
 800204e:	f007 f8d1 	bl	80091f4 <memcpy>
		    sprintf(uartTX, "\nSetup is NOT done! Re-do the setup!\n");
 8002052:	4b22      	ldr	r3, [pc, #136]	; (80020dc <Main_Setup+0xafc>)
 8002054:	4a27      	ldr	r2, [pc, #156]	; (80020f4 <Main_Setup+0xb14>)
 8002056:	4614      	mov	r4, r2
 8002058:	469c      	mov	ip, r3
 800205a:	f104 0e20 	add.w	lr, r4, #32
 800205e:	4665      	mov	r5, ip
 8002060:	4626      	mov	r6, r4
 8002062:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002064:	6028      	str	r0, [r5, #0]
 8002066:	6069      	str	r1, [r5, #4]
 8002068:	60aa      	str	r2, [r5, #8]
 800206a:	60eb      	str	r3, [r5, #12]
 800206c:	3410      	adds	r4, #16
 800206e:	f10c 0c10 	add.w	ip, ip, #16
 8002072:	4574      	cmp	r4, lr
 8002074:	d1f3      	bne.n	800205e <Main_Setup+0xa7e>
 8002076:	4663      	mov	r3, ip
 8002078:	4622      	mov	r2, r4
 800207a:	6810      	ldr	r0, [r2, #0]
 800207c:	6018      	str	r0, [r3, #0]
 800207e:	8892      	ldrh	r2, [r2, #4]
 8002080:	809a      	strh	r2, [r3, #4]
		    HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002082:	2364      	movs	r3, #100	; 0x64
 8002084:	2265      	movs	r2, #101	; 0x65
 8002086:	4915      	ldr	r1, [pc, #84]	; (80020dc <Main_Setup+0xafc>)
 8002088:	4817      	ldr	r0, [pc, #92]	; (80020e8 <Main_Setup+0xb08>)
 800208a:	f006 facb 	bl	8008624 <HAL_UART_Transmit>

//			Flash_ErasePage( 0x0803F800 );
		}
	}
}
 800208e:	e7ff      	b.n	8002090 <Main_Setup+0xab0>
 8002090:	bf00      	nop
 8002092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002094:	2000009e 	.word	0x2000009e
 8002098:	0803f800 	.word	0x0803f800
 800209c:	200000a0 	.word	0x200000a0
 80020a0:	200000a2 	.word	0x200000a2
 80020a4:	200000a4 	.word	0x200000a4
 80020a8:	200000a6 	.word	0x200000a6
 80020ac:	200000a8 	.word	0x200000a8
 80020b0:	200000aa 	.word	0x200000aa
 80020b4:	200000ac 	.word	0x200000ac
 80020b8:	200000ae 	.word	0x200000ae
 80020bc:	200000b0 	.word	0x200000b0
 80020c0:	200000b2 	.word	0x200000b2
 80020c4:	200000b4 	.word	0x200000b4
 80020c8:	200000b6 	.word	0x200000b6
 80020cc:	200000b8 	.word	0x200000b8
 80020d0:	200000ba 	.word	0x200000ba
 80020d4:	2000039c 	.word	0x2000039c
 80020d8:	2000005c 	.word	0x2000005c
 80020dc:	20000324 	.word	0x20000324
 80020e0:	080092d4 	.word	0x080092d4
 80020e4:	08009634 	.word	0x08009634
 80020e8:	20000278 	.word	0x20000278
 80020ec:	08009688 	.word	0x08009688
 80020f0:	080096c8 	.word	0x080096c8
 80020f4:	0800970c 	.word	0x0800970c

080020f8 <Setup_Gyro_Signalen>:

void Setup_Gyro_Signalen()
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
	L3GD20H_Read_Gyro_RAW_Outputs();
 80020fc:	f7fe ffee 	bl	80010dc <L3GD20H_Read_Gyro_RAW_Outputs>

	gyro_roll  = gX_Raw;
 8002100:	4b22      	ldr	r3, [pc, #136]	; (800218c <Setup_Gyro_Signalen+0x94>)
 8002102:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002106:	ee07 3a90 	vmov	s15, r3
 800210a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800210e:	4b20      	ldr	r3, [pc, #128]	; (8002190 <Setup_Gyro_Signalen+0x98>)
 8002110:	edc3 7a00 	vstr	s15, [r3]
	gyro_pitch = gY_Raw;
 8002114:	4b1f      	ldr	r3, [pc, #124]	; (8002194 <Setup_Gyro_Signalen+0x9c>)
 8002116:	f9b3 3000 	ldrsh.w	r3, [r3]
 800211a:	ee07 3a90 	vmov	s15, r3
 800211e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002122:	4b1d      	ldr	r3, [pc, #116]	; (8002198 <Setup_Gyro_Signalen+0xa0>)
 8002124:	edc3 7a00 	vstr	s15, [r3]
	gyro_yaw   = gZ_Raw;
 8002128:	4b1c      	ldr	r3, [pc, #112]	; (800219c <Setup_Gyro_Signalen+0xa4>)
 800212a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800212e:	ee07 3a90 	vmov	s15, r3
 8002132:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002136:	4b1a      	ldr	r3, [pc, #104]	; (80021a0 <Setup_Gyro_Signalen+0xa8>)
 8002138:	edc3 7a00 	vstr	s15, [r3]

	if(cal_int == 2000)							//Only compensate after the calibration
 800213c:	4b19      	ldr	r3, [pc, #100]	; (80021a4 <Setup_Gyro_Signalen+0xac>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002144:	d120      	bne.n	8002188 <Setup_Gyro_Signalen+0x90>
	{
		gyro_roll  -= gyro_roll_cal;
 8002146:	4b12      	ldr	r3, [pc, #72]	; (8002190 <Setup_Gyro_Signalen+0x98>)
 8002148:	ed93 7a00 	vldr	s14, [r3]
 800214c:	4b16      	ldr	r3, [pc, #88]	; (80021a8 <Setup_Gyro_Signalen+0xb0>)
 800214e:	edd3 7a00 	vldr	s15, [r3]
 8002152:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002156:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <Setup_Gyro_Signalen+0x98>)
 8002158:	edc3 7a00 	vstr	s15, [r3]
		gyro_pitch -= gyro_pitch_cal;
 800215c:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <Setup_Gyro_Signalen+0xa0>)
 800215e:	ed93 7a00 	vldr	s14, [r3]
 8002162:	4b12      	ldr	r3, [pc, #72]	; (80021ac <Setup_Gyro_Signalen+0xb4>)
 8002164:	edd3 7a00 	vldr	s15, [r3]
 8002168:	ee77 7a67 	vsub.f32	s15, s14, s15
 800216c:	4b0a      	ldr	r3, [pc, #40]	; (8002198 <Setup_Gyro_Signalen+0xa0>)
 800216e:	edc3 7a00 	vstr	s15, [r3]
		gyro_yaw   -= gyro_yaw_cal;
 8002172:	4b0b      	ldr	r3, [pc, #44]	; (80021a0 <Setup_Gyro_Signalen+0xa8>)
 8002174:	ed93 7a00 	vldr	s14, [r3]
 8002178:	4b0d      	ldr	r3, [pc, #52]	; (80021b0 <Setup_Gyro_Signalen+0xb8>)
 800217a:	edd3 7a00 	vldr	s15, [r3]
 800217e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002182:	4b07      	ldr	r3, [pc, #28]	; (80021a0 <Setup_Gyro_Signalen+0xa8>)
 8002184:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8002188:	bf00      	nop
 800218a:	bd80      	pop	{r7, pc}
 800218c:	20000406 	.word	0x20000406
 8002190:	20000410 	.word	0x20000410
 8002194:	20000404 	.word	0x20000404
 8002198:	200003f0 	.word	0x200003f0
 800219c:	200003e8 	.word	0x200003e8
 80021a0:	200003f8 	.word	0x200003f8
 80021a4:	2000002c 	.word	0x2000002c
 80021a8:	2000038c 	.word	0x2000038c
 80021ac:	200003b8 	.word	0x200003b8
 80021b0:	20000398 	.word	0x20000398
 80021b4:	00000000 	.word	0x00000000

080021b8 <Check_Gyro_Axes>:

void Check_Gyro_Axes( uint8_t movement )
{
 80021b8:	b5b0      	push	{r4, r5, r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	71fb      	strb	r3, [r7, #7]
	uint8_t trigger_axis = 0;
 80021c2:	2300      	movs	r3, #0
 80021c4:	77fb      	strb	r3, [r7, #31]
	float gyro_angle_roll, gyro_angle_pitch, gyro_angle_yaw;

	//Reset all axes
	gyro_angle_roll = 0;
 80021c6:	f04f 0300 	mov.w	r3, #0
 80021ca:	61bb      	str	r3, [r7, #24]
	gyro_angle_pitch = 0;
 80021cc:	f04f 0300 	mov.w	r3, #0
 80021d0:	617b      	str	r3, [r7, #20]
	gyro_angle_yaw = 0;
 80021d2:	f04f 0300 	mov.w	r3, #0
 80021d6:	613b      	str	r3, [r7, #16]

	Setup_Gyro_Signalen();
 80021d8:	f7ff ff8e 	bl	80020f8 <Setup_Gyro_Signalen>

	unsigned int i = 10000;
 80021dc:	f242 7310 	movw	r3, #10000	; 0x2710
 80021e0:	60fb      	str	r3, [r7, #12]
	while( gyro_angle_roll > -30 && gyro_angle_roll < 30 && gyro_angle_pitch > -30 && gyro_angle_pitch < 30 && gyro_angle_yaw > -30 && gyro_angle_yaw < 30 )
 80021e2:	e05b      	b.n	800229c <Check_Gyro_Axes+0xe4>
	{
		Setup_Gyro_Signalen();
 80021e4:	f7ff ff88 	bl	80020f8 <Setup_Gyro_Signalen>
		i--;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	3b01      	subs	r3, #1
 80021ec:	60fb      	str	r3, [r7, #12]

		gyro_angle_roll += gyro_roll * 0.00007;              //0.00007 = 17.5 (md/s) / 250(Hz)
 80021ee:	69b8      	ldr	r0, [r7, #24]
 80021f0:	f7fe f94e 	bl	8000490 <__aeabi_f2d>
 80021f4:	4604      	mov	r4, r0
 80021f6:	460d      	mov	r5, r1
 80021f8:	4bc3      	ldr	r3, [pc, #780]	; (8002508 <Check_Gyro_Axes+0x350>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe f947 	bl	8000490 <__aeabi_f2d>
 8002202:	a3bf      	add	r3, pc, #764	; (adr r3, 8002500 <Check_Gyro_Axes+0x348>)
 8002204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002208:	f7fe f99a 	bl	8000540 <__aeabi_dmul>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4620      	mov	r0, r4
 8002212:	4629      	mov	r1, r5
 8002214:	f7fd ffde 	bl	80001d4 <__adddf3>
 8002218:	4603      	mov	r3, r0
 800221a:	460c      	mov	r4, r1
 800221c:	4618      	mov	r0, r3
 800221e:	4621      	mov	r1, r4
 8002220:	f7fe fba0 	bl	8000964 <__aeabi_d2f>
 8002224:	4603      	mov	r3, r0
 8002226:	61bb      	str	r3, [r7, #24]
		gyro_angle_pitch += gyro_pitch * 0.00007;
 8002228:	6978      	ldr	r0, [r7, #20]
 800222a:	f7fe f931 	bl	8000490 <__aeabi_f2d>
 800222e:	4604      	mov	r4, r0
 8002230:	460d      	mov	r5, r1
 8002232:	4bb6      	ldr	r3, [pc, #728]	; (800250c <Check_Gyro_Axes+0x354>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7fe f92a 	bl	8000490 <__aeabi_f2d>
 800223c:	a3b0      	add	r3, pc, #704	; (adr r3, 8002500 <Check_Gyro_Axes+0x348>)
 800223e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002242:	f7fe f97d 	bl	8000540 <__aeabi_dmul>
 8002246:	4602      	mov	r2, r0
 8002248:	460b      	mov	r3, r1
 800224a:	4620      	mov	r0, r4
 800224c:	4629      	mov	r1, r5
 800224e:	f7fd ffc1 	bl	80001d4 <__adddf3>
 8002252:	4603      	mov	r3, r0
 8002254:	460c      	mov	r4, r1
 8002256:	4618      	mov	r0, r3
 8002258:	4621      	mov	r1, r4
 800225a:	f7fe fb83 	bl	8000964 <__aeabi_d2f>
 800225e:	4603      	mov	r3, r0
 8002260:	617b      	str	r3, [r7, #20]
		gyro_angle_yaw += gyro_yaw * 0.00007;
 8002262:	6938      	ldr	r0, [r7, #16]
 8002264:	f7fe f914 	bl	8000490 <__aeabi_f2d>
 8002268:	4604      	mov	r4, r0
 800226a:	460d      	mov	r5, r1
 800226c:	4ba8      	ldr	r3, [pc, #672]	; (8002510 <Check_Gyro_Axes+0x358>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4618      	mov	r0, r3
 8002272:	f7fe f90d 	bl	8000490 <__aeabi_f2d>
 8002276:	a3a2      	add	r3, pc, #648	; (adr r3, 8002500 <Check_Gyro_Axes+0x348>)
 8002278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227c:	f7fe f960 	bl	8000540 <__aeabi_dmul>
 8002280:	4602      	mov	r2, r0
 8002282:	460b      	mov	r3, r1
 8002284:	4620      	mov	r0, r4
 8002286:	4629      	mov	r1, r5
 8002288:	f7fd ffa4 	bl	80001d4 <__adddf3>
 800228c:	4603      	mov	r3, r0
 800228e:	460c      	mov	r4, r1
 8002290:	4618      	mov	r0, r3
 8002292:	4621      	mov	r1, r4
 8002294:	f7fe fb66 	bl	8000964 <__aeabi_d2f>
 8002298:	4603      	mov	r3, r0
 800229a:	613b      	str	r3, [r7, #16]
	while( gyro_angle_roll > -30 && gyro_angle_roll < 30 && gyro_angle_pitch > -30 && gyro_angle_pitch < 30 && gyro_angle_yaw > -30 && gyro_angle_yaw < 30 )
 800229c:	edd7 7a06 	vldr	s15, [r7, #24]
 80022a0:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80022a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ac:	dd2d      	ble.n	800230a <Check_Gyro_Axes+0x152>
 80022ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80022b2:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80022b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022be:	d524      	bpl.n	800230a <Check_Gyro_Axes+0x152>
 80022c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80022c4:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80022c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d0:	dd1b      	ble.n	800230a <Check_Gyro_Axes+0x152>
 80022d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80022d6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80022da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022e2:	d512      	bpl.n	800230a <Check_Gyro_Axes+0x152>
 80022e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80022e8:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80022ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f4:	dd09      	ble.n	800230a <Check_Gyro_Axes+0x152>
 80022f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80022fa:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80022fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002306:	f53f af6d 	bmi.w	80021e4 <Check_Gyro_Axes+0x2c>
//		HAL_Delay( 4 );	 //Loop is running @ 250Hz. +/-300us is used for communication with the gyro
	}


	//Assign the moved axis to the corresponding function (pitch, roll, yaw)
	if(( gyro_angle_roll < -30 || gyro_angle_roll > 30 ) && gyro_angle_pitch > -30 && gyro_angle_pitch < 30 && gyro_angle_yaw > -30 && gyro_angle_yaw < 30 )
 800230a:	edd7 7a06 	vldr	s15, [r7, #24]
 800230e:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8002312:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800231a:	d408      	bmi.n	800232e <Check_Gyro_Axes+0x176>
 800231c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002320:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002324:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800232c:	dd36      	ble.n	800239c <Check_Gyro_Axes+0x1e4>
 800232e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002332:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8002336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800233a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233e:	dd2d      	ble.n	800239c <Check_Gyro_Axes+0x1e4>
 8002340:	edd7 7a05 	vldr	s15, [r7, #20]
 8002344:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002348:	eef4 7ac7 	vcmpe.f32	s15, s14
 800234c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002350:	d524      	bpl.n	800239c <Check_Gyro_Axes+0x1e4>
 8002352:	edd7 7a04 	vldr	s15, [r7, #16]
 8002356:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 800235a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800235e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002362:	dd1b      	ble.n	800239c <Check_Gyro_Axes+0x1e4>
 8002364:	edd7 7a04 	vldr	s15, [r7, #16]
 8002368:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800236c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002374:	d512      	bpl.n	800239c <Check_Gyro_Axes+0x1e4>
	{
		gyro_check_byte |= 0b00000001;
 8002376:	4b67      	ldr	r3, [pc, #412]	; (8002514 <Check_Gyro_Axes+0x35c>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	f043 0301 	orr.w	r3, r3, #1
 800237e:	b2da      	uxtb	r2, r3
 8002380:	4b64      	ldr	r3, [pc, #400]	; (8002514 <Check_Gyro_Axes+0x35c>)
 8002382:	701a      	strb	r2, [r3, #0]
		if( gyro_angle_roll < 0 )	{	trigger_axis = 0b10000001;	}
 8002384:	edd7 7a06 	vldr	s15, [r7, #24]
 8002388:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800238c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002390:	d502      	bpl.n	8002398 <Check_Gyro_Axes+0x1e0>
 8002392:	2381      	movs	r3, #129	; 0x81
 8002394:	77fb      	strb	r3, [r7, #31]
 8002396:	e001      	b.n	800239c <Check_Gyro_Axes+0x1e4>
		else	{	trigger_axis = 0b00000001;	}
 8002398:	2301      	movs	r3, #1
 800239a:	77fb      	strb	r3, [r7, #31]
	}

	if(( gyro_angle_pitch < -30 || gyro_angle_pitch > 30 ) && gyro_angle_roll > -30 && gyro_angle_roll < 30 && gyro_angle_yaw > -30 && gyro_angle_yaw < 30 )
 800239c:	edd7 7a05 	vldr	s15, [r7, #20]
 80023a0:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80023a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ac:	d408      	bmi.n	80023c0 <Check_Gyro_Axes+0x208>
 80023ae:	edd7 7a05 	vldr	s15, [r7, #20]
 80023b2:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80023b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023be:	dd36      	ble.n	800242e <Check_Gyro_Axes+0x276>
 80023c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80023c4:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80023c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d0:	dd2d      	ble.n	800242e <Check_Gyro_Axes+0x276>
 80023d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80023d6:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80023da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e2:	d524      	bpl.n	800242e <Check_Gyro_Axes+0x276>
 80023e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80023e8:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 80023ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f4:	dd1b      	ble.n	800242e <Check_Gyro_Axes+0x276>
 80023f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80023fa:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80023fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002406:	d512      	bpl.n	800242e <Check_Gyro_Axes+0x276>
	{
		gyro_check_byte |= 0b00000010;
 8002408:	4b42      	ldr	r3, [pc, #264]	; (8002514 <Check_Gyro_Axes+0x35c>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	f043 0302 	orr.w	r3, r3, #2
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4b40      	ldr	r3, [pc, #256]	; (8002514 <Check_Gyro_Axes+0x35c>)
 8002414:	701a      	strb	r2, [r3, #0]
		if( gyro_angle_pitch < 0 )	{	trigger_axis = 0b10000010;	}
 8002416:	edd7 7a05 	vldr	s15, [r7, #20]
 800241a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800241e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002422:	d502      	bpl.n	800242a <Check_Gyro_Axes+0x272>
 8002424:	2382      	movs	r3, #130	; 0x82
 8002426:	77fb      	strb	r3, [r7, #31]
 8002428:	e001      	b.n	800242e <Check_Gyro_Axes+0x276>
		else	{	trigger_axis = 0b00000010;	}
 800242a:	2302      	movs	r3, #2
 800242c:	77fb      	strb	r3, [r7, #31]
	}

	if(( gyro_angle_yaw < -30 || gyro_angle_yaw > 30 ) && gyro_angle_roll > -30 && gyro_angle_roll < 30 && gyro_angle_pitch > -30 && gyro_angle_pitch < 30 )
 800242e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002432:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8002436:	eef4 7ac7 	vcmpe.f32	s15, s14
 800243a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800243e:	d408      	bmi.n	8002452 <Check_Gyro_Axes+0x29a>
 8002440:	edd7 7a04 	vldr	s15, [r7, #16]
 8002444:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002448:	eef4 7ac7 	vcmpe.f32	s15, s14
 800244c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002450:	dd36      	ble.n	80024c0 <Check_Gyro_Axes+0x308>
 8002452:	edd7 7a06 	vldr	s15, [r7, #24]
 8002456:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 800245a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800245e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002462:	dd2d      	ble.n	80024c0 <Check_Gyro_Axes+0x308>
 8002464:	edd7 7a06 	vldr	s15, [r7, #24]
 8002468:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800246c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002474:	d524      	bpl.n	80024c0 <Check_Gyro_Axes+0x308>
 8002476:	edd7 7a05 	vldr	s15, [r7, #20]
 800247a:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 800247e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002486:	dd1b      	ble.n	80024c0 <Check_Gyro_Axes+0x308>
 8002488:	edd7 7a05 	vldr	s15, [r7, #20]
 800248c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002490:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002498:	d512      	bpl.n	80024c0 <Check_Gyro_Axes+0x308>
	{
		gyro_check_byte |= 0b00000100;
 800249a:	4b1e      	ldr	r3, [pc, #120]	; (8002514 <Check_Gyro_Axes+0x35c>)
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	f043 0304 	orr.w	r3, r3, #4
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	4b1b      	ldr	r3, [pc, #108]	; (8002514 <Check_Gyro_Axes+0x35c>)
 80024a6:	701a      	strb	r2, [r3, #0]
		if( gyro_angle_yaw < 0 )	{	trigger_axis = 0b10000011;	}
 80024a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80024ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b4:	d502      	bpl.n	80024bc <Check_Gyro_Axes+0x304>
 80024b6:	2383      	movs	r3, #131	; 0x83
 80024b8:	77fb      	strb	r3, [r7, #31]
 80024ba:	e001      	b.n	80024c0 <Check_Gyro_Axes+0x308>
		else	{	trigger_axis = 0b00000011;	}
 80024bc:	2303      	movs	r3, #3
 80024be:	77fb      	strb	r3, [r7, #31]
	}

	if( trigger_axis == 0 )
 80024c0:	7ffb      	ldrb	r3, [r7, #31]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d103      	bne.n	80024ce <Check_Gyro_Axes+0x316>
	{
		error = true;
 80024c6:	4b14      	ldr	r3, [pc, #80]	; (8002518 <Check_Gyro_Axes+0x360>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	701a      	strb	r2, [r3, #0]
 80024cc:	e005      	b.n	80024da <Check_Gyro_Axes+0x322>
	}

	else
	if( movement == 1 )	{	roll_axis  = trigger_axis;	}
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d102      	bne.n	80024da <Check_Gyro_Axes+0x322>
 80024d4:	4a11      	ldr	r2, [pc, #68]	; (800251c <Check_Gyro_Axes+0x364>)
 80024d6:	7ffb      	ldrb	r3, [r7, #31]
 80024d8:	7013      	strb	r3, [r2, #0]
	if( movement == 2 )	{	pitch_axis = trigger_axis;	}
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d102      	bne.n	80024e6 <Check_Gyro_Axes+0x32e>
 80024e0:	4a0f      	ldr	r2, [pc, #60]	; (8002520 <Check_Gyro_Axes+0x368>)
 80024e2:	7ffb      	ldrb	r3, [r7, #31]
 80024e4:	7013      	strb	r3, [r2, #0]
	if( movement == 3 )	{	yaw_axis   = trigger_axis;	}
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d102      	bne.n	80024f2 <Check_Gyro_Axes+0x33a>
 80024ec:	4a0d      	ldr	r2, [pc, #52]	; (8002524 <Check_Gyro_Axes+0x36c>)
 80024ee:	7ffb      	ldrb	r3, [r7, #31]
 80024f0:	7013      	strb	r3, [r2, #0]
}
 80024f2:	bf00      	nop
 80024f4:	3720      	adds	r7, #32
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bdb0      	pop	{r4, r5, r7, pc}
 80024fa:	bf00      	nop
 80024fc:	f3af 8000 	nop.w
 8002500:	d7c6fbd2 	.word	0xd7c6fbd2
 8002504:	3f12599e 	.word	0x3f12599e
 8002508:	20000410 	.word	0x20000410
 800250c:	200003f0 	.word	0x200003f0
 8002510:	200003f8 	.word	0x200003f8
 8002514:	200003bd 	.word	0x200003bd
 8002518:	20000058 	.word	0x20000058
 800251c:	200003e1 	.word	0x200003e1
 8002520:	200003e0 	.word	0x200003e0
 8002524:	200003b4 	.word	0x200003b4

08002528 <Register_Min_Max>:

void Register_Min_Max( void )
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
	uint8_t zero = 0;
 800252e:	2300      	movs	r3, #0
 8002530:	73fb      	strb	r3, [r7, #15]
	low_channel_1 = receiver_input_channel_1;
 8002532:	4b6f      	ldr	r3, [pc, #444]	; (80026f0 <Register_Min_Max+0x1c8>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a6f      	ldr	r2, [pc, #444]	; (80026f4 <Register_Min_Max+0x1cc>)
 8002538:	6013      	str	r3, [r2, #0]
	low_channel_2 = receiver_input_channel_2;
 800253a:	4b6f      	ldr	r3, [pc, #444]	; (80026f8 <Register_Min_Max+0x1d0>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a6f      	ldr	r2, [pc, #444]	; (80026fc <Register_Min_Max+0x1d4>)
 8002540:	6013      	str	r3, [r2, #0]
	low_channel_3 = receiver_input_channel_3;
 8002542:	4b6f      	ldr	r3, [pc, #444]	; (8002700 <Register_Min_Max+0x1d8>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a6f      	ldr	r2, [pc, #444]	; (8002704 <Register_Min_Max+0x1dc>)
 8002548:	6013      	str	r3, [r2, #0]
	low_channel_4 = receiver_input_channel_4;
 800254a:	4b6f      	ldr	r3, [pc, #444]	; (8002708 <Register_Min_Max+0x1e0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a6f      	ldr	r2, [pc, #444]	; (800270c <Register_Min_Max+0x1e4>)
 8002550:	6013      	str	r3, [r2, #0]

	while(receiver_input_channel_1 < center_channel_1 + 20 && receiver_input_channel_1 > center_channel_1 - 20)
 8002552:	e009      	b.n	8002568 <Register_Min_Max+0x40>
	{
		for(int i = 10000; i > 0; i-- )	{	}
 8002554:	f242 7310 	movw	r3, #10000	; 0x2710
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	e002      	b.n	8002562 <Register_Min_Max+0x3a>
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	3b01      	subs	r3, #1
 8002560:	60bb      	str	r3, [r7, #8]
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	2b00      	cmp	r3, #0
 8002566:	dcf9      	bgt.n	800255c <Register_Min_Max+0x34>
	while(receiver_input_channel_1 < center_channel_1 + 20 && receiver_input_channel_1 > center_channel_1 - 20)
 8002568:	4b69      	ldr	r3, [pc, #420]	; (8002710 <Register_Min_Max+0x1e8>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f103 0214 	add.w	r2, r3, #20
 8002570:	4b5f      	ldr	r3, [pc, #380]	; (80026f0 <Register_Min_Max+0x1c8>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	429a      	cmp	r2, r3
 8002576:	dd07      	ble.n	8002588 <Register_Min_Max+0x60>
 8002578:	4b65      	ldr	r3, [pc, #404]	; (8002710 <Register_Min_Max+0x1e8>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f1a3 0214 	sub.w	r2, r3, #20
 8002580:	4b5b      	ldr	r3, [pc, #364]	; (80026f0 <Register_Min_Max+0x1c8>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	429a      	cmp	r2, r3
 8002586:	dbe5      	blt.n	8002554 <Register_Min_Max+0x2c>
	}
	
	int k = 20000000;
 8002588:	4b62      	ldr	r3, [pc, #392]	; (8002714 <Register_Min_Max+0x1ec>)
 800258a:	607b      	str	r3, [r7, #4]
	while( k > 0 && zero < 15 )
 800258c:	e0a2      	b.n	80026d4 <Register_Min_Max+0x1ac>
	{
		if(	receiver_input_channel_1 < center_channel_1 + 20 && receiver_input_channel_1 > center_channel_1 - 20)	{	zero |= 0b00000001;	}
 800258e:	4b60      	ldr	r3, [pc, #384]	; (8002710 <Register_Min_Max+0x1e8>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f103 0214 	add.w	r2, r3, #20
 8002596:	4b56      	ldr	r3, [pc, #344]	; (80026f0 <Register_Min_Max+0x1c8>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	429a      	cmp	r2, r3
 800259c:	dd0b      	ble.n	80025b6 <Register_Min_Max+0x8e>
 800259e:	4b5c      	ldr	r3, [pc, #368]	; (8002710 <Register_Min_Max+0x1e8>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f1a3 0214 	sub.w	r2, r3, #20
 80025a6:	4b52      	ldr	r3, [pc, #328]	; (80026f0 <Register_Min_Max+0x1c8>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	429a      	cmp	r2, r3
 80025ac:	da03      	bge.n	80025b6 <Register_Min_Max+0x8e>
 80025ae:	7bfb      	ldrb	r3, [r7, #15]
 80025b0:	f043 0301 	orr.w	r3, r3, #1
 80025b4:	73fb      	strb	r3, [r7, #15]
		if(	receiver_input_channel_2 < center_channel_2 + 20 && receiver_input_channel_2 > center_channel_2 - 20)	{	zero |= 0b00000010;	}
 80025b6:	4b58      	ldr	r3, [pc, #352]	; (8002718 <Register_Min_Max+0x1f0>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f103 0214 	add.w	r2, r3, #20
 80025be:	4b4e      	ldr	r3, [pc, #312]	; (80026f8 <Register_Min_Max+0x1d0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	dd0b      	ble.n	80025de <Register_Min_Max+0xb6>
 80025c6:	4b54      	ldr	r3, [pc, #336]	; (8002718 <Register_Min_Max+0x1f0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f1a3 0214 	sub.w	r2, r3, #20
 80025ce:	4b4a      	ldr	r3, [pc, #296]	; (80026f8 <Register_Min_Max+0x1d0>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	429a      	cmp	r2, r3
 80025d4:	da03      	bge.n	80025de <Register_Min_Max+0xb6>
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	f043 0302 	orr.w	r3, r3, #2
 80025dc:	73fb      	strb	r3, [r7, #15]
		if(	receiver_input_channel_3 < center_channel_3 + 20 && receiver_input_channel_3 > center_channel_3 - 20)	{	zero |= 0b00000100;	}
 80025de:	4b4f      	ldr	r3, [pc, #316]	; (800271c <Register_Min_Max+0x1f4>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f103 0214 	add.w	r2, r3, #20
 80025e6:	4b46      	ldr	r3, [pc, #280]	; (8002700 <Register_Min_Max+0x1d8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	429a      	cmp	r2, r3
 80025ec:	dd0b      	ble.n	8002606 <Register_Min_Max+0xde>
 80025ee:	4b4b      	ldr	r3, [pc, #300]	; (800271c <Register_Min_Max+0x1f4>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f1a3 0214 	sub.w	r2, r3, #20
 80025f6:	4b42      	ldr	r3, [pc, #264]	; (8002700 <Register_Min_Max+0x1d8>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	da03      	bge.n	8002606 <Register_Min_Max+0xde>
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	f043 0304 	orr.w	r3, r3, #4
 8002604:	73fb      	strb	r3, [r7, #15]
		if(	receiver_input_channel_4 < center_channel_4 + 20 && receiver_input_channel_4 > center_channel_4 - 20)	{	zero |= 0b00001000;	}
 8002606:	4b46      	ldr	r3, [pc, #280]	; (8002720 <Register_Min_Max+0x1f8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f103 0214 	add.w	r2, r3, #20
 800260e:	4b3e      	ldr	r3, [pc, #248]	; (8002708 <Register_Min_Max+0x1e0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	429a      	cmp	r2, r3
 8002614:	dd0b      	ble.n	800262e <Register_Min_Max+0x106>
 8002616:	4b42      	ldr	r3, [pc, #264]	; (8002720 <Register_Min_Max+0x1f8>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f1a3 0214 	sub.w	r2, r3, #20
 800261e:	4b3a      	ldr	r3, [pc, #232]	; (8002708 <Register_Min_Max+0x1e0>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	da03      	bge.n	800262e <Register_Min_Max+0x106>
 8002626:	7bfb      	ldrb	r3, [r7, #15]
 8002628:	f043 0308 	orr.w	r3, r3, #8
 800262c:	73fb      	strb	r3, [r7, #15]

		if(	receiver_input_channel_1 < low_channel_1)	{	low_channel_1 = receiver_input_channel_1;	}
 800262e:	4b30      	ldr	r3, [pc, #192]	; (80026f0 <Register_Min_Max+0x1c8>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4b30      	ldr	r3, [pc, #192]	; (80026f4 <Register_Min_Max+0x1cc>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	429a      	cmp	r2, r3
 8002638:	da03      	bge.n	8002642 <Register_Min_Max+0x11a>
 800263a:	4b2d      	ldr	r3, [pc, #180]	; (80026f0 <Register_Min_Max+0x1c8>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a2d      	ldr	r2, [pc, #180]	; (80026f4 <Register_Min_Max+0x1cc>)
 8002640:	6013      	str	r3, [r2, #0]
		if(	receiver_input_channel_2 < low_channel_2)	{	low_channel_2 = receiver_input_channel_2;	}
 8002642:	4b2d      	ldr	r3, [pc, #180]	; (80026f8 <Register_Min_Max+0x1d0>)
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	4b2d      	ldr	r3, [pc, #180]	; (80026fc <Register_Min_Max+0x1d4>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	429a      	cmp	r2, r3
 800264c:	da03      	bge.n	8002656 <Register_Min_Max+0x12e>
 800264e:	4b2a      	ldr	r3, [pc, #168]	; (80026f8 <Register_Min_Max+0x1d0>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a2a      	ldr	r2, [pc, #168]	; (80026fc <Register_Min_Max+0x1d4>)
 8002654:	6013      	str	r3, [r2, #0]
		if(	receiver_input_channel_3 < low_channel_3)	{	low_channel_3 = receiver_input_channel_3;	}
 8002656:	4b2a      	ldr	r3, [pc, #168]	; (8002700 <Register_Min_Max+0x1d8>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	4b2a      	ldr	r3, [pc, #168]	; (8002704 <Register_Min_Max+0x1dc>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	da03      	bge.n	800266a <Register_Min_Max+0x142>
 8002662:	4b27      	ldr	r3, [pc, #156]	; (8002700 <Register_Min_Max+0x1d8>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a27      	ldr	r2, [pc, #156]	; (8002704 <Register_Min_Max+0x1dc>)
 8002668:	6013      	str	r3, [r2, #0]
		if(	receiver_input_channel_4 < low_channel_4)	{	low_channel_4 = receiver_input_channel_4;	}
 800266a:	4b27      	ldr	r3, [pc, #156]	; (8002708 <Register_Min_Max+0x1e0>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	4b27      	ldr	r3, [pc, #156]	; (800270c <Register_Min_Max+0x1e4>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	429a      	cmp	r2, r3
 8002674:	da03      	bge.n	800267e <Register_Min_Max+0x156>
 8002676:	4b24      	ldr	r3, [pc, #144]	; (8002708 <Register_Min_Max+0x1e0>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a24      	ldr	r2, [pc, #144]	; (800270c <Register_Min_Max+0x1e4>)
 800267c:	6013      	str	r3, [r2, #0]
		
		if(	receiver_input_channel_1 > high_channel_1)	{	high_channel_1 = receiver_input_channel_1;	}
 800267e:	4b1c      	ldr	r3, [pc, #112]	; (80026f0 <Register_Min_Max+0x1c8>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	4b28      	ldr	r3, [pc, #160]	; (8002724 <Register_Min_Max+0x1fc>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	429a      	cmp	r2, r3
 8002688:	dd03      	ble.n	8002692 <Register_Min_Max+0x16a>
 800268a:	4b19      	ldr	r3, [pc, #100]	; (80026f0 <Register_Min_Max+0x1c8>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a25      	ldr	r2, [pc, #148]	; (8002724 <Register_Min_Max+0x1fc>)
 8002690:	6013      	str	r3, [r2, #0]
		if(	receiver_input_channel_2 > high_channel_2)	{	high_channel_2 = receiver_input_channel_2;	}
 8002692:	4b19      	ldr	r3, [pc, #100]	; (80026f8 <Register_Min_Max+0x1d0>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	4b24      	ldr	r3, [pc, #144]	; (8002728 <Register_Min_Max+0x200>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	dd03      	ble.n	80026a6 <Register_Min_Max+0x17e>
 800269e:	4b16      	ldr	r3, [pc, #88]	; (80026f8 <Register_Min_Max+0x1d0>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a21      	ldr	r2, [pc, #132]	; (8002728 <Register_Min_Max+0x200>)
 80026a4:	6013      	str	r3, [r2, #0]
		if(	receiver_input_channel_3 > high_channel_3)	{	high_channel_3 = receiver_input_channel_3;	}
 80026a6:	4b16      	ldr	r3, [pc, #88]	; (8002700 <Register_Min_Max+0x1d8>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	4b20      	ldr	r3, [pc, #128]	; (800272c <Register_Min_Max+0x204>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	dd03      	ble.n	80026ba <Register_Min_Max+0x192>
 80026b2:	4b13      	ldr	r3, [pc, #76]	; (8002700 <Register_Min_Max+0x1d8>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a1d      	ldr	r2, [pc, #116]	; (800272c <Register_Min_Max+0x204>)
 80026b8:	6013      	str	r3, [r2, #0]
		if(	receiver_input_channel_4 > high_channel_4)	{	high_channel_4 = receiver_input_channel_4;	}
 80026ba:	4b13      	ldr	r3, [pc, #76]	; (8002708 <Register_Min_Max+0x1e0>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	4b1c      	ldr	r3, [pc, #112]	; (8002730 <Register_Min_Max+0x208>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	dd03      	ble.n	80026ce <Register_Min_Max+0x1a6>
 80026c6:	4b10      	ldr	r3, [pc, #64]	; (8002708 <Register_Min_Max+0x1e0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a19      	ldr	r2, [pc, #100]	; (8002730 <Register_Min_Max+0x208>)
 80026cc:	6013      	str	r3, [r2, #0]

		k--;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3b01      	subs	r3, #1
 80026d2:	607b      	str	r3, [r7, #4]
	while( k > 0 && zero < 15 )
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	dd03      	ble.n	80026e2 <Register_Min_Max+0x1ba>
 80026da:	7bfb      	ldrb	r3, [r7, #15]
 80026dc:	2b0e      	cmp	r3, #14
 80026de:	f67f af56 	bls.w	800258e <Register_Min_Max+0x66>
	}
}
 80026e2:	bf00      	nop
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	2000040c 	.word	0x2000040c
 80026f4:	200003c8 	.word	0x200003c8
 80026f8:	20000400 	.word	0x20000400
 80026fc:	200003b0 	.word	0x200003b0
 8002700:	2000011c 	.word	0x2000011c
 8002704:	20000390 	.word	0x20000390
 8002708:	20000408 	.word	0x20000408
 800270c:	200003d8 	.word	0x200003d8
 8002710:	200003dc 	.word	0x200003dc
 8002714:	01312d00 	.word	0x01312d00
 8002718:	200003a8 	.word	0x200003a8
 800271c:	200003cc 	.word	0x200003cc
 8002720:	20000394 	.word	0x20000394
 8002724:	200003ac 	.word	0x200003ac
 8002728:	200003e4 	.word	0x200003e4
 800272c:	200003c0 	.word	0x200003c0
 8002730:	200003d4 	.word	0x200003d4

08002734 <Check_Receiver_Inputs>:

void Check_Receiver_Inputs( uint8_t movement )			//Check if a receiver input value is changing within 30 seconds
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	71fb      	strb	r3, [r7, #7]
	uint8_t trigger = 0;
 800273e:	2300      	movs	r3, #0
 8002740:	75fb      	strb	r3, [r7, #23]
	int pulse_length;
	unsigned int i = 3000000;
 8002742:	4b5f      	ldr	r3, [pc, #380]	; (80028c0 <Check_Receiver_Inputs+0x18c>)
 8002744:	60fb      	str	r3, [r7, #12]

	while( i > 0 && trigger == 0 )
 8002746:	e065      	b.n	8002814 <Check_Receiver_Inputs+0xe0>
	{
		HAL_Delay( 250 );
 8002748:	20fa      	movs	r0, #250	; 0xfa
 800274a:	f001 f90f 	bl	800396c <HAL_Delay>

		if(receiver_input_channel_1 > 1750 || receiver_input_channel_1 < 1250)
 800274e:	4b5d      	ldr	r3, [pc, #372]	; (80028c4 <Check_Receiver_Inputs+0x190>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f240 62d6 	movw	r2, #1750	; 0x6d6
 8002756:	4293      	cmp	r3, r2
 8002758:	dc05      	bgt.n	8002766 <Check_Receiver_Inputs+0x32>
 800275a:	4b5a      	ldr	r3, [pc, #360]	; (80028c4 <Check_Receiver_Inputs+0x190>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002762:	4293      	cmp	r3, r2
 8002764:	dc0b      	bgt.n	800277e <Check_Receiver_Inputs+0x4a>
		{
			trigger = 1;
 8002766:	2301      	movs	r3, #1
 8002768:	75fb      	strb	r3, [r7, #23]
			receiver_check_byte |= 0b00000001;
 800276a:	4b57      	ldr	r3, [pc, #348]	; (80028c8 <Check_Receiver_Inputs+0x194>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	f043 0301 	orr.w	r3, r3, #1
 8002772:	b2da      	uxtb	r2, r3
 8002774:	4b54      	ldr	r3, [pc, #336]	; (80028c8 <Check_Receiver_Inputs+0x194>)
 8002776:	701a      	strb	r2, [r3, #0]
			pulse_length = receiver_input_channel_1;
 8002778:	4b52      	ldr	r3, [pc, #328]	; (80028c4 <Check_Receiver_Inputs+0x190>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	613b      	str	r3, [r7, #16]
		}

		if(receiver_input_channel_2 > 1750 || receiver_input_channel_2 < 1250)
 800277e:	4b53      	ldr	r3, [pc, #332]	; (80028cc <Check_Receiver_Inputs+0x198>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f240 62d6 	movw	r2, #1750	; 0x6d6
 8002786:	4293      	cmp	r3, r2
 8002788:	dc05      	bgt.n	8002796 <Check_Receiver_Inputs+0x62>
 800278a:	4b50      	ldr	r3, [pc, #320]	; (80028cc <Check_Receiver_Inputs+0x198>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002792:	4293      	cmp	r3, r2
 8002794:	dc0b      	bgt.n	80027ae <Check_Receiver_Inputs+0x7a>
		{
			trigger = 2;
 8002796:	2302      	movs	r3, #2
 8002798:	75fb      	strb	r3, [r7, #23]
			receiver_check_byte |= 0b00000010;
 800279a:	4b4b      	ldr	r3, [pc, #300]	; (80028c8 <Check_Receiver_Inputs+0x194>)
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	f043 0302 	orr.w	r3, r3, #2
 80027a2:	b2da      	uxtb	r2, r3
 80027a4:	4b48      	ldr	r3, [pc, #288]	; (80028c8 <Check_Receiver_Inputs+0x194>)
 80027a6:	701a      	strb	r2, [r3, #0]
			pulse_length = receiver_input_channel_2;
 80027a8:	4b48      	ldr	r3, [pc, #288]	; (80028cc <Check_Receiver_Inputs+0x198>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	613b      	str	r3, [r7, #16]
		}

		if(receiver_input_channel_3 > 1750 || receiver_input_channel_3 < 1250)
 80027ae:	4b48      	ldr	r3, [pc, #288]	; (80028d0 <Check_Receiver_Inputs+0x19c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f240 62d6 	movw	r2, #1750	; 0x6d6
 80027b6:	4293      	cmp	r3, r2
 80027b8:	dc05      	bgt.n	80027c6 <Check_Receiver_Inputs+0x92>
 80027ba:	4b45      	ldr	r3, [pc, #276]	; (80028d0 <Check_Receiver_Inputs+0x19c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80027c2:	4293      	cmp	r3, r2
 80027c4:	dc0b      	bgt.n	80027de <Check_Receiver_Inputs+0xaa>
		{
			trigger = 3;
 80027c6:	2303      	movs	r3, #3
 80027c8:	75fb      	strb	r3, [r7, #23]
			receiver_check_byte |= 0b00000100;
 80027ca:	4b3f      	ldr	r3, [pc, #252]	; (80028c8 <Check_Receiver_Inputs+0x194>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	f043 0304 	orr.w	r3, r3, #4
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	4b3c      	ldr	r3, [pc, #240]	; (80028c8 <Check_Receiver_Inputs+0x194>)
 80027d6:	701a      	strb	r2, [r3, #0]
			pulse_length = receiver_input_channel_3;
 80027d8:	4b3d      	ldr	r3, [pc, #244]	; (80028d0 <Check_Receiver_Inputs+0x19c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	613b      	str	r3, [r7, #16]
		}

		if(receiver_input_channel_4 > 1750 || receiver_input_channel_4 < 1250)
 80027de:	4b3d      	ldr	r3, [pc, #244]	; (80028d4 <Check_Receiver_Inputs+0x1a0>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f240 62d6 	movw	r2, #1750	; 0x6d6
 80027e6:	4293      	cmp	r3, r2
 80027e8:	dc05      	bgt.n	80027f6 <Check_Receiver_Inputs+0xc2>
 80027ea:	4b3a      	ldr	r3, [pc, #232]	; (80028d4 <Check_Receiver_Inputs+0x1a0>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80027f2:	4293      	cmp	r3, r2
 80027f4:	dc0b      	bgt.n	800280e <Check_Receiver_Inputs+0xda>
		{
			trigger = 4;
 80027f6:	2304      	movs	r3, #4
 80027f8:	75fb      	strb	r3, [r7, #23]
			receiver_check_byte |= 0b00001000;
 80027fa:	4b33      	ldr	r3, [pc, #204]	; (80028c8 <Check_Receiver_Inputs+0x194>)
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	f043 0308 	orr.w	r3, r3, #8
 8002802:	b2da      	uxtb	r2, r3
 8002804:	4b30      	ldr	r3, [pc, #192]	; (80028c8 <Check_Receiver_Inputs+0x194>)
 8002806:	701a      	strb	r2, [r3, #0]
			pulse_length = receiver_input_channel_4;
 8002808:	4b32      	ldr	r3, [pc, #200]	; (80028d4 <Check_Receiver_Inputs+0x1a0>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	613b      	str	r3, [r7, #16]
		}

		i--;
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	3b01      	subs	r3, #1
 8002812:	60fb      	str	r3, [r7, #12]
	while( i > 0 && trigger == 0 )
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d002      	beq.n	8002820 <Check_Receiver_Inputs+0xec>
 800281a:	7dfb      	ldrb	r3, [r7, #23]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d093      	beq.n	8002748 <Check_Receiver_Inputs+0x14>
	}

	if(trigger == 0)
 8002820:	7dfb      	ldrb	r3, [r7, #23]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d103      	bne.n	800282e <Check_Receiver_Inputs+0xfa>
	{
		error = 1;
 8002826:	4b2c      	ldr	r3, [pc, #176]	; (80028d8 <Check_Receiver_Inputs+0x1a4>)
 8002828:	2201      	movs	r2, #1
 800282a:	701a      	strb	r2, [r3, #0]
		{
			channel_4_assign = trigger;
     		if(pulse_length < 1250)channel_4_assign += 0b10000000;
		}
	}
}
 800282c:	e043      	b.n	80028b6 <Check_Receiver_Inputs+0x182>
		if(movement == 1)
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d10d      	bne.n	8002850 <Check_Receiver_Inputs+0x11c>
			channel_3_assign = trigger;
 8002834:	4a29      	ldr	r2, [pc, #164]	; (80028dc <Check_Receiver_Inputs+0x1a8>)
 8002836:	7dfb      	ldrb	r3, [r7, #23]
 8002838:	7013      	strb	r3, [r2, #0]
			if(pulse_length < 1250)channel_3_assign += 0b10000000;
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002840:	4293      	cmp	r3, r2
 8002842:	dc05      	bgt.n	8002850 <Check_Receiver_Inputs+0x11c>
 8002844:	4b25      	ldr	r3, [pc, #148]	; (80028dc <Check_Receiver_Inputs+0x1a8>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	3b80      	subs	r3, #128	; 0x80
 800284a:	b2da      	uxtb	r2, r3
 800284c:	4b23      	ldr	r3, [pc, #140]	; (80028dc <Check_Receiver_Inputs+0x1a8>)
 800284e:	701a      	strb	r2, [r3, #0]
		if(movement == 2)
 8002850:	79fb      	ldrb	r3, [r7, #7]
 8002852:	2b02      	cmp	r3, #2
 8002854:	d10d      	bne.n	8002872 <Check_Receiver_Inputs+0x13e>
			channel_1_assign = trigger;
 8002856:	4a22      	ldr	r2, [pc, #136]	; (80028e0 <Check_Receiver_Inputs+0x1ac>)
 8002858:	7dfb      	ldrb	r3, [r7, #23]
 800285a:	7013      	strb	r3, [r2, #0]
			if(pulse_length < 1250)channel_1_assign += 0b10000000;
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002862:	4293      	cmp	r3, r2
 8002864:	dc05      	bgt.n	8002872 <Check_Receiver_Inputs+0x13e>
 8002866:	4b1e      	ldr	r3, [pc, #120]	; (80028e0 <Check_Receiver_Inputs+0x1ac>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	3b80      	subs	r3, #128	; 0x80
 800286c:	b2da      	uxtb	r2, r3
 800286e:	4b1c      	ldr	r3, [pc, #112]	; (80028e0 <Check_Receiver_Inputs+0x1ac>)
 8002870:	701a      	strb	r2, [r3, #0]
		if(movement == 3)
 8002872:	79fb      	ldrb	r3, [r7, #7]
 8002874:	2b03      	cmp	r3, #3
 8002876:	d10d      	bne.n	8002894 <Check_Receiver_Inputs+0x160>
			channel_2_assign = trigger;
 8002878:	4a1a      	ldr	r2, [pc, #104]	; (80028e4 <Check_Receiver_Inputs+0x1b0>)
 800287a:	7dfb      	ldrb	r3, [r7, #23]
 800287c:	7013      	strb	r3, [r2, #0]
			if(pulse_length < 1250)channel_2_assign += 0b10000000;
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002884:	4293      	cmp	r3, r2
 8002886:	dc05      	bgt.n	8002894 <Check_Receiver_Inputs+0x160>
 8002888:	4b16      	ldr	r3, [pc, #88]	; (80028e4 <Check_Receiver_Inputs+0x1b0>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	3b80      	subs	r3, #128	; 0x80
 800288e:	b2da      	uxtb	r2, r3
 8002890:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <Check_Receiver_Inputs+0x1b0>)
 8002892:	701a      	strb	r2, [r3, #0]
		if(movement == 4)
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	2b04      	cmp	r3, #4
 8002898:	d10d      	bne.n	80028b6 <Check_Receiver_Inputs+0x182>
			channel_4_assign = trigger;
 800289a:	4a13      	ldr	r2, [pc, #76]	; (80028e8 <Check_Receiver_Inputs+0x1b4>)
 800289c:	7dfb      	ldrb	r3, [r7, #23]
 800289e:	7013      	strb	r3, [r2, #0]
     		if(pulse_length < 1250)channel_4_assign += 0b10000000;
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80028a6:	4293      	cmp	r3, r2
 80028a8:	dc05      	bgt.n	80028b6 <Check_Receiver_Inputs+0x182>
 80028aa:	4b0f      	ldr	r3, [pc, #60]	; (80028e8 <Check_Receiver_Inputs+0x1b4>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	3b80      	subs	r3, #128	; 0x80
 80028b0:	b2da      	uxtb	r2, r3
 80028b2:	4b0d      	ldr	r3, [pc, #52]	; (80028e8 <Check_Receiver_Inputs+0x1b4>)
 80028b4:	701a      	strb	r2, [r3, #0]
}
 80028b6:	bf00      	nop
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	002dc6c0 	.word	0x002dc6c0
 80028c4:	2000040c 	.word	0x2000040c
 80028c8:	200003bc 	.word	0x200003bc
 80028cc:	20000400 	.word	0x20000400
 80028d0:	2000011c 	.word	0x2000011c
 80028d4:	20000408 	.word	0x20000408
 80028d8:	20000058 	.word	0x20000058
 80028dc:	200003c4 	.word	0x200003c4
 80028e0:	200003d1 	.word	0x200003d1
 80028e4:	200003b5 	.word	0x200003b5
 80028e8:	200003d0 	.word	0x200003d0

080028ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028f2:	f000 ffd5 	bl	80038a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028f6:	f000 fb4d 	bl	8002f94 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay( 3000 );
 80028fa:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80028fe:	f001 f835 	bl	800396c <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002902:	f000 fd23 	bl	800334c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002906:	f000 fba3 	bl	8003050 <MX_I2C1_Init>
  MX_TIM2_Init();
 800290a:	f000 fbe1 	bl	80030d0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800290e:	f000 fc53 	bl	80031b8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8002912:	f000 fceb 	bl	80032ec <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	// Flash to EEPROM Array
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  0, &eeprom_data16[0]);
 8002916:	4ba5      	ldr	r3, [pc, #660]	; (8002bac <main+0x2c0>)
 8002918:	2200      	movs	r2, #0
 800291a:	49a5      	ldr	r1, [pc, #660]	; (8002bb0 <main+0x2c4>)
 800291c:	207f      	movs	r0, #127	; 0x7f
 800291e:	f7fe f95e 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  1, &eeprom_data16[1]);
 8002922:	4ba4      	ldr	r3, [pc, #656]	; (8002bb4 <main+0x2c8>)
 8002924:	2201      	movs	r2, #1
 8002926:	49a2      	ldr	r1, [pc, #648]	; (8002bb0 <main+0x2c4>)
 8002928:	207f      	movs	r0, #127	; 0x7f
 800292a:	f7fe f958 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  2, &eeprom_data16[2]);
 800292e:	4ba2      	ldr	r3, [pc, #648]	; (8002bb8 <main+0x2cc>)
 8002930:	2202      	movs	r2, #2
 8002932:	499f      	ldr	r1, [pc, #636]	; (8002bb0 <main+0x2c4>)
 8002934:	207f      	movs	r0, #127	; 0x7f
 8002936:	f7fe f952 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  3, &eeprom_data16[3]);
 800293a:	4ba0      	ldr	r3, [pc, #640]	; (8002bbc <main+0x2d0>)
 800293c:	2203      	movs	r2, #3
 800293e:	499c      	ldr	r1, [pc, #624]	; (8002bb0 <main+0x2c4>)
 8002940:	207f      	movs	r0, #127	; 0x7f
 8002942:	f7fe f94c 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  4, &eeprom_data16[4]);
 8002946:	4b9e      	ldr	r3, [pc, #632]	; (8002bc0 <main+0x2d4>)
 8002948:	2204      	movs	r2, #4
 800294a:	4999      	ldr	r1, [pc, #612]	; (8002bb0 <main+0x2c4>)
 800294c:	207f      	movs	r0, #127	; 0x7f
 800294e:	f7fe f946 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  5, &eeprom_data16[5]);
 8002952:	4b9c      	ldr	r3, [pc, #624]	; (8002bc4 <main+0x2d8>)
 8002954:	2205      	movs	r2, #5
 8002956:	4996      	ldr	r1, [pc, #600]	; (8002bb0 <main+0x2c4>)
 8002958:	207f      	movs	r0, #127	; 0x7f
 800295a:	f7fe f940 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  6, &eeprom_data16[6]);
 800295e:	4b9a      	ldr	r3, [pc, #616]	; (8002bc8 <main+0x2dc>)
 8002960:	2206      	movs	r2, #6
 8002962:	4993      	ldr	r1, [pc, #588]	; (8002bb0 <main+0x2c4>)
 8002964:	207f      	movs	r0, #127	; 0x7f
 8002966:	f7fe f93a 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  7, &eeprom_data16[7]);
 800296a:	4b98      	ldr	r3, [pc, #608]	; (8002bcc <main+0x2e0>)
 800296c:	2207      	movs	r2, #7
 800296e:	4990      	ldr	r1, [pc, #576]	; (8002bb0 <main+0x2c4>)
 8002970:	207f      	movs	r0, #127	; 0x7f
 8002972:	f7fe f934 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  8, &eeprom_data16[8]);
 8002976:	4b96      	ldr	r3, [pc, #600]	; (8002bd0 <main+0x2e4>)
 8002978:	2208      	movs	r2, #8
 800297a:	498d      	ldr	r1, [pc, #564]	; (8002bb0 <main+0x2c4>)
 800297c:	207f      	movs	r0, #127	; 0x7f
 800297e:	f7fe f92e 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800,  9, &eeprom_data16[9]);
 8002982:	4b94      	ldr	r3, [pc, #592]	; (8002bd4 <main+0x2e8>)
 8002984:	2209      	movs	r2, #9
 8002986:	498a      	ldr	r1, [pc, #552]	; (8002bb0 <main+0x2c4>)
 8002988:	207f      	movs	r0, #127	; 0x7f
 800298a:	f7fe f928 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 10, &eeprom_data16[10]);
 800298e:	4b92      	ldr	r3, [pc, #584]	; (8002bd8 <main+0x2ec>)
 8002990:	220a      	movs	r2, #10
 8002992:	4987      	ldr	r1, [pc, #540]	; (8002bb0 <main+0x2c4>)
 8002994:	207f      	movs	r0, #127	; 0x7f
 8002996:	f7fe f922 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 11, &eeprom_data16[11]);
 800299a:	4b90      	ldr	r3, [pc, #576]	; (8002bdc <main+0x2f0>)
 800299c:	220b      	movs	r2, #11
 800299e:	4984      	ldr	r1, [pc, #528]	; (8002bb0 <main+0x2c4>)
 80029a0:	207f      	movs	r0, #127	; 0x7f
 80029a2:	f7fe f91c 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 12, &eeprom_data16[12]);
 80029a6:	4b8e      	ldr	r3, [pc, #568]	; (8002be0 <main+0x2f4>)
 80029a8:	220c      	movs	r2, #12
 80029aa:	4981      	ldr	r1, [pc, #516]	; (8002bb0 <main+0x2c4>)
 80029ac:	207f      	movs	r0, #127	; 0x7f
 80029ae:	f7fe f916 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 13, &eeprom_data16[13]);
 80029b2:	4b8c      	ldr	r3, [pc, #560]	; (8002be4 <main+0x2f8>)
 80029b4:	220d      	movs	r2, #13
 80029b6:	497e      	ldr	r1, [pc, #504]	; (8002bb0 <main+0x2c4>)
 80029b8:	207f      	movs	r0, #127	; 0x7f
 80029ba:	f7fe f910 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 14, &eeprom_data16[14]);
 80029be:	4b8a      	ldr	r3, [pc, #552]	; (8002be8 <main+0x2fc>)
 80029c0:	220e      	movs	r2, #14
 80029c2:	497b      	ldr	r1, [pc, #492]	; (8002bb0 <main+0x2c4>)
 80029c4:	207f      	movs	r0, #127	; 0x7f
 80029c6:	f7fe f90a 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 15, &eeprom_data16[15]);
 80029ca:	4b88      	ldr	r3, [pc, #544]	; (8002bec <main+0x300>)
 80029cc:	220f      	movs	r2, #15
 80029ce:	4978      	ldr	r1, [pc, #480]	; (8002bb0 <main+0x2c4>)
 80029d0:	207f      	movs	r0, #127	; 0x7f
 80029d2:	f7fe f904 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 16, &eeprom_data16[16]);
 80029d6:	4b86      	ldr	r3, [pc, #536]	; (8002bf0 <main+0x304>)
 80029d8:	2210      	movs	r2, #16
 80029da:	4975      	ldr	r1, [pc, #468]	; (8002bb0 <main+0x2c4>)
 80029dc:	207f      	movs	r0, #127	; 0x7f
 80029de:	f7fe f8fe 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 17, &eeprom_data16[17]);
 80029e2:	4b84      	ldr	r3, [pc, #528]	; (8002bf4 <main+0x308>)
 80029e4:	2211      	movs	r2, #17
 80029e6:	4972      	ldr	r1, [pc, #456]	; (8002bb0 <main+0x2c4>)
 80029e8:	207f      	movs	r0, #127	; 0x7f
 80029ea:	f7fe f8f8 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 18, &eeprom_data16[18]);
 80029ee:	4b82      	ldr	r3, [pc, #520]	; (8002bf8 <main+0x30c>)
 80029f0:	2212      	movs	r2, #18
 80029f2:	496f      	ldr	r1, [pc, #444]	; (8002bb0 <main+0x2c4>)
 80029f4:	207f      	movs	r0, #127	; 0x7f
 80029f6:	f7fe f8f2 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 19, &eeprom_data16[19]);
 80029fa:	4b80      	ldr	r3, [pc, #512]	; (8002bfc <main+0x310>)
 80029fc:	2213      	movs	r2, #19
 80029fe:	496c      	ldr	r1, [pc, #432]	; (8002bb0 <main+0x2c4>)
 8002a00:	207f      	movs	r0, #127	; 0x7f
 8002a02:	f7fe f8ec 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 20, &eeprom_data16[20]);
 8002a06:	4b7e      	ldr	r3, [pc, #504]	; (8002c00 <main+0x314>)
 8002a08:	2214      	movs	r2, #20
 8002a0a:	4969      	ldr	r1, [pc, #420]	; (8002bb0 <main+0x2c4>)
 8002a0c:	207f      	movs	r0, #127	; 0x7f
 8002a0e:	f7fe f8e6 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 21, &eeprom_data16[21]);
 8002a12:	4b7c      	ldr	r3, [pc, #496]	; (8002c04 <main+0x318>)
 8002a14:	2215      	movs	r2, #21
 8002a16:	4966      	ldr	r1, [pc, #408]	; (8002bb0 <main+0x2c4>)
 8002a18:	207f      	movs	r0, #127	; 0x7f
 8002a1a:	f7fe f8e0 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 22, &eeprom_data16[22]);
 8002a1e:	4b7a      	ldr	r3, [pc, #488]	; (8002c08 <main+0x31c>)
 8002a20:	2216      	movs	r2, #22
 8002a22:	4963      	ldr	r1, [pc, #396]	; (8002bb0 <main+0x2c4>)
 8002a24:	207f      	movs	r0, #127	; 0x7f
 8002a26:	f7fe f8da 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 23, &eeprom_data16[23]);
 8002a2a:	4b78      	ldr	r3, [pc, #480]	; (8002c0c <main+0x320>)
 8002a2c:	2217      	movs	r2, #23
 8002a2e:	4960      	ldr	r1, [pc, #384]	; (8002bb0 <main+0x2c4>)
 8002a30:	207f      	movs	r0, #127	; 0x7f
 8002a32:	f7fe f8d4 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 24, &eeprom_data16[24]);
 8002a36:	4b76      	ldr	r3, [pc, #472]	; (8002c10 <main+0x324>)
 8002a38:	2218      	movs	r2, #24
 8002a3a:	495d      	ldr	r1, [pc, #372]	; (8002bb0 <main+0x2c4>)
 8002a3c:	207f      	movs	r0, #127	; 0x7f
 8002a3e:	f7fe f8ce 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 25, &eeprom_data16[25]);
 8002a42:	4b74      	ldr	r3, [pc, #464]	; (8002c14 <main+0x328>)
 8002a44:	2219      	movs	r2, #25
 8002a46:	495a      	ldr	r1, [pc, #360]	; (8002bb0 <main+0x2c4>)
 8002a48:	207f      	movs	r0, #127	; 0x7f
 8002a4a:	f7fe f8c8 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 26, &eeprom_data16[26]);
 8002a4e:	4b72      	ldr	r3, [pc, #456]	; (8002c18 <main+0x32c>)
 8002a50:	221a      	movs	r2, #26
 8002a52:	4957      	ldr	r1, [pc, #348]	; (8002bb0 <main+0x2c4>)
 8002a54:	207f      	movs	r0, #127	; 0x7f
 8002a56:	f7fe f8c2 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 27, &eeprom_data16[27]);
 8002a5a:	4b70      	ldr	r3, [pc, #448]	; (8002c1c <main+0x330>)
 8002a5c:	221b      	movs	r2, #27
 8002a5e:	4954      	ldr	r1, [pc, #336]	; (8002bb0 <main+0x2c4>)
 8002a60:	207f      	movs	r0, #127	; 0x7f
 8002a62:	f7fe f8bc 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 28, &eeprom_data16[28]);
 8002a66:	4b6e      	ldr	r3, [pc, #440]	; (8002c20 <main+0x334>)
 8002a68:	221c      	movs	r2, #28
 8002a6a:	4951      	ldr	r1, [pc, #324]	; (8002bb0 <main+0x2c4>)
 8002a6c:	207f      	movs	r0, #127	; 0x7f
 8002a6e:	f7fe f8b6 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 29, &eeprom_data16[29]);
 8002a72:	4b6c      	ldr	r3, [pc, #432]	; (8002c24 <main+0x338>)
 8002a74:	221d      	movs	r2, #29
 8002a76:	494e      	ldr	r1, [pc, #312]	; (8002bb0 <main+0x2c4>)
 8002a78:	207f      	movs	r0, #127	; 0x7f
 8002a7a:	f7fe f8b0 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 30, &eeprom_data16[30]);
 8002a7e:	4b6a      	ldr	r3, [pc, #424]	; (8002c28 <main+0x33c>)
 8002a80:	221e      	movs	r2, #30
 8002a82:	494b      	ldr	r1, [pc, #300]	; (8002bb0 <main+0x2c4>)
 8002a84:	207f      	movs	r0, #127	; 0x7f
 8002a86:	f7fe f8aa 	bl	8000bde <Flash_EEPROM_Data_Read>
	Flash_EEPROM_Data_Read( 127, 0x0803F800, 31, &eeprom_data16[31]);
 8002a8a:	4b68      	ldr	r3, [pc, #416]	; (8002c2c <main+0x340>)
 8002a8c:	221f      	movs	r2, #31
 8002a8e:	4948      	ldr	r1, [pc, #288]	; (8002bb0 <main+0x2c4>)
 8002a90:	207f      	movs	r0, #127	; 0x7f
 8002a92:	f7fe f8a4 	bl	8000bde <Flash_EEPROM_Data_Read>

  eeprom_data8[0]   = eeprom_data16[0];
 8002a96:	4b45      	ldr	r3, [pc, #276]	; (8002bac <main+0x2c0>)
 8002a98:	881b      	ldrh	r3, [r3, #0]
 8002a9a:	b2da      	uxtb	r2, r3
 8002a9c:	4b64      	ldr	r3, [pc, #400]	; (8002c30 <main+0x344>)
 8002a9e:	701a      	strb	r2, [r3, #0]
  eeprom_data8[1]   = eeprom_data16[1];
 8002aa0:	4b42      	ldr	r3, [pc, #264]	; (8002bac <main+0x2c0>)
 8002aa2:	885b      	ldrh	r3, [r3, #2]
 8002aa4:	b2da      	uxtb	r2, r3
 8002aa6:	4b62      	ldr	r3, [pc, #392]	; (8002c30 <main+0x344>)
 8002aa8:	705a      	strb	r2, [r3, #1]
  eeprom_data8[2]   = eeprom_data16[2];
 8002aaa:	4b40      	ldr	r3, [pc, #256]	; (8002bac <main+0x2c0>)
 8002aac:	889b      	ldrh	r3, [r3, #4]
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	4b5f      	ldr	r3, [pc, #380]	; (8002c30 <main+0x344>)
 8002ab2:	709a      	strb	r2, [r3, #2]
  eeprom_data8[3]   = eeprom_data16[3];
 8002ab4:	4b3d      	ldr	r3, [pc, #244]	; (8002bac <main+0x2c0>)
 8002ab6:	88db      	ldrh	r3, [r3, #6]
 8002ab8:	b2da      	uxtb	r2, r3
 8002aba:	4b5d      	ldr	r3, [pc, #372]	; (8002c30 <main+0x344>)
 8002abc:	70da      	strb	r2, [r3, #3]
  eeprom_data8[4]   = eeprom_data16[4];
 8002abe:	4b3b      	ldr	r3, [pc, #236]	; (8002bac <main+0x2c0>)
 8002ac0:	891b      	ldrh	r3, [r3, #8]
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	4b5a      	ldr	r3, [pc, #360]	; (8002c30 <main+0x344>)
 8002ac6:	711a      	strb	r2, [r3, #4]
  eeprom_data8[5]   = eeprom_data16[5];
 8002ac8:	4b38      	ldr	r3, [pc, #224]	; (8002bac <main+0x2c0>)
 8002aca:	895b      	ldrh	r3, [r3, #10]
 8002acc:	b2da      	uxtb	r2, r3
 8002ace:	4b58      	ldr	r3, [pc, #352]	; (8002c30 <main+0x344>)
 8002ad0:	715a      	strb	r2, [r3, #5]
  eeprom_data8[6]   = eeprom_data16[6];
 8002ad2:	4b36      	ldr	r3, [pc, #216]	; (8002bac <main+0x2c0>)
 8002ad4:	899b      	ldrh	r3, [r3, #12]
 8002ad6:	b2da      	uxtb	r2, r3
 8002ad8:	4b55      	ldr	r3, [pc, #340]	; (8002c30 <main+0x344>)
 8002ada:	719a      	strb	r2, [r3, #6]
  eeprom_data8[7]   = eeprom_data16[7];
 8002adc:	4b33      	ldr	r3, [pc, #204]	; (8002bac <main+0x2c0>)
 8002ade:	89db      	ldrh	r3, [r3, #14]
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	4b53      	ldr	r3, [pc, #332]	; (8002c30 <main+0x344>)
 8002ae4:	71da      	strb	r2, [r3, #7]
  eeprom_data8[8]   = eeprom_data16[8];
 8002ae6:	4b31      	ldr	r3, [pc, #196]	; (8002bac <main+0x2c0>)
 8002ae8:	8a1b      	ldrh	r3, [r3, #16]
 8002aea:	b2da      	uxtb	r2, r3
 8002aec:	4b50      	ldr	r3, [pc, #320]	; (8002c30 <main+0x344>)
 8002aee:	721a      	strb	r2, [r3, #8]
  eeprom_data8[9]   = eeprom_data16[9];
 8002af0:	4b2e      	ldr	r3, [pc, #184]	; (8002bac <main+0x2c0>)
 8002af2:	8a5b      	ldrh	r3, [r3, #18]
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	4b4e      	ldr	r3, [pc, #312]	; (8002c30 <main+0x344>)
 8002af8:	725a      	strb	r2, [r3, #9]
  eeprom_data8[10]  = eeprom_data16[10];
 8002afa:	4b2c      	ldr	r3, [pc, #176]	; (8002bac <main+0x2c0>)
 8002afc:	8a9b      	ldrh	r3, [r3, #20]
 8002afe:	b2da      	uxtb	r2, r3
 8002b00:	4b4b      	ldr	r3, [pc, #300]	; (8002c30 <main+0x344>)
 8002b02:	729a      	strb	r2, [r3, #10]
  eeprom_data8[11]  = eeprom_data16[11];
 8002b04:	4b29      	ldr	r3, [pc, #164]	; (8002bac <main+0x2c0>)
 8002b06:	8adb      	ldrh	r3, [r3, #22]
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	4b49      	ldr	r3, [pc, #292]	; (8002c30 <main+0x344>)
 8002b0c:	72da      	strb	r2, [r3, #11]
  eeprom_data8[12]  = eeprom_data16[12];
 8002b0e:	4b27      	ldr	r3, [pc, #156]	; (8002bac <main+0x2c0>)
 8002b10:	8b1b      	ldrh	r3, [r3, #24]
 8002b12:	b2da      	uxtb	r2, r3
 8002b14:	4b46      	ldr	r3, [pc, #280]	; (8002c30 <main+0x344>)
 8002b16:	731a      	strb	r2, [r3, #12]
  eeprom_data8[13]  = eeprom_data16[13];
 8002b18:	4b24      	ldr	r3, [pc, #144]	; (8002bac <main+0x2c0>)
 8002b1a:	8b5b      	ldrh	r3, [r3, #26]
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	4b44      	ldr	r3, [pc, #272]	; (8002c30 <main+0x344>)
 8002b20:	735a      	strb	r2, [r3, #13]
  eeprom_data8[14]  = eeprom_data16[14];
 8002b22:	4b22      	ldr	r3, [pc, #136]	; (8002bac <main+0x2c0>)
 8002b24:	8b9b      	ldrh	r3, [r3, #28]
 8002b26:	b2da      	uxtb	r2, r3
 8002b28:	4b41      	ldr	r3, [pc, #260]	; (8002c30 <main+0x344>)
 8002b2a:	739a      	strb	r2, [r3, #14]
  eeprom_data8[15]  = eeprom_data16[15];
 8002b2c:	4b1f      	ldr	r3, [pc, #124]	; (8002bac <main+0x2c0>)
 8002b2e:	8bdb      	ldrh	r3, [r3, #30]
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	4b3f      	ldr	r3, [pc, #252]	; (8002c30 <main+0x344>)
 8002b34:	73da      	strb	r2, [r3, #15]
  eeprom_data8[16]  = eeprom_data16[16];
 8002b36:	4b1d      	ldr	r3, [pc, #116]	; (8002bac <main+0x2c0>)
 8002b38:	8c1b      	ldrh	r3, [r3, #32]
 8002b3a:	b2da      	uxtb	r2, r3
 8002b3c:	4b3c      	ldr	r3, [pc, #240]	; (8002c30 <main+0x344>)
 8002b3e:	741a      	strb	r2, [r3, #16]
  eeprom_data8[17]  = eeprom_data16[17];
 8002b40:	4b1a      	ldr	r3, [pc, #104]	; (8002bac <main+0x2c0>)
 8002b42:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8002b44:	b2da      	uxtb	r2, r3
 8002b46:	4b3a      	ldr	r3, [pc, #232]	; (8002c30 <main+0x344>)
 8002b48:	745a      	strb	r2, [r3, #17]
  eeprom_data8[18]  = eeprom_data16[18];
 8002b4a:	4b18      	ldr	r3, [pc, #96]	; (8002bac <main+0x2c0>)
 8002b4c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	4b37      	ldr	r3, [pc, #220]	; (8002c30 <main+0x344>)
 8002b52:	749a      	strb	r2, [r3, #18]
  eeprom_data8[19]  = eeprom_data16[19];
 8002b54:	4b15      	ldr	r3, [pc, #84]	; (8002bac <main+0x2c0>)
 8002b56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	4b35      	ldr	r3, [pc, #212]	; (8002c30 <main+0x344>)
 8002b5c:	74da      	strb	r2, [r3, #19]
  eeprom_data8[20]  = eeprom_data16[20];
 8002b5e:	4b13      	ldr	r3, [pc, #76]	; (8002bac <main+0x2c0>)
 8002b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	4b32      	ldr	r3, [pc, #200]	; (8002c30 <main+0x344>)
 8002b66:	751a      	strb	r2, [r3, #20]
  eeprom_data8[21]  = eeprom_data16[21];
 8002b68:	4b10      	ldr	r3, [pc, #64]	; (8002bac <main+0x2c0>)
 8002b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	4b30      	ldr	r3, [pc, #192]	; (8002c30 <main+0x344>)
 8002b70:	755a      	strb	r2, [r3, #21]
  eeprom_data8[22]  = eeprom_data16[22];
 8002b72:	4b0e      	ldr	r3, [pc, #56]	; (8002bac <main+0x2c0>)
 8002b74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002b76:	b2da      	uxtb	r2, r3
 8002b78:	4b2d      	ldr	r3, [pc, #180]	; (8002c30 <main+0x344>)
 8002b7a:	759a      	strb	r2, [r3, #22]
  eeprom_data8[23]  = eeprom_data16[23];
 8002b7c:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <main+0x2c0>)
 8002b7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b80:	b2da      	uxtb	r2, r3
 8002b82:	4b2b      	ldr	r3, [pc, #172]	; (8002c30 <main+0x344>)
 8002b84:	75da      	strb	r2, [r3, #23]
  eeprom_data8[24]  = eeprom_data16[24];
 8002b86:	4b09      	ldr	r3, [pc, #36]	; (8002bac <main+0x2c0>)
 8002b88:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002b8a:	b2da      	uxtb	r2, r3
 8002b8c:	4b28      	ldr	r3, [pc, #160]	; (8002c30 <main+0x344>)
 8002b8e:	761a      	strb	r2, [r3, #24]
  eeprom_data8[25]  = eeprom_data16[25];
 8002b90:	4b06      	ldr	r3, [pc, #24]	; (8002bac <main+0x2c0>)
 8002b92:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	4b26      	ldr	r3, [pc, #152]	; (8002c30 <main+0x344>)
 8002b98:	765a      	strb	r2, [r3, #25]
  eeprom_data8[26]  = eeprom_data16[26];
 8002b9a:	4b04      	ldr	r3, [pc, #16]	; (8002bac <main+0x2c0>)
 8002b9c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	4b23      	ldr	r3, [pc, #140]	; (8002c30 <main+0x344>)
 8002ba2:	769a      	strb	r2, [r3, #26]
  eeprom_data8[27]  = eeprom_data16[27];
 8002ba4:	4b01      	ldr	r3, [pc, #4]	; (8002bac <main+0x2c0>)
 8002ba6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ba8:	b2da      	uxtb	r2, r3
 8002baa:	e043      	b.n	8002c34 <main+0x348>
 8002bac:	200000dc 	.word	0x200000dc
 8002bb0:	0803f800 	.word	0x0803f800
 8002bb4:	200000de 	.word	0x200000de
 8002bb8:	200000e0 	.word	0x200000e0
 8002bbc:	200000e2 	.word	0x200000e2
 8002bc0:	200000e4 	.word	0x200000e4
 8002bc4:	200000e6 	.word	0x200000e6
 8002bc8:	200000e8 	.word	0x200000e8
 8002bcc:	200000ea 	.word	0x200000ea
 8002bd0:	200000ec 	.word	0x200000ec
 8002bd4:	200000ee 	.word	0x200000ee
 8002bd8:	200000f0 	.word	0x200000f0
 8002bdc:	200000f2 	.word	0x200000f2
 8002be0:	200000f4 	.word	0x200000f4
 8002be4:	200000f6 	.word	0x200000f6
 8002be8:	200000f8 	.word	0x200000f8
 8002bec:	200000fa 	.word	0x200000fa
 8002bf0:	200000fc 	.word	0x200000fc
 8002bf4:	200000fe 	.word	0x200000fe
 8002bf8:	20000100 	.word	0x20000100
 8002bfc:	20000102 	.word	0x20000102
 8002c00:	20000104 	.word	0x20000104
 8002c04:	20000106 	.word	0x20000106
 8002c08:	20000108 	.word	0x20000108
 8002c0c:	2000010a 	.word	0x2000010a
 8002c10:	2000010c 	.word	0x2000010c
 8002c14:	2000010e 	.word	0x2000010e
 8002c18:	20000110 	.word	0x20000110
 8002c1c:	20000112 	.word	0x20000112
 8002c20:	20000114 	.word	0x20000114
 8002c24:	20000116 	.word	0x20000116
 8002c28:	20000118 	.word	0x20000118
 8002c2c:	2000011a 	.word	0x2000011a
 8002c30:	200000bc 	.word	0x200000bc
 8002c34:	4ba6      	ldr	r3, [pc, #664]	; (8002ed0 <main+0x5e4>)
 8002c36:	76da      	strb	r2, [r3, #27]
  eeprom_data8[28]  = eeprom_data16[28];
 8002c38:	4ba6      	ldr	r3, [pc, #664]	; (8002ed4 <main+0x5e8>)
 8002c3a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8002c3c:	b2da      	uxtb	r2, r3
 8002c3e:	4ba4      	ldr	r3, [pc, #656]	; (8002ed0 <main+0x5e4>)
 8002c40:	771a      	strb	r2, [r3, #28]
  eeprom_data8[29]  = eeprom_data16[29];
 8002c42:	4ba4      	ldr	r3, [pc, #656]	; (8002ed4 <main+0x5e8>)
 8002c44:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8002c46:	b2da      	uxtb	r2, r3
 8002c48:	4ba1      	ldr	r3, [pc, #644]	; (8002ed0 <main+0x5e4>)
 8002c4a:	775a      	strb	r2, [r3, #29]
  eeprom_data8[30]  = eeprom_data16[30];
 8002c4c:	4ba1      	ldr	r3, [pc, #644]	; (8002ed4 <main+0x5e8>)
 8002c4e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	4b9f      	ldr	r3, [pc, #636]	; (8002ed0 <main+0x5e4>)
 8002c54:	779a      	strb	r2, [r3, #30]
  eeprom_data8[31]  = eeprom_data16[31];
 8002c56:	4b9f      	ldr	r3, [pc, #636]	; (8002ed4 <main+0x5e8>)
 8002c58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c5a:	b2da      	uxtb	r2, r3
 8002c5c:	4b9c      	ldr	r3, [pc, #624]	; (8002ed0 <main+0x5e4>)
 8002c5e:	77da      	strb	r2, [r3, #31]

	L3GD20H_Init();
 8002c60:	f7fe f9bc 	bl	8000fdc <L3GD20H_Init>
	PWM_IC_Start();
 8002c64:	f7fe fabe 	bl	80011e4 <PWM_IC_Start>
	///
	HAL_Delay( 2500 );
 8002c68:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8002c6c:	f000 fe7e 	bl	800396c <HAL_Delay>

	/////////////////////////////////////////////////////////////////////////


	if( gyro_error == false )
 8002c70:	4b99      	ldr	r3, [pc, #612]	; (8002ed8 <main+0x5ec>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	f083 0301 	eor.w	r3, r3, #1
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d01d      	beq.n	8002cba <main+0x3ce>
	{
		sprintf(uartTX, "                                                                                                    ");
 8002c7e:	4a97      	ldr	r2, [pc, #604]	; (8002edc <main+0x5f0>)
 8002c80:	4b97      	ldr	r3, [pc, #604]	; (8002ee0 <main+0x5f4>)
 8002c82:	4610      	mov	r0, r2
 8002c84:	4619      	mov	r1, r3
 8002c86:	2365      	movs	r3, #101	; 0x65
 8002c88:	461a      	mov	r2, r3
 8002c8a:	f006 fab3 	bl	80091f4 <memcpy>
		sprintf(uartTX, "\nSystem started!\n");
 8002c8e:	4a93      	ldr	r2, [pc, #588]	; (8002edc <main+0x5f0>)
 8002c90:	4b94      	ldr	r3, [pc, #592]	; (8002ee4 <main+0x5f8>)
 8002c92:	4615      	mov	r5, r2
 8002c94:	461c      	mov	r4, r3
 8002c96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c98:	6028      	str	r0, [r5, #0]
 8002c9a:	6069      	str	r1, [r5, #4]
 8002c9c:	60aa      	str	r2, [r5, #8]
 8002c9e:	60eb      	str	r3, [r5, #12]
 8002ca0:	8823      	ldrh	r3, [r4, #0]
 8002ca2:	822b      	strh	r3, [r5, #16]
		HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002ca4:	2364      	movs	r3, #100	; 0x64
 8002ca6:	2265      	movs	r2, #101	; 0x65
 8002ca8:	498c      	ldr	r1, [pc, #560]	; (8002edc <main+0x5f0>)
 8002caa:	488f      	ldr	r0, [pc, #572]	; (8002ee8 <main+0x5fc>)
 8002cac:	f005 fcba 	bl	8008624 <HAL_UART_Transmit>
		HAL_Delay( 2500 );
 8002cb0:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8002cb4:	f000 fe5a 	bl	800396c <HAL_Delay>
 8002cb8:	e03c      	b.n	8002d34 <main+0x448>
	}
	else if( gyro_error == true )
 8002cba:	4b87      	ldr	r3, [pc, #540]	; (8002ed8 <main+0x5ec>)
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d021      	beq.n	8002d06 <main+0x41a>
	{
		  sprintf(uartTX, "                                                                                                    ");
 8002cc2:	4a86      	ldr	r2, [pc, #536]	; (8002edc <main+0x5f0>)
 8002cc4:	4b86      	ldr	r3, [pc, #536]	; (8002ee0 <main+0x5f4>)
 8002cc6:	4610      	mov	r0, r2
 8002cc8:	4619      	mov	r1, r3
 8002cca:	2365      	movs	r3, #101	; 0x65
 8002ccc:	461a      	mov	r2, r3
 8002cce:	f006 fa91 	bl	80091f4 <memcpy>
		  sprintf(uartTX, "\nSystem failed to start!\n");
 8002cd2:	4a82      	ldr	r2, [pc, #520]	; (8002edc <main+0x5f0>)
 8002cd4:	4b85      	ldr	r3, [pc, #532]	; (8002eec <main+0x600>)
 8002cd6:	4615      	mov	r5, r2
 8002cd8:	461c      	mov	r4, r3
 8002cda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002cdc:	6028      	str	r0, [r5, #0]
 8002cde:	6069      	str	r1, [r5, #4]
 8002ce0:	60aa      	str	r2, [r5, #8]
 8002ce2:	60eb      	str	r3, [r5, #12]
 8002ce4:	cc03      	ldmia	r4!, {r0, r1}
 8002ce6:	6128      	str	r0, [r5, #16]
 8002ce8:	6169      	str	r1, [r5, #20]
 8002cea:	8823      	ldrh	r3, [r4, #0]
 8002cec:	832b      	strh	r3, [r5, #24]
		  HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002cee:	2364      	movs	r3, #100	; 0x64
 8002cf0:	2265      	movs	r2, #101	; 0x65
 8002cf2:	497a      	ldr	r1, [pc, #488]	; (8002edc <main+0x5f0>)
 8002cf4:	487c      	ldr	r0, [pc, #496]	; (8002ee8 <main+0x5fc>)
 8002cf6:	f005 fc95 	bl	8008624 <HAL_UART_Transmit>

		  while ( gyro_error ) {	} 		// Endless Loop
 8002cfa:	bf00      	nop
 8002cfc:	4b76      	ldr	r3, [pc, #472]	; (8002ed8 <main+0x5ec>)
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1fb      	bne.n	8002cfc <main+0x410>
 8002d04:	e016      	b.n	8002d34 <main+0x448>
	}
	else
	{
		  sprintf(uartTX, "                                                                                                    ");
 8002d06:	4a75      	ldr	r2, [pc, #468]	; (8002edc <main+0x5f0>)
 8002d08:	4b75      	ldr	r3, [pc, #468]	; (8002ee0 <main+0x5f4>)
 8002d0a:	4610      	mov	r0, r2
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	2365      	movs	r3, #101	; 0x65
 8002d10:	461a      	mov	r2, r3
 8002d12:	f006 fa6f 	bl	80091f4 <memcpy>
		  sprintf(uartTX, "\nOh shit!\n");
 8002d16:	4a71      	ldr	r2, [pc, #452]	; (8002edc <main+0x5f0>)
 8002d18:	4b75      	ldr	r3, [pc, #468]	; (8002ef0 <main+0x604>)
 8002d1a:	cb03      	ldmia	r3!, {r0, r1}
 8002d1c:	6010      	str	r0, [r2, #0]
 8002d1e:	6051      	str	r1, [r2, #4]
 8002d20:	8819      	ldrh	r1, [r3, #0]
 8002d22:	789b      	ldrb	r3, [r3, #2]
 8002d24:	8111      	strh	r1, [r2, #8]
 8002d26:	7293      	strb	r3, [r2, #10]
		  HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002d28:	2364      	movs	r3, #100	; 0x64
 8002d2a:	2265      	movs	r2, #101	; 0x65
 8002d2c:	496b      	ldr	r1, [pc, #428]	; (8002edc <main+0x5f0>)
 8002d2e:	486e      	ldr	r0, [pc, #440]	; (8002ee8 <main+0x5fc>)
 8002d30:	f005 fc78 	bl	8008624 <HAL_UART_Transmit>
	}

	/////////////////////////////////////////////////////////////////////////

	if ( eeprom_data8[31] == 92 && gyro_error == false )
 8002d34:	4b66      	ldr	r3, [pc, #408]	; (8002ed0 <main+0x5e4>)
 8002d36:	7fdb      	ldrb	r3, [r3, #31]
 8002d38:	2b5c      	cmp	r3, #92	; 0x5c
 8002d3a:	f040 8092 	bne.w	8002e62 <main+0x576>
 8002d3e:	4b66      	ldr	r3, [pc, #408]	; (8002ed8 <main+0x5ec>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	f083 0301 	eor.w	r3, r3, #1
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 808a 	beq.w	8002e62 <main+0x576>
	{
		while ( HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) )
 8002d4e:	e03c      	b.n	8002dca <main+0x4de>
		{
			for (int i = 0; i <= 50000000; i++ )
 8002d50:	2300      	movs	r3, #0
 8002d52:	607b      	str	r3, [r7, #4]
 8002d54:	e035      	b.n	8002dc2 <main+0x4d6>
			{
				if( i == 50000000 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) )
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a66      	ldr	r2, [pc, #408]	; (8002ef4 <main+0x608>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d12e      	bne.n	8002dbc <main+0x4d0>
 8002d5e:	2101      	movs	r1, #1
 8002d60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d64:	f001 fa4e 	bl	8004204 <HAL_GPIO_ReadPin>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d026      	beq.n	8002dbc <main+0x4d0>
				{
					sprintf(uartTX, "                                                                                                    ");
 8002d6e:	4a5b      	ldr	r2, [pc, #364]	; (8002edc <main+0x5f0>)
 8002d70:	4b5b      	ldr	r3, [pc, #364]	; (8002ee0 <main+0x5f4>)
 8002d72:	4610      	mov	r0, r2
 8002d74:	4619      	mov	r1, r3
 8002d76:	2365      	movs	r3, #101	; 0x65
 8002d78:	461a      	mov	r2, r3
 8002d7a:	f006 fa3b 	bl	80091f4 <memcpy>
					sprintf(uartTX, "\nESC Calibration is starting! Reset after calibration!\n");
 8002d7e:	4b57      	ldr	r3, [pc, #348]	; (8002edc <main+0x5f0>)
 8002d80:	4a5d      	ldr	r2, [pc, #372]	; (8002ef8 <main+0x60c>)
 8002d82:	4614      	mov	r4, r2
 8002d84:	469c      	mov	ip, r3
 8002d86:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002d8a:	4665      	mov	r5, ip
 8002d8c:	4626      	mov	r6, r4
 8002d8e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002d90:	6028      	str	r0, [r5, #0]
 8002d92:	6069      	str	r1, [r5, #4]
 8002d94:	60aa      	str	r2, [r5, #8]
 8002d96:	60eb      	str	r3, [r5, #12]
 8002d98:	3410      	adds	r4, #16
 8002d9a:	f10c 0c10 	add.w	ip, ip, #16
 8002d9e:	4574      	cmp	r4, lr
 8002da0:	d1f3      	bne.n	8002d8a <main+0x49e>
 8002da2:	4662      	mov	r2, ip
 8002da4:	4623      	mov	r3, r4
 8002da6:	cb03      	ldmia	r3!, {r0, r1}
 8002da8:	6010      	str	r0, [r2, #0]
 8002daa:	6051      	str	r1, [r2, #4]
					HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002dac:	2364      	movs	r3, #100	; 0x64
 8002dae:	2265      	movs	r2, #101	; 0x65
 8002db0:	494a      	ldr	r1, [pc, #296]	; (8002edc <main+0x5f0>)
 8002db2:	484d      	ldr	r0, [pc, #308]	; (8002ee8 <main+0x5fc>)
 8002db4:	f005 fc36 	bl	8008624 <HAL_UART_Transmit>

					ESC_Calibration();
 8002db8:	f7fd fe24 	bl	8000a04 <ESC_Calibration>
			for (int i = 0; i <= 50000000; i++ )
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	607b      	str	r3, [r7, #4]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a4b      	ldr	r2, [pc, #300]	; (8002ef4 <main+0x608>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	ddc5      	ble.n	8002d56 <main+0x46a>
		while ( HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) )
 8002dca:	2101      	movs	r1, #1
 8002dcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dd0:	f001 fa18 	bl	8004204 <HAL_GPIO_ReadPin>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1ba      	bne.n	8002d50 <main+0x464>
				}
			}
		}


		sprintf(uartTX, "                                                                                                    ");
 8002dda:	4a40      	ldr	r2, [pc, #256]	; (8002edc <main+0x5f0>)
 8002ddc:	4b40      	ldr	r3, [pc, #256]	; (8002ee0 <main+0x5f4>)
 8002dde:	4610      	mov	r0, r2
 8002de0:	4619      	mov	r1, r3
 8002de2:	2365      	movs	r3, #101	; 0x65
 8002de4:	461a      	mov	r2, r3
 8002de6:	f006 fa05 	bl	80091f4 <memcpy>
		sprintf(uartTX, "\nFlight Setup is starting!\n");
 8002dea:	4a3c      	ldr	r2, [pc, #240]	; (8002edc <main+0x5f0>)
 8002dec:	4b43      	ldr	r3, [pc, #268]	; (8002efc <main+0x610>)
 8002dee:	4615      	mov	r5, r2
 8002df0:	461c      	mov	r4, r3
 8002df2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002df4:	6028      	str	r0, [r5, #0]
 8002df6:	6069      	str	r1, [r5, #4]
 8002df8:	60aa      	str	r2, [r5, #8]
 8002dfa:	60eb      	str	r3, [r5, #12]
 8002dfc:	cc07      	ldmia	r4!, {r0, r1, r2}
 8002dfe:	6128      	str	r0, [r5, #16]
 8002e00:	6169      	str	r1, [r5, #20]
 8002e02:	61aa      	str	r2, [r5, #24]
		HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002e04:	2364      	movs	r3, #100	; 0x64
 8002e06:	2265      	movs	r2, #101	; 0x65
 8002e08:	4934      	ldr	r1, [pc, #208]	; (8002edc <main+0x5f0>)
 8002e0a:	4837      	ldr	r0, [pc, #220]	; (8002ee8 <main+0x5fc>)
 8002e0c:	f005 fc0a 	bl	8008624 <HAL_UART_Transmit>

		Flight_Control_Setup();
 8002e10:	f7fd fefe 	bl	8000c10 <Flight_Control_Setup>

		sprintf(uartTX, "                                                                                                    ");
 8002e14:	4a31      	ldr	r2, [pc, #196]	; (8002edc <main+0x5f0>)
 8002e16:	4b32      	ldr	r3, [pc, #200]	; (8002ee0 <main+0x5f4>)
 8002e18:	4610      	mov	r0, r2
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	2365      	movs	r3, #101	; 0x65
 8002e1e:	461a      	mov	r2, r3
 8002e20:	f006 f9e8 	bl	80091f4 <memcpy>
		sprintf(uartTX, "\nFlight Setup is done! Ready to fly!\n");
 8002e24:	4b2d      	ldr	r3, [pc, #180]	; (8002edc <main+0x5f0>)
 8002e26:	4a36      	ldr	r2, [pc, #216]	; (8002f00 <main+0x614>)
 8002e28:	4614      	mov	r4, r2
 8002e2a:	469c      	mov	ip, r3
 8002e2c:	f104 0e20 	add.w	lr, r4, #32
 8002e30:	4665      	mov	r5, ip
 8002e32:	4626      	mov	r6, r4
 8002e34:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002e36:	6028      	str	r0, [r5, #0]
 8002e38:	6069      	str	r1, [r5, #4]
 8002e3a:	60aa      	str	r2, [r5, #8]
 8002e3c:	60eb      	str	r3, [r5, #12]
 8002e3e:	3410      	adds	r4, #16
 8002e40:	f10c 0c10 	add.w	ip, ip, #16
 8002e44:	4574      	cmp	r4, lr
 8002e46:	d1f3      	bne.n	8002e30 <main+0x544>
 8002e48:	4663      	mov	r3, ip
 8002e4a:	4622      	mov	r2, r4
 8002e4c:	6810      	ldr	r0, [r2, #0]
 8002e4e:	6018      	str	r0, [r3, #0]
 8002e50:	8892      	ldrh	r2, [r2, #4]
 8002e52:	809a      	strh	r2, [r3, #4]
		HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002e54:	2364      	movs	r3, #100	; 0x64
 8002e56:	2265      	movs	r2, #101	; 0x65
 8002e58:	4920      	ldr	r1, [pc, #128]	; (8002edc <main+0x5f0>)
 8002e5a:	4823      	ldr	r0, [pc, #140]	; (8002ee8 <main+0x5fc>)
 8002e5c:	f005 fbe2 	bl	8008624 <HAL_UART_Transmit>
 8002e60:	e08b      	b.n	8002f7a <main+0x68e>
	}
	else
	{
		setup_error = true;
 8002e62:	4b28      	ldr	r3, [pc, #160]	; (8002f04 <main+0x618>)
 8002e64:	2201      	movs	r2, #1
 8002e66:	701a      	strb	r2, [r3, #0]

		sprintf(uartTX, "                                                                                                    ");
 8002e68:	4a1c      	ldr	r2, [pc, #112]	; (8002edc <main+0x5f0>)
 8002e6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ee0 <main+0x5f4>)
 8002e6c:	4610      	mov	r0, r2
 8002e6e:	4619      	mov	r1, r3
 8002e70:	2365      	movs	r3, #101	; 0x65
 8002e72:	461a      	mov	r2, r3
 8002e74:	f006 f9be 	bl	80091f4 <memcpy>
		sprintf(uartTX, "\nMain Setup has not been done correctly!\n");
 8002e78:	4b18      	ldr	r3, [pc, #96]	; (8002edc <main+0x5f0>)
 8002e7a:	4a23      	ldr	r2, [pc, #140]	; (8002f08 <main+0x61c>)
 8002e7c:	4614      	mov	r4, r2
 8002e7e:	469c      	mov	ip, r3
 8002e80:	f104 0e20 	add.w	lr, r4, #32
 8002e84:	4665      	mov	r5, ip
 8002e86:	4626      	mov	r6, r4
 8002e88:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002e8a:	6028      	str	r0, [r5, #0]
 8002e8c:	6069      	str	r1, [r5, #4]
 8002e8e:	60aa      	str	r2, [r5, #8]
 8002e90:	60eb      	str	r3, [r5, #12]
 8002e92:	3410      	adds	r4, #16
 8002e94:	f10c 0c10 	add.w	ip, ip, #16
 8002e98:	4574      	cmp	r4, lr
 8002e9a:	d1f3      	bne.n	8002e84 <main+0x598>
 8002e9c:	4662      	mov	r2, ip
 8002e9e:	4623      	mov	r3, r4
 8002ea0:	cb03      	ldmia	r3!, {r0, r1}
 8002ea2:	6010      	str	r0, [r2, #0]
 8002ea4:	6051      	str	r1, [r2, #4]
 8002ea6:	881b      	ldrh	r3, [r3, #0]
 8002ea8:	8113      	strh	r3, [r2, #8]
		HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002eaa:	2364      	movs	r3, #100	; 0x64
 8002eac:	2265      	movs	r2, #101	; 0x65
 8002eae:	490b      	ldr	r1, [pc, #44]	; (8002edc <main+0x5f0>)
 8002eb0:	480d      	ldr	r0, [pc, #52]	; (8002ee8 <main+0x5fc>)
 8002eb2:	f005 fbb7 	bl	8008624 <HAL_UART_Transmit>

		while ( setup_error )
 8002eb6:	e05c      	b.n	8002f72 <main+0x686>
		{
			if ( HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) )
 8002eb8:	2101      	movs	r1, #1
 8002eba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ebe:	f001 f9a1 	bl	8004204 <HAL_GPIO_ReadPin>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d054      	beq.n	8002f72 <main+0x686>
			{
				for (int i = 0; i <= 50000000; i++ )
 8002ec8:	2300      	movs	r3, #0
 8002eca:	603b      	str	r3, [r7, #0]
 8002ecc:	e04d      	b.n	8002f6a <main+0x67e>
 8002ece:	bf00      	nop
 8002ed0:	200000bc 	.word	0x200000bc
 8002ed4:	200000dc 	.word	0x200000dc
 8002ed8:	200003eb 	.word	0x200003eb
 8002edc:	20000324 	.word	0x20000324
 8002ee0:	08009734 	.word	0x08009734
 8002ee4:	0800979c 	.word	0x0800979c
 8002ee8:	20000278 	.word	0x20000278
 8002eec:	080097b0 	.word	0x080097b0
 8002ef0:	080097cc 	.word	0x080097cc
 8002ef4:	02faf080 	.word	0x02faf080
 8002ef8:	080097d8 	.word	0x080097d8
 8002efc:	08009810 	.word	0x08009810
 8002f00:	0800982c 	.word	0x0800982c
 8002f04:	200003ea 	.word	0x200003ea
 8002f08:	08009854 	.word	0x08009854
				{
					if( i == 50000000 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) )
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	4a1b      	ldr	r2, [pc, #108]	; (8002f7c <main+0x690>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d127      	bne.n	8002f64 <main+0x678>
 8002f14:	2101      	movs	r1, #1
 8002f16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f1a:	f001 f973 	bl	8004204 <HAL_GPIO_ReadPin>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d01f      	beq.n	8002f64 <main+0x678>
					{
						sprintf(uartTX, "                                                                                                    ");
 8002f24:	4a16      	ldr	r2, [pc, #88]	; (8002f80 <main+0x694>)
 8002f26:	4b17      	ldr	r3, [pc, #92]	; (8002f84 <main+0x698>)
 8002f28:	4610      	mov	r0, r2
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	2365      	movs	r3, #101	; 0x65
 8002f2e:	461a      	mov	r2, r3
 8002f30:	f006 f960 	bl	80091f4 <memcpy>
						sprintf(uartTX, "\nSetup is starting..!\n");
 8002f34:	4a12      	ldr	r2, [pc, #72]	; (8002f80 <main+0x694>)
 8002f36:	4b14      	ldr	r3, [pc, #80]	; (8002f88 <main+0x69c>)
 8002f38:	4614      	mov	r4, r2
 8002f3a:	461d      	mov	r5, r3
 8002f3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f3e:	6020      	str	r0, [r4, #0]
 8002f40:	6061      	str	r1, [r4, #4]
 8002f42:	60a2      	str	r2, [r4, #8]
 8002f44:	60e3      	str	r3, [r4, #12]
 8002f46:	6828      	ldr	r0, [r5, #0]
 8002f48:	6120      	str	r0, [r4, #16]
 8002f4a:	88ab      	ldrh	r3, [r5, #4]
 8002f4c:	79aa      	ldrb	r2, [r5, #6]
 8002f4e:	82a3      	strh	r3, [r4, #20]
 8002f50:	4613      	mov	r3, r2
 8002f52:	75a3      	strb	r3, [r4, #22]
						HAL_UART_Transmit( &huart1, (uint8_t *)uartTX, sizeof(uartTX), 100 );
 8002f54:	2364      	movs	r3, #100	; 0x64
 8002f56:	2265      	movs	r2, #101	; 0x65
 8002f58:	4909      	ldr	r1, [pc, #36]	; (8002f80 <main+0x694>)
 8002f5a:	480c      	ldr	r0, [pc, #48]	; (8002f8c <main+0x6a0>)
 8002f5c:	f005 fb62 	bl	8008624 <HAL_UART_Transmit>

						Main_Setup( );
 8002f60:	f7fe fb3e 	bl	80015e0 <Main_Setup>
				for (int i = 0; i <= 50000000; i++ )
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	3301      	adds	r3, #1
 8002f68:	603b      	str	r3, [r7, #0]
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	4a03      	ldr	r2, [pc, #12]	; (8002f7c <main+0x690>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	ddcc      	ble.n	8002f0c <main+0x620>
		while ( setup_error )
 8002f72:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <main+0x6a4>)
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d19e      	bne.n	8002eb8 <main+0x5cc>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002f7a:	e7fe      	b.n	8002f7a <main+0x68e>
 8002f7c:	02faf080 	.word	0x02faf080
 8002f80:	20000324 	.word	0x20000324
 8002f84:	08009734 	.word	0x08009734
 8002f88:	08009880 	.word	0x08009880
 8002f8c:	20000278 	.word	0x20000278
 8002f90:	200003ea 	.word	0x200003ea

08002f94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b09e      	sub	sp, #120	; 0x78
 8002f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f9a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002f9e:	2228      	movs	r2, #40	; 0x28
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f006 f931 	bl	800920a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002fa8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	605a      	str	r2, [r3, #4]
 8002fb2:	609a      	str	r2, [r3, #8]
 8002fb4:	60da      	str	r2, [r3, #12]
 8002fb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fb8:	463b      	mov	r3, r7
 8002fba:	223c      	movs	r2, #60	; 0x3c
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f006 f923 	bl	800920a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002fc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002fcc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002fce:	2300      	movs	r3, #0
 8002fd0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fd6:	2310      	movs	r3, #16
 8002fd8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fda:	2302      	movs	r3, #2
 8002fdc:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002fde:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002fe2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002fe4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002fe8:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fea:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f002 fc3e 	bl	8005870 <HAL_RCC_OscConfig>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002ffa:	f000 fa1b 	bl	8003434 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ffe:	230f      	movs	r3, #15
 8003000:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003002:	2302      	movs	r3, #2
 8003004:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003006:	2300      	movs	r3, #0
 8003008:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800300a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800300e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003010:	2300      	movs	r3, #0
 8003012:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003014:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003018:	2102      	movs	r1, #2
 800301a:	4618      	mov	r0, r3
 800301c:	f003 fb30 	bl	8006680 <HAL_RCC_ClockConfig>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003026:	f000 fa05 	bl	8003434 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800302a:	2321      	movs	r3, #33	; 0x21
 800302c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800302e:	2300      	movs	r3, #0
 8003030:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003032:	2300      	movs	r3, #0
 8003034:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003036:	463b      	mov	r3, r7
 8003038:	4618      	mov	r0, r3
 800303a:	f003 fd57 	bl	8006aec <HAL_RCCEx_PeriphCLKConfig>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d001      	beq.n	8003048 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8003044:	f000 f9f6 	bl	8003434 <Error_Handler>
  }
}
 8003048:	bf00      	nop
 800304a:	3778      	adds	r7, #120	; 0x78
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003054:	4b1b      	ldr	r3, [pc, #108]	; (80030c4 <MX_I2C1_Init+0x74>)
 8003056:	4a1c      	ldr	r2, [pc, #112]	; (80030c8 <MX_I2C1_Init+0x78>)
 8003058:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010020A;
 800305a:	4b1a      	ldr	r3, [pc, #104]	; (80030c4 <MX_I2C1_Init+0x74>)
 800305c:	4a1b      	ldr	r2, [pc, #108]	; (80030cc <MX_I2C1_Init+0x7c>)
 800305e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003060:	4b18      	ldr	r3, [pc, #96]	; (80030c4 <MX_I2C1_Init+0x74>)
 8003062:	2200      	movs	r2, #0
 8003064:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003066:	4b17      	ldr	r3, [pc, #92]	; (80030c4 <MX_I2C1_Init+0x74>)
 8003068:	2201      	movs	r2, #1
 800306a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800306c:	4b15      	ldr	r3, [pc, #84]	; (80030c4 <MX_I2C1_Init+0x74>)
 800306e:	2200      	movs	r2, #0
 8003070:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003072:	4b14      	ldr	r3, [pc, #80]	; (80030c4 <MX_I2C1_Init+0x74>)
 8003074:	2200      	movs	r2, #0
 8003076:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003078:	4b12      	ldr	r3, [pc, #72]	; (80030c4 <MX_I2C1_Init+0x74>)
 800307a:	2200      	movs	r2, #0
 800307c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800307e:	4b11      	ldr	r3, [pc, #68]	; (80030c4 <MX_I2C1_Init+0x74>)
 8003080:	2200      	movs	r2, #0
 8003082:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003084:	4b0f      	ldr	r3, [pc, #60]	; (80030c4 <MX_I2C1_Init+0x74>)
 8003086:	2200      	movs	r2, #0
 8003088:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800308a:	480e      	ldr	r0, [pc, #56]	; (80030c4 <MX_I2C1_Init+0x74>)
 800308c:	f001 f8ea 	bl	8004264 <HAL_I2C_Init>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003096:	f000 f9cd 	bl	8003434 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800309a:	2100      	movs	r1, #0
 800309c:	4809      	ldr	r0, [pc, #36]	; (80030c4 <MX_I2C1_Init+0x74>)
 800309e:	f002 fb2f 	bl	8005700 <HAL_I2CEx_ConfigAnalogFilter>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80030a8:	f000 f9c4 	bl	8003434 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80030ac:	2100      	movs	r1, #0
 80030ae:	4805      	ldr	r0, [pc, #20]	; (80030c4 <MX_I2C1_Init+0x74>)
 80030b0:	f002 fb71 	bl	8005796 <HAL_I2CEx_ConfigDigitalFilter>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80030ba:	f000 f9bb 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	200001d0 	.word	0x200001d0
 80030c8:	40005400 	.word	0x40005400
 80030cc:	0010020a 	.word	0x0010020a

080030d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b088      	sub	sp, #32
 80030d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030d6:	f107 0314 	add.w	r3, r7, #20
 80030da:	2200      	movs	r2, #0
 80030dc:	601a      	str	r2, [r3, #0]
 80030de:	605a      	str	r2, [r3, #4]
 80030e0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80030e2:	1d3b      	adds	r3, r7, #4
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	605a      	str	r2, [r3, #4]
 80030ea:	609a      	str	r2, [r3, #8]
 80030ec:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80030ee:	4b31      	ldr	r3, [pc, #196]	; (80031b4 <MX_TIM2_Init+0xe4>)
 80030f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80030f6:	4b2f      	ldr	r3, [pc, #188]	; (80031b4 <MX_TIM2_Init+0xe4>)
 80030f8:	2247      	movs	r2, #71	; 0x47
 80030fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030fc:	4b2d      	ldr	r3, [pc, #180]	; (80031b4 <MX_TIM2_Init+0xe4>)
 80030fe:	2200      	movs	r2, #0
 8003100:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 12000;
 8003102:	4b2c      	ldr	r3, [pc, #176]	; (80031b4 <MX_TIM2_Init+0xe4>)
 8003104:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8003108:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800310a:	4b2a      	ldr	r3, [pc, #168]	; (80031b4 <MX_TIM2_Init+0xe4>)
 800310c:	2200      	movs	r2, #0
 800310e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003110:	4b28      	ldr	r3, [pc, #160]	; (80031b4 <MX_TIM2_Init+0xe4>)
 8003112:	2200      	movs	r2, #0
 8003114:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8003116:	4827      	ldr	r0, [pc, #156]	; (80031b4 <MX_TIM2_Init+0xe4>)
 8003118:	f003 ff50 	bl	8006fbc <HAL_TIM_IC_Init>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003122:	f000 f987 	bl	8003434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003126:	2300      	movs	r3, #0
 8003128:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800312e:	f107 0314 	add.w	r3, r7, #20
 8003132:	4619      	mov	r1, r3
 8003134:	481f      	ldr	r0, [pc, #124]	; (80031b4 <MX_TIM2_Init+0xe4>)
 8003136:	f005 f989 	bl	800844c <HAL_TIMEx_MasterConfigSynchronization>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8003140:	f000 f978 	bl	8003434 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003144:	2300      	movs	r3, #0
 8003146:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003148:	2301      	movs	r3, #1
 800314a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800314c:	2300      	movs	r3, #0
 800314e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8003150:	2300      	movs	r3, #0
 8003152:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003154:	1d3b      	adds	r3, r7, #4
 8003156:	2200      	movs	r2, #0
 8003158:	4619      	mov	r1, r3
 800315a:	4816      	ldr	r0, [pc, #88]	; (80031b4 <MX_TIM2_Init+0xe4>)
 800315c:	f004 f957 	bl	800740e <HAL_TIM_IC_ConfigChannel>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003166:	f000 f965 	bl	8003434 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800316a:	1d3b      	adds	r3, r7, #4
 800316c:	2204      	movs	r2, #4
 800316e:	4619      	mov	r1, r3
 8003170:	4810      	ldr	r0, [pc, #64]	; (80031b4 <MX_TIM2_Init+0xe4>)
 8003172:	f004 f94c 	bl	800740e <HAL_TIM_IC_ConfigChannel>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800317c:	f000 f95a 	bl	8003434 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003180:	1d3b      	adds	r3, r7, #4
 8003182:	2208      	movs	r2, #8
 8003184:	4619      	mov	r1, r3
 8003186:	480b      	ldr	r0, [pc, #44]	; (80031b4 <MX_TIM2_Init+0xe4>)
 8003188:	f004 f941 	bl	800740e <HAL_TIM_IC_ConfigChannel>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8003192:	f000 f94f 	bl	8003434 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003196:	1d3b      	adds	r3, r7, #4
 8003198:	220c      	movs	r2, #12
 800319a:	4619      	mov	r1, r3
 800319c:	4805      	ldr	r0, [pc, #20]	; (80031b4 <MX_TIM2_Init+0xe4>)
 800319e:	f004 f936 	bl	800740e <HAL_TIM_IC_ConfigChannel>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80031a8:	f000 f944 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80031ac:	bf00      	nop
 80031ae:	3720      	adds	r7, #32
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	20000180 	.word	0x20000180

080031b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b08e      	sub	sp, #56	; 0x38
 80031bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80031c2:	2200      	movs	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	605a      	str	r2, [r3, #4]
 80031c8:	609a      	str	r2, [r3, #8]
 80031ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031cc:	f107 031c 	add.w	r3, r7, #28
 80031d0:	2200      	movs	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]
 80031d4:	605a      	str	r2, [r3, #4]
 80031d6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031d8:	463b      	mov	r3, r7
 80031da:	2200      	movs	r2, #0
 80031dc:	601a      	str	r2, [r3, #0]
 80031de:	605a      	str	r2, [r3, #4]
 80031e0:	609a      	str	r2, [r3, #8]
 80031e2:	60da      	str	r2, [r3, #12]
 80031e4:	611a      	str	r2, [r3, #16]
 80031e6:	615a      	str	r2, [r3, #20]
 80031e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80031ea:	4b3e      	ldr	r3, [pc, #248]	; (80032e4 <MX_TIM3_Init+0x12c>)
 80031ec:	4a3e      	ldr	r2, [pc, #248]	; (80032e8 <MX_TIM3_Init+0x130>)
 80031ee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 80031f0:	4b3c      	ldr	r3, [pc, #240]	; (80032e4 <MX_TIM3_Init+0x12c>)
 80031f2:	2248      	movs	r2, #72	; 0x48
 80031f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031f6:	4b3b      	ldr	r3, [pc, #236]	; (80032e4 <MX_TIM3_Init+0x12c>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 12000;
 80031fc:	4b39      	ldr	r3, [pc, #228]	; (80032e4 <MX_TIM3_Init+0x12c>)
 80031fe:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8003202:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003204:	4b37      	ldr	r3, [pc, #220]	; (80032e4 <MX_TIM3_Init+0x12c>)
 8003206:	2200      	movs	r2, #0
 8003208:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800320a:	4b36      	ldr	r3, [pc, #216]	; (80032e4 <MX_TIM3_Init+0x12c>)
 800320c:	2200      	movs	r2, #0
 800320e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003210:	4834      	ldr	r0, [pc, #208]	; (80032e4 <MX_TIM3_Init+0x12c>)
 8003212:	f003 fe1b 	bl	8006e4c <HAL_TIM_Base_Init>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800321c:	f000 f90a 	bl	8003434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003220:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003224:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003226:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800322a:	4619      	mov	r1, r3
 800322c:	482d      	ldr	r0, [pc, #180]	; (80032e4 <MX_TIM3_Init+0x12c>)
 800322e:	f004 faa3 	bl	8007778 <HAL_TIM_ConfigClockSource>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003238:	f000 f8fc 	bl	8003434 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800323c:	4829      	ldr	r0, [pc, #164]	; (80032e4 <MX_TIM3_Init+0x12c>)
 800323e:	f003 fe30 	bl	8006ea2 <HAL_TIM_PWM_Init>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003248:	f000 f8f4 	bl	8003434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800324c:	2300      	movs	r3, #0
 800324e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003250:	2300      	movs	r3, #0
 8003252:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003254:	f107 031c 	add.w	r3, r7, #28
 8003258:	4619      	mov	r1, r3
 800325a:	4822      	ldr	r0, [pc, #136]	; (80032e4 <MX_TIM3_Init+0x12c>)
 800325c:	f005 f8f6 	bl	800844c <HAL_TIMEx_MasterConfigSynchronization>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8003266:	f000 f8e5 	bl	8003434 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800326a:	2360      	movs	r3, #96	; 0x60
 800326c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 800326e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003272:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003274:	2300      	movs	r3, #0
 8003276:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003278:	2304      	movs	r3, #4
 800327a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800327c:	463b      	mov	r3, r7
 800327e:	2200      	movs	r2, #0
 8003280:	4619      	mov	r1, r3
 8003282:	4818      	ldr	r0, [pc, #96]	; (80032e4 <MX_TIM3_Init+0x12c>)
 8003284:	f004 f960 	bl	8007548 <HAL_TIM_PWM_ConfigChannel>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d001      	beq.n	8003292 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 800328e:	f000 f8d1 	bl	8003434 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003292:	463b      	mov	r3, r7
 8003294:	2204      	movs	r2, #4
 8003296:	4619      	mov	r1, r3
 8003298:	4812      	ldr	r0, [pc, #72]	; (80032e4 <MX_TIM3_Init+0x12c>)
 800329a:	f004 f955 	bl	8007548 <HAL_TIM_PWM_ConfigChannel>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 80032a4:	f000 f8c6 	bl	8003434 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80032a8:	463b      	mov	r3, r7
 80032aa:	2208      	movs	r2, #8
 80032ac:	4619      	mov	r1, r3
 80032ae:	480d      	ldr	r0, [pc, #52]	; (80032e4 <MX_TIM3_Init+0x12c>)
 80032b0:	f004 f94a 	bl	8007548 <HAL_TIM_PWM_ConfigChannel>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 80032ba:	f000 f8bb 	bl	8003434 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80032be:	463b      	mov	r3, r7
 80032c0:	220c      	movs	r2, #12
 80032c2:	4619      	mov	r1, r3
 80032c4:	4807      	ldr	r0, [pc, #28]	; (80032e4 <MX_TIM3_Init+0x12c>)
 80032c6:	f004 f93f 	bl	8007548 <HAL_TIM_PWM_ConfigChannel>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <MX_TIM3_Init+0x11c>
  {
    Error_Handler();
 80032d0:	f000 f8b0 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80032d4:	4803      	ldr	r0, [pc, #12]	; (80032e4 <MX_TIM3_Init+0x12c>)
 80032d6:	f000 f9a3 	bl	8003620 <HAL_TIM_MspPostInit>

}
 80032da:	bf00      	nop
 80032dc:	3738      	adds	r7, #56	; 0x38
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20000138 	.word	0x20000138
 80032e8:	40000400 	.word	0x40000400

080032ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80032f0:	4b14      	ldr	r3, [pc, #80]	; (8003344 <MX_USART1_UART_Init+0x58>)
 80032f2:	4a15      	ldr	r2, [pc, #84]	; (8003348 <MX_USART1_UART_Init+0x5c>)
 80032f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 80032f6:	4b13      	ldr	r3, [pc, #76]	; (8003344 <MX_USART1_UART_Init+0x58>)
 80032f8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80032fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80032fe:	4b11      	ldr	r3, [pc, #68]	; (8003344 <MX_USART1_UART_Init+0x58>)
 8003300:	2200      	movs	r2, #0
 8003302:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003304:	4b0f      	ldr	r3, [pc, #60]	; (8003344 <MX_USART1_UART_Init+0x58>)
 8003306:	2200      	movs	r2, #0
 8003308:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800330a:	4b0e      	ldr	r3, [pc, #56]	; (8003344 <MX_USART1_UART_Init+0x58>)
 800330c:	2200      	movs	r2, #0
 800330e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003310:	4b0c      	ldr	r3, [pc, #48]	; (8003344 <MX_USART1_UART_Init+0x58>)
 8003312:	220c      	movs	r2, #12
 8003314:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003316:	4b0b      	ldr	r3, [pc, #44]	; (8003344 <MX_USART1_UART_Init+0x58>)
 8003318:	2200      	movs	r2, #0
 800331a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800331c:	4b09      	ldr	r3, [pc, #36]	; (8003344 <MX_USART1_UART_Init+0x58>)
 800331e:	2200      	movs	r2, #0
 8003320:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003322:	4b08      	ldr	r3, [pc, #32]	; (8003344 <MX_USART1_UART_Init+0x58>)
 8003324:	2200      	movs	r2, #0
 8003326:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003328:	4b06      	ldr	r3, [pc, #24]	; (8003344 <MX_USART1_UART_Init+0x58>)
 800332a:	2200      	movs	r2, #0
 800332c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800332e:	4805      	ldr	r0, [pc, #20]	; (8003344 <MX_USART1_UART_Init+0x58>)
 8003330:	f005 f92a 	bl	8008588 <HAL_UART_Init>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800333a:	f000 f87b 	bl	8003434 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800333e:	bf00      	nop
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	20000278 	.word	0x20000278
 8003348:	40013800 	.word	0x40013800

0800334c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b08a      	sub	sp, #40	; 0x28
 8003350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003352:	f107 0314 	add.w	r3, r7, #20
 8003356:	2200      	movs	r2, #0
 8003358:	601a      	str	r2, [r3, #0]
 800335a:	605a      	str	r2, [r3, #4]
 800335c:	609a      	str	r2, [r3, #8]
 800335e:	60da      	str	r2, [r3, #12]
 8003360:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003362:	4b31      	ldr	r3, [pc, #196]	; (8003428 <MX_GPIO_Init+0xdc>)
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	4a30      	ldr	r2, [pc, #192]	; (8003428 <MX_GPIO_Init+0xdc>)
 8003368:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800336c:	6153      	str	r3, [r2, #20]
 800336e:	4b2e      	ldr	r3, [pc, #184]	; (8003428 <MX_GPIO_Init+0xdc>)
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003376:	613b      	str	r3, [r7, #16]
 8003378:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800337a:	4b2b      	ldr	r3, [pc, #172]	; (8003428 <MX_GPIO_Init+0xdc>)
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	4a2a      	ldr	r2, [pc, #168]	; (8003428 <MX_GPIO_Init+0xdc>)
 8003380:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003384:	6153      	str	r3, [r2, #20]
 8003386:	4b28      	ldr	r3, [pc, #160]	; (8003428 <MX_GPIO_Init+0xdc>)
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003392:	4b25      	ldr	r3, [pc, #148]	; (8003428 <MX_GPIO_Init+0xdc>)
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	4a24      	ldr	r2, [pc, #144]	; (8003428 <MX_GPIO_Init+0xdc>)
 8003398:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800339c:	6153      	str	r3, [r2, #20]
 800339e:	4b22      	ldr	r3, [pc, #136]	; (8003428 <MX_GPIO_Init+0xdc>)
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033a6:	60bb      	str	r3, [r7, #8]
 80033a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033aa:	4b1f      	ldr	r3, [pc, #124]	; (8003428 <MX_GPIO_Init+0xdc>)
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	4a1e      	ldr	r2, [pc, #120]	; (8003428 <MX_GPIO_Init+0xdc>)
 80033b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033b4:	6153      	str	r3, [r2, #20]
 80033b6:	4b1c      	ldr	r3, [pc, #112]	; (8003428 <MX_GPIO_Init+0xdc>)
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033be:	607b      	str	r3, [r7, #4]
 80033c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80033c2:	2200      	movs	r2, #0
 80033c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80033c8:	4818      	ldr	r0, [pc, #96]	; (800342c <MX_GPIO_Init+0xe0>)
 80033ca:	f000 ff33 	bl	8004234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 80033ce:	2301      	movs	r3, #1
 80033d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80033d2:	4b17      	ldr	r3, [pc, #92]	; (8003430 <MX_GPIO_Init+0xe4>)
 80033d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d6:	2300      	movs	r3, #0
 80033d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80033da:	f107 0314 	add.w	r3, r7, #20
 80033de:	4619      	mov	r1, r3
 80033e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80033e4:	f000 fd94 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80033e8:	2304      	movs	r3, #4
 80033ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033ec:	2300      	movs	r3, #0
 80033ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f0:	2300      	movs	r3, #0
 80033f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80033f4:	f107 0314 	add.w	r3, r7, #20
 80033f8:	4619      	mov	r1, r3
 80033fa:	480c      	ldr	r0, [pc, #48]	; (800342c <MX_GPIO_Init+0xe0>)
 80033fc:	f000 fd88 	bl	8003f10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8003400:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003404:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003406:	2301      	movs	r3, #1
 8003408:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800340a:	2300      	movs	r3, #0
 800340c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800340e:	2300      	movs	r3, #0
 8003410:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8003412:	f107 0314 	add.w	r3, r7, #20
 8003416:	4619      	mov	r1, r3
 8003418:	4804      	ldr	r0, [pc, #16]	; (800342c <MX_GPIO_Init+0xe0>)
 800341a:	f000 fd79 	bl	8003f10 <HAL_GPIO_Init>

}
 800341e:	bf00      	nop
 8003420:	3728      	adds	r7, #40	; 0x28
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40021000 	.word	0x40021000
 800342c:	48000400 	.word	0x48000400
 8003430:	10120000 	.word	0x10120000

08003434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003438:	bf00      	nop
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
	...

08003444 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800344a:	4b0f      	ldr	r3, [pc, #60]	; (8003488 <HAL_MspInit+0x44>)
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	4a0e      	ldr	r2, [pc, #56]	; (8003488 <HAL_MspInit+0x44>)
 8003450:	f043 0301 	orr.w	r3, r3, #1
 8003454:	6193      	str	r3, [r2, #24]
 8003456:	4b0c      	ldr	r3, [pc, #48]	; (8003488 <HAL_MspInit+0x44>)
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	607b      	str	r3, [r7, #4]
 8003460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003462:	4b09      	ldr	r3, [pc, #36]	; (8003488 <HAL_MspInit+0x44>)
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	4a08      	ldr	r2, [pc, #32]	; (8003488 <HAL_MspInit+0x44>)
 8003468:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800346c:	61d3      	str	r3, [r2, #28]
 800346e:	4b06      	ldr	r3, [pc, #24]	; (8003488 <HAL_MspInit+0x44>)
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003476:	603b      	str	r3, [r7, #0]
 8003478:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800347a:	bf00      	nop
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	40021000 	.word	0x40021000

0800348c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b08a      	sub	sp, #40	; 0x28
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003494:	f107 0314 	add.w	r3, r7, #20
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	60da      	str	r2, [r3, #12]
 80034a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a23      	ldr	r2, [pc, #140]	; (8003538 <HAL_I2C_MspInit+0xac>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d13f      	bne.n	800352e <HAL_I2C_MspInit+0xa2>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034ae:	4b23      	ldr	r3, [pc, #140]	; (800353c <HAL_I2C_MspInit+0xb0>)
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	4a22      	ldr	r2, [pc, #136]	; (800353c <HAL_I2C_MspInit+0xb0>)
 80034b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034b8:	6153      	str	r3, [r2, #20]
 80034ba:	4b20      	ldr	r3, [pc, #128]	; (800353c <HAL_I2C_MspInit+0xb0>)
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80034c6:	23c0      	movs	r3, #192	; 0xc0
 80034c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034ca:	2312      	movs	r3, #18
 80034cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034ce:	2301      	movs	r3, #1
 80034d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034d2:	2303      	movs	r3, #3
 80034d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80034d6:	2304      	movs	r3, #4
 80034d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034da:	f107 0314 	add.w	r3, r7, #20
 80034de:	4619      	mov	r1, r3
 80034e0:	4817      	ldr	r0, [pc, #92]	; (8003540 <HAL_I2C_MspInit+0xb4>)
 80034e2:	f000 fd15 	bl	8003f10 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB6_FMP);
 80034e6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80034ea:	f002 f9a1 	bl	8005830 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB7_FMP);
 80034ee:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80034f2:	f002 f99d 	bl	8005830 <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80034f6:	4b11      	ldr	r3, [pc, #68]	; (800353c <HAL_I2C_MspInit+0xb0>)
 80034f8:	69db      	ldr	r3, [r3, #28]
 80034fa:	4a10      	ldr	r2, [pc, #64]	; (800353c <HAL_I2C_MspInit+0xb0>)
 80034fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003500:	61d3      	str	r3, [r2, #28]
 8003502:	4b0e      	ldr	r3, [pc, #56]	; (800353c <HAL_I2C_MspInit+0xb0>)
 8003504:	69db      	ldr	r3, [r3, #28]
 8003506:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800350a:	60fb      	str	r3, [r7, #12]
 800350c:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800350e:	2200      	movs	r2, #0
 8003510:	2100      	movs	r1, #0
 8003512:	201f      	movs	r0, #31
 8003514:	f000 fb27 	bl	8003b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003518:	201f      	movs	r0, #31
 800351a:	f000 fb40 	bl	8003b9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800351e:	2200      	movs	r2, #0
 8003520:	2100      	movs	r1, #0
 8003522:	2020      	movs	r0, #32
 8003524:	f000 fb1f 	bl	8003b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003528:	2020      	movs	r0, #32
 800352a:	f000 fb38 	bl	8003b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800352e:	bf00      	nop
 8003530:	3728      	adds	r7, #40	; 0x28
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	40005400 	.word	0x40005400
 800353c:	40021000 	.word	0x40021000
 8003540:	48000400 	.word	0x48000400

08003544 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b08a      	sub	sp, #40	; 0x28
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800354c:	f107 0314 	add.w	r3, r7, #20
 8003550:	2200      	movs	r2, #0
 8003552:	601a      	str	r2, [r3, #0]
 8003554:	605a      	str	r2, [r3, #4]
 8003556:	609a      	str	r2, [r3, #8]
 8003558:	60da      	str	r2, [r3, #12]
 800355a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003564:	d130      	bne.n	80035c8 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003566:	4b1a      	ldr	r3, [pc, #104]	; (80035d0 <HAL_TIM_IC_MspInit+0x8c>)
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	4a19      	ldr	r2, [pc, #100]	; (80035d0 <HAL_TIM_IC_MspInit+0x8c>)
 800356c:	f043 0301 	orr.w	r3, r3, #1
 8003570:	61d3      	str	r3, [r2, #28]
 8003572:	4b17      	ldr	r3, [pc, #92]	; (80035d0 <HAL_TIM_IC_MspInit+0x8c>)
 8003574:	69db      	ldr	r3, [r3, #28]
 8003576:	f003 0301 	and.w	r3, r3, #1
 800357a:	613b      	str	r3, [r7, #16]
 800357c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800357e:	4b14      	ldr	r3, [pc, #80]	; (80035d0 <HAL_TIM_IC_MspInit+0x8c>)
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	4a13      	ldr	r2, [pc, #76]	; (80035d0 <HAL_TIM_IC_MspInit+0x8c>)
 8003584:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003588:	6153      	str	r3, [r2, #20]
 800358a:	4b11      	ldr	r3, [pc, #68]	; (80035d0 <HAL_TIM_IC_MspInit+0x8c>)
 800358c:	695b      	ldr	r3, [r3, #20]
 800358e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003592:	60fb      	str	r3, [r7, #12]
 8003594:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 8003596:	232e      	movs	r3, #46	; 0x2e
 8003598:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800359a:	2302      	movs	r3, #2
 800359c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800359e:	2300      	movs	r3, #0
 80035a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035a2:	2303      	movs	r3, #3
 80035a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80035a6:	2301      	movs	r3, #1
 80035a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035aa:	f107 0314 	add.w	r3, r7, #20
 80035ae:	4619      	mov	r1, r3
 80035b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035b4:	f000 fcac 	bl	8003f10 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80035b8:	2200      	movs	r2, #0
 80035ba:	2100      	movs	r1, #0
 80035bc:	201c      	movs	r0, #28
 80035be:	f000 fad2 	bl	8003b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80035c2:	201c      	movs	r0, #28
 80035c4:	f000 faeb 	bl	8003b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80035c8:	bf00      	nop
 80035ca:	3728      	adds	r7, #40	; 0x28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40021000 	.word	0x40021000

080035d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a0d      	ldr	r2, [pc, #52]	; (8003618 <HAL_TIM_Base_MspInit+0x44>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d113      	bne.n	800360e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035e6:	4b0d      	ldr	r3, [pc, #52]	; (800361c <HAL_TIM_Base_MspInit+0x48>)
 80035e8:	69db      	ldr	r3, [r3, #28]
 80035ea:	4a0c      	ldr	r2, [pc, #48]	; (800361c <HAL_TIM_Base_MspInit+0x48>)
 80035ec:	f043 0302 	orr.w	r3, r3, #2
 80035f0:	61d3      	str	r3, [r2, #28]
 80035f2:	4b0a      	ldr	r3, [pc, #40]	; (800361c <HAL_TIM_Base_MspInit+0x48>)
 80035f4:	69db      	ldr	r3, [r3, #28]
 80035f6:	f003 0302 	and.w	r3, r3, #2
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80035fe:	2200      	movs	r2, #0
 8003600:	2100      	movs	r1, #0
 8003602:	201d      	movs	r0, #29
 8003604:	f000 faaf 	bl	8003b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003608:	201d      	movs	r0, #29
 800360a:	f000 fac8 	bl	8003b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800360e:	bf00      	nop
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40000400 	.word	0x40000400
 800361c:	40021000 	.word	0x40021000

08003620 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b08a      	sub	sp, #40	; 0x28
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003628:	f107 0314 	add.w	r3, r7, #20
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	605a      	str	r2, [r3, #4]
 8003632:	609a      	str	r2, [r3, #8]
 8003634:	60da      	str	r2, [r3, #12]
 8003636:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a1f      	ldr	r2, [pc, #124]	; (80036bc <HAL_TIM_MspPostInit+0x9c>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d138      	bne.n	80036b4 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003642:	4b1f      	ldr	r3, [pc, #124]	; (80036c0 <HAL_TIM_MspPostInit+0xa0>)
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	4a1e      	ldr	r2, [pc, #120]	; (80036c0 <HAL_TIM_MspPostInit+0xa0>)
 8003648:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800364c:	6153      	str	r3, [r2, #20]
 800364e:	4b1c      	ldr	r3, [pc, #112]	; (80036c0 <HAL_TIM_MspPostInit+0xa0>)
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003656:	613b      	str	r3, [r7, #16]
 8003658:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800365a:	4b19      	ldr	r3, [pc, #100]	; (80036c0 <HAL_TIM_MspPostInit+0xa0>)
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	4a18      	ldr	r2, [pc, #96]	; (80036c0 <HAL_TIM_MspPostInit+0xa0>)
 8003660:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003664:	6153      	str	r3, [r2, #20]
 8003666:	4b16      	ldr	r3, [pc, #88]	; (80036c0 <HAL_TIM_MspPostInit+0xa0>)
 8003668:	695b      	ldr	r3, [r3, #20]
 800366a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003672:	23c0      	movs	r3, #192	; 0xc0
 8003674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003676:	2302      	movs	r3, #2
 8003678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367a:	2300      	movs	r3, #0
 800367c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800367e:	2303      	movs	r3, #3
 8003680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003682:	2302      	movs	r3, #2
 8003684:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003686:	f107 0314 	add.w	r3, r7, #20
 800368a:	4619      	mov	r1, r3
 800368c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003690:	f000 fc3e 	bl	8003f10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003694:	2303      	movs	r3, #3
 8003696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003698:	2302      	movs	r3, #2
 800369a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800369c:	2300      	movs	r3, #0
 800369e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036a0:	2303      	movs	r3, #3
 80036a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80036a4:	2302      	movs	r3, #2
 80036a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036a8:	f107 0314 	add.w	r3, r7, #20
 80036ac:	4619      	mov	r1, r3
 80036ae:	4805      	ldr	r0, [pc, #20]	; (80036c4 <HAL_TIM_MspPostInit+0xa4>)
 80036b0:	f000 fc2e 	bl	8003f10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80036b4:	bf00      	nop
 80036b6:	3728      	adds	r7, #40	; 0x28
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	40000400 	.word	0x40000400
 80036c0:	40021000 	.word	0x40021000
 80036c4:	48000400 	.word	0x48000400

080036c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	; 0x28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d0:	f107 0314 	add.w	r3, r7, #20
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	605a      	str	r2, [r3, #4]
 80036da:	609a      	str	r2, [r3, #8]
 80036dc:	60da      	str	r2, [r3, #12]
 80036de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a1c      	ldr	r2, [pc, #112]	; (8003758 <HAL_UART_MspInit+0x90>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d131      	bne.n	800374e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036ea:	4b1c      	ldr	r3, [pc, #112]	; (800375c <HAL_UART_MspInit+0x94>)
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	4a1b      	ldr	r2, [pc, #108]	; (800375c <HAL_UART_MspInit+0x94>)
 80036f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036f4:	6193      	str	r3, [r2, #24]
 80036f6:	4b19      	ldr	r3, [pc, #100]	; (800375c <HAL_UART_MspInit+0x94>)
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003702:	4b16      	ldr	r3, [pc, #88]	; (800375c <HAL_UART_MspInit+0x94>)
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	4a15      	ldr	r2, [pc, #84]	; (800375c <HAL_UART_MspInit+0x94>)
 8003708:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800370c:	6153      	str	r3, [r2, #20]
 800370e:	4b13      	ldr	r3, [pc, #76]	; (800375c <HAL_UART_MspInit+0x94>)
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800371a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800371e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003720:	2302      	movs	r3, #2
 8003722:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003724:	2300      	movs	r3, #0
 8003726:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003728:	2303      	movs	r3, #3
 800372a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800372c:	2307      	movs	r3, #7
 800372e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003730:	f107 0314 	add.w	r3, r7, #20
 8003734:	4619      	mov	r1, r3
 8003736:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800373a:	f000 fbe9 	bl	8003f10 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800373e:	2200      	movs	r2, #0
 8003740:	2100      	movs	r1, #0
 8003742:	2025      	movs	r0, #37	; 0x25
 8003744:	f000 fa0f 	bl	8003b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003748:	2025      	movs	r0, #37	; 0x25
 800374a:	f000 fa28 	bl	8003b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800374e:	bf00      	nop
 8003750:	3728      	adds	r7, #40	; 0x28
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40013800 	.word	0x40013800
 800375c:	40021000 	.word	0x40021000

08003760 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003764:	bf00      	nop
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800376e:	b480      	push	{r7}
 8003770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003772:	e7fe      	b.n	8003772 <HardFault_Handler+0x4>

08003774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003778:	e7fe      	b.n	8003778 <MemManage_Handler+0x4>

0800377a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800377a:	b480      	push	{r7}
 800377c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800377e:	e7fe      	b.n	800377e <BusFault_Handler+0x4>

08003780 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003784:	e7fe      	b.n	8003784 <UsageFault_Handler+0x4>

08003786 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003786:	b480      	push	{r7}
 8003788:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800378a:	bf00      	nop
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003794:	b480      	push	{r7}
 8003796:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003798:	bf00      	nop
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr

080037a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037a2:	b480      	push	{r7}
 80037a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037a6:	bf00      	nop
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037b4:	f000 f8ba 	bl	800392c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037b8:	bf00      	nop
 80037ba:	bd80      	pop	{r7, pc}

080037bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80037c0:	4802      	ldr	r0, [pc, #8]	; (80037cc <TIM2_IRQHandler+0x10>)
 80037c2:	f003 fd05 	bl	80071d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80037c6:	bf00      	nop
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	20000180 	.word	0x20000180

080037d0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80037d4:	4802      	ldr	r0, [pc, #8]	; (80037e0 <TIM3_IRQHandler+0x10>)
 80037d6:	f003 fcfb 	bl	80071d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80037da:	bf00      	nop
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	20000138 	.word	0x20000138

080037e4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80037e8:	4802      	ldr	r0, [pc, #8]	; (80037f4 <I2C1_EV_IRQHandler+0x10>)
 80037ea:	f000 fff9 	bl	80047e0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80037ee:	bf00      	nop
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	200001d0 	.word	0x200001d0

080037f8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80037fc:	4802      	ldr	r0, [pc, #8]	; (8003808 <I2C1_ER_IRQHandler+0x10>)
 80037fe:	f001 f809 	bl	8004814 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003802:	bf00      	nop
 8003804:	bd80      	pop	{r7, pc}
 8003806:	bf00      	nop
 8003808:	200001d0 	.word	0x200001d0

0800380c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003810:	4802      	ldr	r0, [pc, #8]	; (800381c <USART1_IRQHandler+0x10>)
 8003812:	f004 ff9b 	bl	800874c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003816:	bf00      	nop
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	20000278 	.word	0x20000278

08003820 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003820:	b480      	push	{r7}
 8003822:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003824:	4b08      	ldr	r3, [pc, #32]	; (8003848 <SystemInit+0x28>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382a:	4a07      	ldr	r2, [pc, #28]	; (8003848 <SystemInit+0x28>)
 800382c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003830:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003834:	4b04      	ldr	r3, [pc, #16]	; (8003848 <SystemInit+0x28>)
 8003836:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800383a:	609a      	str	r2, [r3, #8]
#endif
}
 800383c:	bf00      	nop
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	e000ed00 	.word	0xe000ed00

0800384c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800384c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003884 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003850:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003852:	e003      	b.n	800385c <LoopCopyDataInit>

08003854 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003854:	4b0c      	ldr	r3, [pc, #48]	; (8003888 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003856:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003858:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800385a:	3104      	adds	r1, #4

0800385c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800385c:	480b      	ldr	r0, [pc, #44]	; (800388c <LoopForever+0xa>)
	ldr	r3, =_edata
 800385e:	4b0c      	ldr	r3, [pc, #48]	; (8003890 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003860:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003862:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003864:	d3f6      	bcc.n	8003854 <CopyDataInit>
	ldr	r2, =_sbss
 8003866:	4a0b      	ldr	r2, [pc, #44]	; (8003894 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003868:	e002      	b.n	8003870 <LoopFillZerobss>

0800386a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800386a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800386c:	f842 3b04 	str.w	r3, [r2], #4

08003870 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003870:	4b09      	ldr	r3, [pc, #36]	; (8003898 <LoopForever+0x16>)
	cmp	r2, r3
 8003872:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003874:	d3f9      	bcc.n	800386a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003876:	f7ff ffd3 	bl	8003820 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800387a:	f005 fc97 	bl	80091ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800387e:	f7ff f835 	bl	80028ec <main>

08003882 <LoopForever>:

LoopForever:
    b LoopForever
 8003882:	e7fe      	b.n	8003882 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003884:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8003888:	080098d8 	.word	0x080098d8
	ldr	r0, =_sdata
 800388c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003890:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8003894:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8003898:	20000440 	.word	0x20000440

0800389c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800389c:	e7fe      	b.n	800389c <ADC1_2_IRQHandler>
	...

080038a0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038a4:	4b08      	ldr	r3, [pc, #32]	; (80038c8 <HAL_Init+0x28>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a07      	ldr	r2, [pc, #28]	; (80038c8 <HAL_Init+0x28>)
 80038aa:	f043 0310 	orr.w	r3, r3, #16
 80038ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038b0:	2003      	movs	r0, #3
 80038b2:	f000 f94d 	bl	8003b50 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038b6:	2000      	movs	r0, #0
 80038b8:	f000 f808 	bl	80038cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038bc:	f7ff fdc2 	bl	8003444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40022000 	.word	0x40022000

080038cc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80038d4:	4b12      	ldr	r3, [pc, #72]	; (8003920 <HAL_InitTick+0x54>)
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	4b12      	ldr	r3, [pc, #72]	; (8003924 <HAL_InitTick+0x58>)
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	4619      	mov	r1, r3
 80038de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80038e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ea:	4618      	mov	r0, r3
 80038ec:	f000 f965 	bl	8003bba <HAL_SYSTICK_Config>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e00e      	b.n	8003918 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2b0f      	cmp	r3, #15
 80038fe:	d80a      	bhi.n	8003916 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003900:	2200      	movs	r2, #0
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	f04f 30ff 	mov.w	r0, #4294967295
 8003908:	f000 f92d 	bl	8003b66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800390c:	4a06      	ldr	r2, [pc, #24]	; (8003928 <HAL_InitTick+0x5c>)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003912:	2300      	movs	r3, #0
 8003914:	e000      	b.n	8003918 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
}
 8003918:	4618      	mov	r0, r3
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	20000004 	.word	0x20000004
 8003924:	2000000c 	.word	0x2000000c
 8003928:	20000008 	.word	0x20000008

0800392c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003930:	4b06      	ldr	r3, [pc, #24]	; (800394c <HAL_IncTick+0x20>)
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	461a      	mov	r2, r3
 8003936:	4b06      	ldr	r3, [pc, #24]	; (8003950 <HAL_IncTick+0x24>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4413      	add	r3, r2
 800393c:	4a04      	ldr	r2, [pc, #16]	; (8003950 <HAL_IncTick+0x24>)
 800393e:	6013      	str	r3, [r2, #0]
}
 8003940:	bf00      	nop
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	2000000c 	.word	0x2000000c
 8003950:	20000418 	.word	0x20000418

08003954 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  return uwTick;  
 8003958:	4b03      	ldr	r3, [pc, #12]	; (8003968 <HAL_GetTick+0x14>)
 800395a:	681b      	ldr	r3, [r3, #0]
}
 800395c:	4618      	mov	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	20000418 	.word	0x20000418

0800396c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003974:	f7ff ffee 	bl	8003954 <HAL_GetTick>
 8003978:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003984:	d005      	beq.n	8003992 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003986:	4b09      	ldr	r3, [pc, #36]	; (80039ac <HAL_Delay+0x40>)
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	461a      	mov	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4413      	add	r3, r2
 8003990:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003992:	bf00      	nop
 8003994:	f7ff ffde 	bl	8003954 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	68fa      	ldr	r2, [r7, #12]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d8f7      	bhi.n	8003994 <HAL_Delay+0x28>
  {
  }
}
 80039a4:	bf00      	nop
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	2000000c 	.word	0x2000000c

080039b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	f003 0307 	and.w	r3, r3, #7
 80039be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039c0:	4b0c      	ldr	r3, [pc, #48]	; (80039f4 <__NVIC_SetPriorityGrouping+0x44>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039c6:	68ba      	ldr	r2, [r7, #8]
 80039c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039cc:	4013      	ands	r3, r2
 80039ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039e2:	4a04      	ldr	r2, [pc, #16]	; (80039f4 <__NVIC_SetPriorityGrouping+0x44>)
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	60d3      	str	r3, [r2, #12]
}
 80039e8:	bf00      	nop
 80039ea:	3714      	adds	r7, #20
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr
 80039f4:	e000ed00 	.word	0xe000ed00

080039f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039fc:	4b04      	ldr	r3, [pc, #16]	; (8003a10 <__NVIC_GetPriorityGrouping+0x18>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	0a1b      	lsrs	r3, r3, #8
 8003a02:	f003 0307 	and.w	r3, r3, #7
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	e000ed00 	.word	0xe000ed00

08003a14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	db0b      	blt.n	8003a3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a26:	79fb      	ldrb	r3, [r7, #7]
 8003a28:	f003 021f 	and.w	r2, r3, #31
 8003a2c:	4907      	ldr	r1, [pc, #28]	; (8003a4c <__NVIC_EnableIRQ+0x38>)
 8003a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a32:	095b      	lsrs	r3, r3, #5
 8003a34:	2001      	movs	r0, #1
 8003a36:	fa00 f202 	lsl.w	r2, r0, r2
 8003a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a3e:	bf00      	nop
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	e000e100 	.word	0xe000e100

08003a50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	4603      	mov	r3, r0
 8003a58:	6039      	str	r1, [r7, #0]
 8003a5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	db0a      	blt.n	8003a7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	b2da      	uxtb	r2, r3
 8003a68:	490c      	ldr	r1, [pc, #48]	; (8003a9c <__NVIC_SetPriority+0x4c>)
 8003a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6e:	0112      	lsls	r2, r2, #4
 8003a70:	b2d2      	uxtb	r2, r2
 8003a72:	440b      	add	r3, r1
 8003a74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a78:	e00a      	b.n	8003a90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	b2da      	uxtb	r2, r3
 8003a7e:	4908      	ldr	r1, [pc, #32]	; (8003aa0 <__NVIC_SetPriority+0x50>)
 8003a80:	79fb      	ldrb	r3, [r7, #7]
 8003a82:	f003 030f 	and.w	r3, r3, #15
 8003a86:	3b04      	subs	r3, #4
 8003a88:	0112      	lsls	r2, r2, #4
 8003a8a:	b2d2      	uxtb	r2, r2
 8003a8c:	440b      	add	r3, r1
 8003a8e:	761a      	strb	r2, [r3, #24]
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr
 8003a9c:	e000e100 	.word	0xe000e100
 8003aa0:	e000ed00 	.word	0xe000ed00

08003aa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b089      	sub	sp, #36	; 0x24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	f1c3 0307 	rsb	r3, r3, #7
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	bf28      	it	cs
 8003ac2:	2304      	movcs	r3, #4
 8003ac4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	3304      	adds	r3, #4
 8003aca:	2b06      	cmp	r3, #6
 8003acc:	d902      	bls.n	8003ad4 <NVIC_EncodePriority+0x30>
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	3b03      	subs	r3, #3
 8003ad2:	e000      	b.n	8003ad6 <NVIC_EncodePriority+0x32>
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43da      	mvns	r2, r3
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	401a      	ands	r2, r3
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003aec:	f04f 31ff 	mov.w	r1, #4294967295
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	fa01 f303 	lsl.w	r3, r1, r3
 8003af6:	43d9      	mvns	r1, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003afc:	4313      	orrs	r3, r2
         );
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3724      	adds	r7, #36	; 0x24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
	...

08003b0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b1c:	d301      	bcc.n	8003b22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e00f      	b.n	8003b42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b22:	4a0a      	ldr	r2, [pc, #40]	; (8003b4c <SysTick_Config+0x40>)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b2a:	210f      	movs	r1, #15
 8003b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b30:	f7ff ff8e 	bl	8003a50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b34:	4b05      	ldr	r3, [pc, #20]	; (8003b4c <SysTick_Config+0x40>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b3a:	4b04      	ldr	r3, [pc, #16]	; (8003b4c <SysTick_Config+0x40>)
 8003b3c:	2207      	movs	r2, #7
 8003b3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3708      	adds	r7, #8
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	e000e010 	.word	0xe000e010

08003b50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f7ff ff29 	bl	80039b0 <__NVIC_SetPriorityGrouping>
}
 8003b5e:	bf00      	nop
 8003b60:	3708      	adds	r7, #8
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b66:	b580      	push	{r7, lr}
 8003b68:	b086      	sub	sp, #24
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	60b9      	str	r1, [r7, #8]
 8003b70:	607a      	str	r2, [r7, #4]
 8003b72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b74:	2300      	movs	r3, #0
 8003b76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b78:	f7ff ff3e 	bl	80039f8 <__NVIC_GetPriorityGrouping>
 8003b7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	68b9      	ldr	r1, [r7, #8]
 8003b82:	6978      	ldr	r0, [r7, #20]
 8003b84:	f7ff ff8e 	bl	8003aa4 <NVIC_EncodePriority>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b8e:	4611      	mov	r1, r2
 8003b90:	4618      	mov	r0, r3
 8003b92:	f7ff ff5d 	bl	8003a50 <__NVIC_SetPriority>
}
 8003b96:	bf00      	nop
 8003b98:	3718      	adds	r7, #24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b082      	sub	sp, #8
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7ff ff31 	bl	8003a14 <__NVIC_EnableIRQ>
}
 8003bb2:	bf00      	nop
 8003bb4:	3708      	adds	r7, #8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b082      	sub	sp, #8
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f7ff ffa2 	bl	8003b0c <SysTick_Config>
 8003bc8:	4603      	mov	r3, r0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	3708      	adds	r7, #8
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b084      	sub	sp, #16
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d005      	beq.n	8003bf4 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2204      	movs	r2, #4
 8003bec:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	73fb      	strb	r3, [r7, #15]
 8003bf2:	e027      	b.n	8003c44 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 020e 	bic.w	r2, r2, #14
 8003c02:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0201 	bic.w	r2, r2, #1
 8003c12:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c22:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	4798      	blx	r3
    } 
  }
  return status;
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3710      	adds	r7, #16
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	b083      	sub	sp, #12
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0U;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003c82:	4b2f      	ldr	r3, [pc, #188]	; (8003d40 <HAL_FLASH_Program+0xd8>)
 8003c84:	7e1b      	ldrb	r3, [r3, #24]
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	d101      	bne.n	8003c8e <HAL_FLASH_Program+0x26>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	e054      	b.n	8003d38 <HAL_FLASH_Program+0xd0>
 8003c8e:	4b2c      	ldr	r3, [pc, #176]	; (8003d40 <HAL_FLASH_Program+0xd8>)
 8003c90:	2201      	movs	r2, #1
 8003c92:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003c94:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c98:	f000 f8a8 	bl	8003dec <FLASH_WaitForLastOperation>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003ca0:	7dfb      	ldrb	r3, [r7, #23]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d144      	bne.n	8003d30 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d102      	bne.n	8003cb2 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003cac:	2301      	movs	r3, #1
 8003cae:	757b      	strb	r3, [r7, #21]
 8003cb0:	e007      	b.n	8003cc2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d102      	bne.n	8003cbe <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003cb8:	2302      	movs	r3, #2
 8003cba:	757b      	strb	r3, [r7, #21]
 8003cbc:	e001      	b.n	8003cc2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003cbe:	2304      	movs	r3, #4
 8003cc0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	75bb      	strb	r3, [r7, #22]
 8003cc6:	e02d      	b.n	8003d24 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003cc8:	7dbb      	ldrb	r3, [r7, #22]
 8003cca:	005a      	lsls	r2, r3, #1
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	eb02 0c03 	add.w	ip, r2, r3
 8003cd2:	7dbb      	ldrb	r3, [r7, #22]
 8003cd4:	0119      	lsls	r1, r3, #4
 8003cd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cda:	f1c1 0620 	rsb	r6, r1, #32
 8003cde:	f1a1 0020 	sub.w	r0, r1, #32
 8003ce2:	fa22 f401 	lsr.w	r4, r2, r1
 8003ce6:	fa03 f606 	lsl.w	r6, r3, r6
 8003cea:	4334      	orrs	r4, r6
 8003cec:	fa23 f000 	lsr.w	r0, r3, r0
 8003cf0:	4304      	orrs	r4, r0
 8003cf2:	fa23 f501 	lsr.w	r5, r3, r1
 8003cf6:	b2a3      	uxth	r3, r4
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	4660      	mov	r0, ip
 8003cfc:	f000 f85a 	bl	8003db4 <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003d00:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d04:	f000 f872 	bl	8003dec <FLASH_WaitForLastOperation>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003d0c:	4b0d      	ldr	r3, [pc, #52]	; (8003d44 <HAL_FLASH_Program+0xdc>)
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	4a0c      	ldr	r2, [pc, #48]	; (8003d44 <HAL_FLASH_Program+0xdc>)
 8003d12:	f023 0301 	bic.w	r3, r3, #1
 8003d16:	6113      	str	r3, [r2, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 8003d18:	7dfb      	ldrb	r3, [r7, #23]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d107      	bne.n	8003d2e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003d1e:	7dbb      	ldrb	r3, [r7, #22]
 8003d20:	3301      	adds	r3, #1
 8003d22:	75bb      	strb	r3, [r7, #22]
 8003d24:	7dba      	ldrb	r2, [r7, #22]
 8003d26:	7d7b      	ldrb	r3, [r7, #21]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d3cd      	bcc.n	8003cc8 <HAL_FLASH_Program+0x60>
 8003d2c:	e000      	b.n	8003d30 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003d2e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003d30:	4b03      	ldr	r3, [pc, #12]	; (8003d40 <HAL_FLASH_Program+0xd8>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	761a      	strb	r2, [r3, #24]

  return status;
 8003d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	371c      	adds	r7, #28
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d40:	20000420 	.word	0x20000420
 8003d44:	40022000 	.word	0x40022000

08003d48 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003d52:	4b0d      	ldr	r3, [pc, #52]	; (8003d88 <HAL_FLASH_Unlock+0x40>)
 8003d54:	691b      	ldr	r3, [r3, #16]
 8003d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00d      	beq.n	8003d7a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003d5e:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <HAL_FLASH_Unlock+0x40>)
 8003d60:	4a0a      	ldr	r2, [pc, #40]	; (8003d8c <HAL_FLASH_Unlock+0x44>)
 8003d62:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003d64:	4b08      	ldr	r3, [pc, #32]	; (8003d88 <HAL_FLASH_Unlock+0x40>)
 8003d66:	4a0a      	ldr	r2, [pc, #40]	; (8003d90 <HAL_FLASH_Unlock+0x48>)
 8003d68:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003d6a:	4b07      	ldr	r3, [pc, #28]	; (8003d88 <HAL_FLASH_Unlock+0x40>)
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003d7a:	79fb      	ldrb	r3, [r7, #7]
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	40022000 	.word	0x40022000
 8003d8c:	45670123 	.word	0x45670123
 8003d90:	cdef89ab 	.word	0xcdef89ab

08003d94 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003d98:	4b05      	ldr	r3, [pc, #20]	; (8003db0 <HAL_FLASH_Lock+0x1c>)
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	4a04      	ldr	r2, [pc, #16]	; (8003db0 <HAL_FLASH_Lock+0x1c>)
 8003d9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003da2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	40022000 	.word	0x40022000

08003db4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003dc0:	4b08      	ldr	r3, [pc, #32]	; (8003de4 <FLASH_Program_HalfWord+0x30>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003dc6:	4b08      	ldr	r3, [pc, #32]	; (8003de8 <FLASH_Program_HalfWord+0x34>)
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	4a07      	ldr	r2, [pc, #28]	; (8003de8 <FLASH_Program_HalfWord+0x34>)
 8003dcc:	f043 0301 	orr.w	r3, r3, #1
 8003dd0:	6113      	str	r3, [r2, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	887a      	ldrh	r2, [r7, #2]
 8003dd6:	801a      	strh	r2, [r3, #0]
}
 8003dd8:	bf00      	nop
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	20000420 	.word	0x20000420
 8003de8:	40022000 	.word	0x40022000

08003dec <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003df4:	f7ff fdae 	bl	8003954 <HAL_GetTick>
 8003df8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003dfa:	e010      	b.n	8003e1e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e02:	d00c      	beq.n	8003e1e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d007      	beq.n	8003e1a <FLASH_WaitForLastOperation+0x2e>
 8003e0a:	f7ff fda3 	bl	8003954 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d201      	bcs.n	8003e1e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e01f      	b.n	8003e5e <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003e1e:	4b12      	ldr	r3, [pc, #72]	; (8003e68 <FLASH_WaitForLastOperation+0x7c>)
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d0e8      	beq.n	8003dfc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003e2a:	4b0f      	ldr	r3, [pc, #60]	; (8003e68 <FLASH_WaitForLastOperation+0x7c>)
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b20      	cmp	r3, #32
 8003e34:	d102      	bne.n	8003e3c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003e36:	4b0c      	ldr	r3, [pc, #48]	; (8003e68 <FLASH_WaitForLastOperation+0x7c>)
 8003e38:	2220      	movs	r2, #32
 8003e3a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003e3c:	4b0a      	ldr	r3, [pc, #40]	; (8003e68 <FLASH_WaitForLastOperation+0x7c>)
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f003 0310 	and.w	r3, r3, #16
 8003e44:	2b10      	cmp	r3, #16
 8003e46:	d005      	beq.n	8003e54 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003e48:	4b07      	ldr	r3, [pc, #28]	; (8003e68 <FLASH_WaitForLastOperation+0x7c>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f003 0304 	and.w	r3, r3, #4
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003e50:	2b04      	cmp	r3, #4
 8003e52:	d103      	bne.n	8003e5c <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003e54:	f000 f80a 	bl	8003e6c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e000      	b.n	8003e5e <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40022000 	.word	0x40022000

08003e6c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003e72:	2300      	movs	r3, #0
 8003e74:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003e76:	4b14      	ldr	r3, [pc, #80]	; (8003ec8 <FLASH_SetErrorCode+0x5c>)
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	f003 0310 	and.w	r3, r3, #16
 8003e7e:	2b10      	cmp	r3, #16
 8003e80:	d109      	bne.n	8003e96 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003e82:	4b12      	ldr	r3, [pc, #72]	; (8003ecc <FLASH_SetErrorCode+0x60>)
 8003e84:	69db      	ldr	r3, [r3, #28]
 8003e86:	f043 0302 	orr.w	r3, r3, #2
 8003e8a:	4a10      	ldr	r2, [pc, #64]	; (8003ecc <FLASH_SetErrorCode+0x60>)
 8003e8c:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_WRPERR;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f043 0310 	orr.w	r3, r3, #16
 8003e94:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003e96:	4b0c      	ldr	r3, [pc, #48]	; (8003ec8 <FLASH_SetErrorCode+0x5c>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d109      	bne.n	8003eb6 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003ea2:	4b0a      	ldr	r3, [pc, #40]	; (8003ecc <FLASH_SetErrorCode+0x60>)
 8003ea4:	69db      	ldr	r3, [r3, #28]
 8003ea6:	f043 0301 	orr.w	r3, r3, #1
 8003eaa:	4a08      	ldr	r2, [pc, #32]	; (8003ecc <FLASH_SetErrorCode+0x60>)
 8003eac:	61d3      	str	r3, [r2, #28]
    flags |= FLASH_FLAG_PGERR;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f043 0304 	orr.w	r3, r3, #4
 8003eb4:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003eb6:	4a04      	ldr	r2, [pc, #16]	; (8003ec8 <FLASH_SetErrorCode+0x5c>)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	60d3      	str	r3, [r2, #12]
}  
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	40022000 	.word	0x40022000
 8003ecc:	20000420 	.word	0x20000420

08003ed0 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	; (8003f08 <FLASH_PageErase+0x38>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003ede:	4b0b      	ldr	r3, [pc, #44]	; (8003f0c <FLASH_PageErase+0x3c>)
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	4a0a      	ldr	r2, [pc, #40]	; (8003f0c <FLASH_PageErase+0x3c>)
 8003ee4:	f043 0302 	orr.w	r3, r3, #2
 8003ee8:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003eea:	4a08      	ldr	r2, [pc, #32]	; (8003f0c <FLASH_PageErase+0x3c>)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003ef0:	4b06      	ldr	r3, [pc, #24]	; (8003f0c <FLASH_PageErase+0x3c>)
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	4a05      	ldr	r2, [pc, #20]	; (8003f0c <FLASH_PageErase+0x3c>)
 8003ef6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003efa:	6113      	str	r3, [r2, #16]
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr
 8003f08:	20000420 	.word	0x20000420
 8003f0c:	40022000 	.word	0x40022000

08003f10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b087      	sub	sp, #28
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f1e:	e154      	b.n	80041ca <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	2101      	movs	r1, #1
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	fa01 f303 	lsl.w	r3, r1, r3
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 8146 	beq.w	80041c4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d00b      	beq.n	8003f58 <HAL_GPIO_Init+0x48>
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d007      	beq.n	8003f58 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f4c:	2b11      	cmp	r3, #17
 8003f4e:	d003      	beq.n	8003f58 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	2b12      	cmp	r3, #18
 8003f56:	d130      	bne.n	8003fba <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	2203      	movs	r2, #3
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	68da      	ldr	r2, [r3, #12]
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	693a      	ldr	r2, [r7, #16]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	693a      	ldr	r2, [r7, #16]
 8003f86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f8e:	2201      	movs	r2, #1
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	fa02 f303 	lsl.w	r3, r2, r3
 8003f96:	43db      	mvns	r3, r3
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	091b      	lsrs	r3, r3, #4
 8003fa4:	f003 0201 	and.w	r2, r3, #1
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	005b      	lsls	r3, r3, #1
 8003fc4:	2203      	movs	r2, #3
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	43db      	mvns	r3, r3
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	689a      	ldr	r2, [r3, #8]
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	693a      	ldr	r2, [r7, #16]
 8003fe8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d003      	beq.n	8003ffa <HAL_GPIO_Init+0xea>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	2b12      	cmp	r3, #18
 8003ff8:	d123      	bne.n	8004042 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	08da      	lsrs	r2, r3, #3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3208      	adds	r2, #8
 8004002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004006:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	f003 0307 	and.w	r3, r3, #7
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	220f      	movs	r2, #15
 8004012:	fa02 f303 	lsl.w	r3, r2, r3
 8004016:	43db      	mvns	r3, r3
 8004018:	693a      	ldr	r2, [r7, #16]
 800401a:	4013      	ands	r3, r2
 800401c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	691a      	ldr	r2, [r3, #16]
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f003 0307 	and.w	r3, r3, #7
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	4313      	orrs	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	08da      	lsrs	r2, r3, #3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	3208      	adds	r2, #8
 800403c:	6939      	ldr	r1, [r7, #16]
 800403e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	005b      	lsls	r3, r3, #1
 800404c:	2203      	movs	r2, #3
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	43db      	mvns	r3, r3
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4013      	ands	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f003 0203 	and.w	r2, r3, #3
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	fa02 f303 	lsl.w	r3, r2, r3
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	4313      	orrs	r3, r2
 800406e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800407e:	2b00      	cmp	r3, #0
 8004080:	f000 80a0 	beq.w	80041c4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004084:	4b58      	ldr	r3, [pc, #352]	; (80041e8 <HAL_GPIO_Init+0x2d8>)
 8004086:	699b      	ldr	r3, [r3, #24]
 8004088:	4a57      	ldr	r2, [pc, #348]	; (80041e8 <HAL_GPIO_Init+0x2d8>)
 800408a:	f043 0301 	orr.w	r3, r3, #1
 800408e:	6193      	str	r3, [r2, #24]
 8004090:	4b55      	ldr	r3, [pc, #340]	; (80041e8 <HAL_GPIO_Init+0x2d8>)
 8004092:	699b      	ldr	r3, [r3, #24]
 8004094:	f003 0301 	and.w	r3, r3, #1
 8004098:	60bb      	str	r3, [r7, #8]
 800409a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800409c:	4a53      	ldr	r2, [pc, #332]	; (80041ec <HAL_GPIO_Init+0x2dc>)
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	089b      	lsrs	r3, r3, #2
 80040a2:	3302      	adds	r3, #2
 80040a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	f003 0303 	and.w	r3, r3, #3
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	220f      	movs	r2, #15
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	43db      	mvns	r3, r3
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	4013      	ands	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80040c6:	d019      	beq.n	80040fc <HAL_GPIO_Init+0x1ec>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a49      	ldr	r2, [pc, #292]	; (80041f0 <HAL_GPIO_Init+0x2e0>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d013      	beq.n	80040f8 <HAL_GPIO_Init+0x1e8>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a48      	ldr	r2, [pc, #288]	; (80041f4 <HAL_GPIO_Init+0x2e4>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d00d      	beq.n	80040f4 <HAL_GPIO_Init+0x1e4>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a47      	ldr	r2, [pc, #284]	; (80041f8 <HAL_GPIO_Init+0x2e8>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d007      	beq.n	80040f0 <HAL_GPIO_Init+0x1e0>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a46      	ldr	r2, [pc, #280]	; (80041fc <HAL_GPIO_Init+0x2ec>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d101      	bne.n	80040ec <HAL_GPIO_Init+0x1dc>
 80040e8:	2304      	movs	r3, #4
 80040ea:	e008      	b.n	80040fe <HAL_GPIO_Init+0x1ee>
 80040ec:	2305      	movs	r3, #5
 80040ee:	e006      	b.n	80040fe <HAL_GPIO_Init+0x1ee>
 80040f0:	2303      	movs	r3, #3
 80040f2:	e004      	b.n	80040fe <HAL_GPIO_Init+0x1ee>
 80040f4:	2302      	movs	r3, #2
 80040f6:	e002      	b.n	80040fe <HAL_GPIO_Init+0x1ee>
 80040f8:	2301      	movs	r3, #1
 80040fa:	e000      	b.n	80040fe <HAL_GPIO_Init+0x1ee>
 80040fc:	2300      	movs	r3, #0
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	f002 0203 	and.w	r2, r2, #3
 8004104:	0092      	lsls	r2, r2, #2
 8004106:	4093      	lsls	r3, r2
 8004108:	693a      	ldr	r2, [r7, #16]
 800410a:	4313      	orrs	r3, r2
 800410c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800410e:	4937      	ldr	r1, [pc, #220]	; (80041ec <HAL_GPIO_Init+0x2dc>)
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	089b      	lsrs	r3, r3, #2
 8004114:	3302      	adds	r3, #2
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800411c:	4b38      	ldr	r3, [pc, #224]	; (8004200 <HAL_GPIO_Init+0x2f0>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	43db      	mvns	r3, r3
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	4013      	ands	r3, r2
 800412a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d003      	beq.n	8004140 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	4313      	orrs	r3, r2
 800413e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004140:	4a2f      	ldr	r2, [pc, #188]	; (8004200 <HAL_GPIO_Init+0x2f0>)
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004146:	4b2e      	ldr	r3, [pc, #184]	; (8004200 <HAL_GPIO_Init+0x2f0>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	43db      	mvns	r3, r3
 8004150:	693a      	ldr	r2, [r7, #16]
 8004152:	4013      	ands	r3, r2
 8004154:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4313      	orrs	r3, r2
 8004168:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800416a:	4a25      	ldr	r2, [pc, #148]	; (8004200 <HAL_GPIO_Init+0x2f0>)
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004170:	4b23      	ldr	r3, [pc, #140]	; (8004200 <HAL_GPIO_Init+0x2f0>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	43db      	mvns	r3, r3
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	4013      	ands	r3, r2
 800417e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d003      	beq.n	8004194 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	4313      	orrs	r3, r2
 8004192:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004194:	4a1a      	ldr	r2, [pc, #104]	; (8004200 <HAL_GPIO_Init+0x2f0>)
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800419a:	4b19      	ldr	r3, [pc, #100]	; (8004200 <HAL_GPIO_Init+0x2f0>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	43db      	mvns	r3, r3
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	4013      	ands	r3, r2
 80041a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80041b6:	693a      	ldr	r2, [r7, #16]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80041be:	4a10      	ldr	r2, [pc, #64]	; (8004200 <HAL_GPIO_Init+0x2f0>)
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	3301      	adds	r3, #1
 80041c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	fa22 f303 	lsr.w	r3, r2, r3
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f47f aea3 	bne.w	8003f20 <HAL_GPIO_Init+0x10>
  }
}
 80041da:	bf00      	nop
 80041dc:	371c      	adds	r7, #28
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	40021000 	.word	0x40021000
 80041ec:	40010000 	.word	0x40010000
 80041f0:	48000400 	.word	0x48000400
 80041f4:	48000800 	.word	0x48000800
 80041f8:	48000c00 	.word	0x48000c00
 80041fc:	48001000 	.word	0x48001000
 8004200:	40010400 	.word	0x40010400

08004204 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	460b      	mov	r3, r1
 800420e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	691a      	ldr	r2, [r3, #16]
 8004214:	887b      	ldrh	r3, [r7, #2]
 8004216:	4013      	ands	r3, r2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d002      	beq.n	8004222 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800421c:	2301      	movs	r3, #1
 800421e:	73fb      	strb	r3, [r7, #15]
 8004220:	e001      	b.n	8004226 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004222:	2300      	movs	r3, #0
 8004224:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004226:	7bfb      	ldrb	r3, [r7, #15]
}
 8004228:	4618      	mov	r0, r3
 800422a:	3714      	adds	r7, #20
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	460b      	mov	r3, r1
 800423e:	807b      	strh	r3, [r7, #2]
 8004240:	4613      	mov	r3, r2
 8004242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004244:	787b      	ldrb	r3, [r7, #1]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800424a:	887a      	ldrh	r2, [r7, #2]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004250:	e002      	b.n	8004258 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004252:	887a      	ldrh	r2, [r7, #2]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004258:	bf00      	nop
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e081      	b.n	800437a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d106      	bne.n	8004290 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7ff f8fe 	bl	800348c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2224      	movs	r2, #36	; 0x24
 8004294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 0201 	bic.w	r2, r2, #1
 80042a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80042c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d107      	bne.n	80042de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689a      	ldr	r2, [r3, #8]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042da:	609a      	str	r2, [r3, #8]
 80042dc:	e006      	b.n	80042ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	689a      	ldr	r2, [r3, #8]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80042ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d104      	bne.n	80042fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6812      	ldr	r2, [r2, #0]
 8004308:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800430c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004310:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68da      	ldr	r2, [r3, #12]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004320:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691a      	ldr	r2, [r3, #16]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	ea42 0103 	orr.w	r1, r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	021a      	lsls	r2, r3, #8
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	430a      	orrs	r2, r1
 800433a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	69d9      	ldr	r1, [r3, #28]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a1a      	ldr	r2, [r3, #32]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0201 	orr.w	r2, r2, #1
 800435a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2220      	movs	r2, #32
 8004366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3708      	adds	r7, #8
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
	...

08004384 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b088      	sub	sp, #32
 8004388:	af02      	add	r7, sp, #8
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	4608      	mov	r0, r1
 800438e:	4611      	mov	r1, r2
 8004390:	461a      	mov	r2, r3
 8004392:	4603      	mov	r3, r0
 8004394:	817b      	strh	r3, [r7, #10]
 8004396:	460b      	mov	r3, r1
 8004398:	813b      	strh	r3, [r7, #8]
 800439a:	4613      	mov	r3, r2
 800439c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b20      	cmp	r3, #32
 80043a8:	f040 80f9 	bne.w	800459e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80043ac:	6a3b      	ldr	r3, [r7, #32]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d002      	beq.n	80043b8 <HAL_I2C_Mem_Write+0x34>
 80043b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d105      	bne.n	80043c4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043be:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e0ed      	b.n	80045a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d101      	bne.n	80043d2 <HAL_I2C_Mem_Write+0x4e>
 80043ce:	2302      	movs	r3, #2
 80043d0:	e0e6      	b.n	80045a0 <HAL_I2C_Mem_Write+0x21c>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80043da:	f7ff fabb 	bl	8003954 <HAL_GetTick>
 80043de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	2319      	movs	r3, #25
 80043e6:	2201      	movs	r2, #1
 80043e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 ffd8 	bl	80053a2 <I2C_WaitOnFlagUntilTimeout>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d001      	beq.n	80043fc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e0d1      	b.n	80045a0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2221      	movs	r2, #33	; 0x21
 8004400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2240      	movs	r2, #64	; 0x40
 8004408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a3a      	ldr	r2, [r7, #32]
 8004416:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800441c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004424:	88f8      	ldrh	r0, [r7, #6]
 8004426:	893a      	ldrh	r2, [r7, #8]
 8004428:	8979      	ldrh	r1, [r7, #10]
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	9301      	str	r3, [sp, #4]
 800442e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004430:	9300      	str	r3, [sp, #0]
 8004432:	4603      	mov	r3, r0
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 fb91 	bl	8004b5c <I2C_RequestMemoryWrite>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d005      	beq.n	800444c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e0a9      	b.n	80045a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004450:	b29b      	uxth	r3, r3
 8004452:	2bff      	cmp	r3, #255	; 0xff
 8004454:	d90e      	bls.n	8004474 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	22ff      	movs	r2, #255	; 0xff
 800445a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004460:	b2da      	uxtb	r2, r3
 8004462:	8979      	ldrh	r1, [r7, #10]
 8004464:	2300      	movs	r3, #0
 8004466:	9300      	str	r3, [sp, #0]
 8004468:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f001 f8bb 	bl	80055e8 <I2C_TransferConfig>
 8004472:	e00f      	b.n	8004494 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004478:	b29a      	uxth	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004482:	b2da      	uxtb	r2, r3
 8004484:	8979      	ldrh	r1, [r7, #10]
 8004486:	2300      	movs	r3, #0
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f001 f8aa 	bl	80055e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 ffc2 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d001      	beq.n	80044a8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e07b      	b.n	80045a0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ac:	781a      	ldrb	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b8:	1c5a      	adds	r2, r3, #1
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	3b01      	subs	r3, #1
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d0:	3b01      	subs	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044dc:	b29b      	uxth	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d034      	beq.n	800454c <HAL_I2C_Mem_Write+0x1c8>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d130      	bne.n	800454c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f0:	2200      	movs	r2, #0
 80044f2:	2180      	movs	r1, #128	; 0x80
 80044f4:	68f8      	ldr	r0, [r7, #12]
 80044f6:	f000 ff54 	bl	80053a2 <I2C_WaitOnFlagUntilTimeout>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d001      	beq.n	8004504 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e04d      	b.n	80045a0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004508:	b29b      	uxth	r3, r3
 800450a:	2bff      	cmp	r3, #255	; 0xff
 800450c:	d90e      	bls.n	800452c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	22ff      	movs	r2, #255	; 0xff
 8004512:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004518:	b2da      	uxtb	r2, r3
 800451a:	8979      	ldrh	r1, [r7, #10]
 800451c:	2300      	movs	r3, #0
 800451e:	9300      	str	r3, [sp, #0]
 8004520:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f001 f85f 	bl	80055e8 <I2C_TransferConfig>
 800452a:	e00f      	b.n	800454c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004530:	b29a      	uxth	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800453a:	b2da      	uxtb	r2, r3
 800453c:	8979      	ldrh	r1, [r7, #10]
 800453e:	2300      	movs	r3, #0
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f001 f84e 	bl	80055e8 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004550:	b29b      	uxth	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d19e      	bne.n	8004494 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 ffa1 	bl	80054a2 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e01a      	b.n	80045a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	2220      	movs	r2, #32
 8004570:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6859      	ldr	r1, [r3, #4]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	4b0a      	ldr	r3, [pc, #40]	; (80045a8 <HAL_I2C_Mem_Write+0x224>)
 800457e:	400b      	ands	r3, r1
 8004580:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2220      	movs	r2, #32
 8004586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800459a:	2300      	movs	r3, #0
 800459c:	e000      	b.n	80045a0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800459e:	2302      	movs	r3, #2
  }
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	fe00e800 	.word	0xfe00e800

080045ac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b088      	sub	sp, #32
 80045b0:	af02      	add	r7, sp, #8
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	4608      	mov	r0, r1
 80045b6:	4611      	mov	r1, r2
 80045b8:	461a      	mov	r2, r3
 80045ba:	4603      	mov	r3, r0
 80045bc:	817b      	strh	r3, [r7, #10]
 80045be:	460b      	mov	r3, r1
 80045c0:	813b      	strh	r3, [r7, #8]
 80045c2:	4613      	mov	r3, r2
 80045c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b20      	cmp	r3, #32
 80045d0:	f040 80fd 	bne.w	80047ce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d002      	beq.n	80045e0 <HAL_I2C_Mem_Read+0x34>
 80045da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d105      	bne.n	80045ec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045e6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e0f1      	b.n	80047d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d101      	bne.n	80045fa <HAL_I2C_Mem_Read+0x4e>
 80045f6:	2302      	movs	r3, #2
 80045f8:	e0ea      	b.n	80047d0 <HAL_I2C_Mem_Read+0x224>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004602:	f7ff f9a7 	bl	8003954 <HAL_GetTick>
 8004606:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	2319      	movs	r3, #25
 800460e:	2201      	movs	r2, #1
 8004610:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 fec4 	bl	80053a2 <I2C_WaitOnFlagUntilTimeout>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d001      	beq.n	8004624 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e0d5      	b.n	80047d0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2222      	movs	r2, #34	; 0x22
 8004628:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2240      	movs	r2, #64	; 0x40
 8004630:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2200      	movs	r2, #0
 8004638:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6a3a      	ldr	r2, [r7, #32]
 800463e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004644:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800464c:	88f8      	ldrh	r0, [r7, #6]
 800464e:	893a      	ldrh	r2, [r7, #8]
 8004650:	8979      	ldrh	r1, [r7, #10]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	9301      	str	r3, [sp, #4]
 8004656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	4603      	mov	r3, r0
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f000 fad1 	bl	8004c04 <I2C_RequestMemoryRead>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d005      	beq.n	8004674 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e0ad      	b.n	80047d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004678:	b29b      	uxth	r3, r3
 800467a:	2bff      	cmp	r3, #255	; 0xff
 800467c:	d90e      	bls.n	800469c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	22ff      	movs	r2, #255	; 0xff
 8004682:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004688:	b2da      	uxtb	r2, r3
 800468a:	8979      	ldrh	r1, [r7, #10]
 800468c:	4b52      	ldr	r3, [pc, #328]	; (80047d8 <HAL_I2C_Mem_Read+0x22c>)
 800468e:	9300      	str	r3, [sp, #0]
 8004690:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 ffa7 	bl	80055e8 <I2C_TransferConfig>
 800469a:	e00f      	b.n	80046bc <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046aa:	b2da      	uxtb	r2, r3
 80046ac:	8979      	ldrh	r1, [r7, #10]
 80046ae:	4b4a      	ldr	r3, [pc, #296]	; (80047d8 <HAL_I2C_Mem_Read+0x22c>)
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f000 ff96 	bl	80055e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c2:	2200      	movs	r2, #0
 80046c4:	2104      	movs	r1, #4
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 fe6b 	bl	80053a2 <I2C_WaitOnFlagUntilTimeout>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e07c      	b.n	80047d0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e0:	b2d2      	uxtb	r2, r2
 80046e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e8:	1c5a      	adds	r2, r3, #1
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046f2:	3b01      	subs	r3, #1
 80046f4:	b29a      	uxth	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046fe:	b29b      	uxth	r3, r3
 8004700:	3b01      	subs	r3, #1
 8004702:	b29a      	uxth	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470c:	b29b      	uxth	r3, r3
 800470e:	2b00      	cmp	r3, #0
 8004710:	d034      	beq.n	800477c <HAL_I2C_Mem_Read+0x1d0>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004716:	2b00      	cmp	r3, #0
 8004718:	d130      	bne.n	800477c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	9300      	str	r3, [sp, #0]
 800471e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004720:	2200      	movs	r2, #0
 8004722:	2180      	movs	r1, #128	; 0x80
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f000 fe3c 	bl	80053a2 <I2C_WaitOnFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e04d      	b.n	80047d0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004738:	b29b      	uxth	r3, r3
 800473a:	2bff      	cmp	r3, #255	; 0xff
 800473c:	d90e      	bls.n	800475c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	22ff      	movs	r2, #255	; 0xff
 8004742:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004748:	b2da      	uxtb	r2, r3
 800474a:	8979      	ldrh	r1, [r7, #10]
 800474c:	2300      	movs	r3, #0
 800474e:	9300      	str	r3, [sp, #0]
 8004750:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f000 ff47 	bl	80055e8 <I2C_TransferConfig>
 800475a:	e00f      	b.n	800477c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004760:	b29a      	uxth	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800476a:	b2da      	uxtb	r2, r3
 800476c:	8979      	ldrh	r1, [r7, #10]
 800476e:	2300      	movs	r3, #0
 8004770:	9300      	str	r3, [sp, #0]
 8004772:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f000 ff36 	bl	80055e8 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004780:	b29b      	uxth	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d19a      	bne.n	80046bc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800478a:	68f8      	ldr	r0, [r7, #12]
 800478c:	f000 fe89 	bl	80054a2 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e01a      	b.n	80047d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2220      	movs	r2, #32
 80047a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6859      	ldr	r1, [r3, #4]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	4b0b      	ldr	r3, [pc, #44]	; (80047dc <HAL_I2C_Mem_Read+0x230>)
 80047ae:	400b      	ands	r3, r1
 80047b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2220      	movs	r2, #32
 80047b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80047ca:	2300      	movs	r3, #0
 80047cc:	e000      	b.n	80047d0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80047ce:	2302      	movs	r3, #2
  }
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3718      	adds	r7, #24
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	80002400 	.word	0x80002400
 80047dc:	fe00e800 	.word	0xfe00e800

080047e0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d005      	beq.n	800480c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004804:	68ba      	ldr	r2, [r7, #8]
 8004806:	68f9      	ldr	r1, [r7, #12]
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	4798      	blx	r3
  }
}
 800480c:	bf00      	nop
 800480e:	3710      	adds	r7, #16
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}

08004814 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	0a1b      	lsrs	r3, r3, #8
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	d010      	beq.n	800485a <HAL_I2C_ER_IRQHandler+0x46>
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	09db      	lsrs	r3, r3, #7
 800483c:	f003 0301 	and.w	r3, r3, #1
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004848:	f043 0201 	orr.w	r2, r3, #1
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004858:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	0a9b      	lsrs	r3, r3, #10
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d010      	beq.n	8004888 <HAL_I2C_ER_IRQHandler+0x74>
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	09db      	lsrs	r3, r3, #7
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00a      	beq.n	8004888 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004876:	f043 0208 	orr.w	r2, r3, #8
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004886:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	0a5b      	lsrs	r3, r3, #9
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	2b00      	cmp	r3, #0
 8004892:	d010      	beq.n	80048b6 <HAL_I2C_ER_IRQHandler+0xa2>
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	09db      	lsrs	r3, r3, #7
 8004898:	f003 0301 	and.w	r3, r3, #1
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00a      	beq.n	80048b6 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048a4:	f043 0202 	orr.w	r2, r3, #2
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048b4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ba:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 030b 	and.w	r3, r3, #11
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 80048c6:	68f9      	ldr	r1, [r7, #12]
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f000 fc31 	bl	8005130 <I2C_ITError>
  }
}
 80048ce:	bf00      	nop
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048d6:	b480      	push	{r7}
 80048d8:	b083      	sub	sp, #12
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80048de:	bf00      	nop
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr

080048ea <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b083      	sub	sp, #12
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80048f2:	bf00      	nop
 80048f4:	370c      	adds	r7, #12
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr

080048fe <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80048fe:	b480      	push	{r7}
 8004900:	b083      	sub	sp, #12
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
 8004906:	460b      	mov	r3, r1
 8004908:	70fb      	strb	r3, [r7, #3]
 800490a:	4613      	mov	r3, r2
 800490c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800490e:	bf00      	nop
 8004910:	370c      	adds	r7, #12
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr

0800491a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800492e:	b480      	push	{r7}
 8004930:	b083      	sub	sp, #12
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004936:	bf00      	nop
 8004938:	370c      	adds	r7, #12
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr

08004942 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004942:	b480      	push	{r7}
 8004944:	b083      	sub	sp, #12
 8004946:	af00      	add	r7, sp, #0
 8004948:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800494a:	bf00      	nop
 800494c:	370c      	adds	r7, #12
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr

08004956 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	b086      	sub	sp, #24
 800495a:	af00      	add	r7, sp, #0
 800495c:	60f8      	str	r0, [r7, #12]
 800495e:	60b9      	str	r1, [r7, #8]
 8004960:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004966:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004972:	2b01      	cmp	r3, #1
 8004974:	d101      	bne.n	800497a <I2C_Slave_ISR_IT+0x24>
 8004976:	2302      	movs	r3, #2
 8004978:	e0ec      	b.n	8004b54 <I2C_Slave_ISR_IT+0x1fe>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2201      	movs	r2, #1
 800497e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	095b      	lsrs	r3, r3, #5
 8004986:	f003 0301 	and.w	r3, r3, #1
 800498a:	2b00      	cmp	r3, #0
 800498c:	d009      	beq.n	80049a2 <I2C_Slave_ISR_IT+0x4c>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	095b      	lsrs	r3, r3, #5
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	2b00      	cmp	r3, #0
 8004998:	d003      	beq.n	80049a2 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800499a:	6939      	ldr	r1, [r7, #16]
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 fa67 	bl	8004e70 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	091b      	lsrs	r3, r3, #4
 80049a6:	f003 0301 	and.w	r3, r3, #1
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d04d      	beq.n	8004a4a <I2C_Slave_ISR_IT+0xf4>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	091b      	lsrs	r3, r3, #4
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d047      	beq.n	8004a4a <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049be:	b29b      	uxth	r3, r3
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d128      	bne.n	8004a16 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	2b28      	cmp	r3, #40	; 0x28
 80049ce:	d108      	bne.n	80049e2 <I2C_Slave_ISR_IT+0x8c>
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80049d6:	d104      	bne.n	80049e2 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80049d8:	6939      	ldr	r1, [r7, #16]
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f000 fb52 	bl	8005084 <I2C_ITListenCplt>
 80049e0:	e032      	b.n	8004a48 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b29      	cmp	r3, #41	; 0x29
 80049ec:	d10e      	bne.n	8004a0c <I2C_Slave_ISR_IT+0xb6>
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80049f4:	d00a      	beq.n	8004a0c <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2210      	movs	r2, #16
 80049fc:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f000 fc8d 	bl	800531e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 f9d5 	bl	8004db4 <I2C_ITSlaveSeqCplt>
 8004a0a:	e01d      	b.n	8004a48 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2210      	movs	r2, #16
 8004a12:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004a14:	e096      	b.n	8004b44 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	2210      	movs	r2, #16
 8004a1c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a22:	f043 0204 	orr.w	r2, r3, #4
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d004      	beq.n	8004a3a <I2C_Slave_ISR_IT+0xe4>
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a36:	f040 8085 	bne.w	8004b44 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3e:	4619      	mov	r1, r3
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 fb75 	bl	8005130 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004a46:	e07d      	b.n	8004b44 <I2C_Slave_ISR_IT+0x1ee>
 8004a48:	e07c      	b.n	8004b44 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	089b      	lsrs	r3, r3, #2
 8004a4e:	f003 0301 	and.w	r3, r3, #1
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d030      	beq.n	8004ab8 <I2C_Slave_ISR_IT+0x162>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	089b      	lsrs	r3, r3, #2
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d02a      	beq.n	8004ab8 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d018      	beq.n	8004a9e <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a76:	b2d2      	uxtb	r2, r2
 8004a78:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7e:	1c5a      	adds	r2, r3, #1
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	b29a      	uxth	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a94:	b29b      	uxth	r3, r3
 8004a96:	3b01      	subs	r3, #1
 8004a98:	b29a      	uxth	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d14f      	bne.n	8004b48 <I2C_Slave_ISR_IT+0x1f2>
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004aae:	d04b      	beq.n	8004b48 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f000 f97f 	bl	8004db4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004ab6:	e047      	b.n	8004b48 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	08db      	lsrs	r3, r3, #3
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00a      	beq.n	8004ada <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	08db      	lsrs	r3, r3, #3
 8004ac8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d004      	beq.n	8004ada <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004ad0:	6939      	ldr	r1, [r7, #16]
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 f8ea 	bl	8004cac <I2C_ITAddrCplt>
 8004ad8:	e037      	b.n	8004b4a <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	085b      	lsrs	r3, r3, #1
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d031      	beq.n	8004b4a <I2C_Slave_ISR_IT+0x1f4>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	085b      	lsrs	r3, r3, #1
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d02b      	beq.n	8004b4a <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d018      	beq.n	8004b2e <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	781a      	ldrb	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0c:	1c5a      	adds	r2, r3, #1
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	851a      	strh	r2, [r3, #40]	; 0x28
 8004b2c:	e00d      	b.n	8004b4a <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b34:	d002      	beq.n	8004b3c <I2C_Slave_ISR_IT+0x1e6>
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d106      	bne.n	8004b4a <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f000 f939 	bl	8004db4 <I2C_ITSlaveSeqCplt>
 8004b42:	e002      	b.n	8004b4a <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8004b44:	bf00      	nop
 8004b46:	e000      	b.n	8004b4a <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8004b48:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3718      	adds	r7, #24
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af02      	add	r7, sp, #8
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	4608      	mov	r0, r1
 8004b66:	4611      	mov	r1, r2
 8004b68:	461a      	mov	r2, r3
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	817b      	strh	r3, [r7, #10]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	813b      	strh	r3, [r7, #8]
 8004b72:	4613      	mov	r3, r2
 8004b74:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004b76:	88fb      	ldrh	r3, [r7, #6]
 8004b78:	b2da      	uxtb	r2, r3
 8004b7a:	8979      	ldrh	r1, [r7, #10]
 8004b7c:	4b20      	ldr	r3, [pc, #128]	; (8004c00 <I2C_RequestMemoryWrite+0xa4>)
 8004b7e:	9300      	str	r3, [sp, #0]
 8004b80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b84:	68f8      	ldr	r0, [r7, #12]
 8004b86:	f000 fd2f 	bl	80055e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b8a:	69fa      	ldr	r2, [r7, #28]
 8004b8c:	69b9      	ldr	r1, [r7, #24]
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f000 fc47 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d001      	beq.n	8004b9e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e02c      	b.n	8004bf8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b9e:	88fb      	ldrh	r3, [r7, #6]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d105      	bne.n	8004bb0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ba4:	893b      	ldrh	r3, [r7, #8]
 8004ba6:	b2da      	uxtb	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	629a      	str	r2, [r3, #40]	; 0x28
 8004bae:	e015      	b.n	8004bdc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004bb0:	893b      	ldrh	r3, [r7, #8]
 8004bb2:	0a1b      	lsrs	r3, r3, #8
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	b2da      	uxtb	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bbe:	69fa      	ldr	r2, [r7, #28]
 8004bc0:	69b9      	ldr	r1, [r7, #24]
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 fc2d 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e012      	b.n	8004bf8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004bd2:	893b      	ldrh	r3, [r7, #8]
 8004bd4:	b2da      	uxtb	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	9300      	str	r3, [sp, #0]
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	2200      	movs	r2, #0
 8004be4:	2180      	movs	r1, #128	; 0x80
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f000 fbdb 	bl	80053a2 <I2C_WaitOnFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e000      	b.n	8004bf8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	80002000 	.word	0x80002000

08004c04 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af02      	add	r7, sp, #8
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	4608      	mov	r0, r1
 8004c0e:	4611      	mov	r1, r2
 8004c10:	461a      	mov	r2, r3
 8004c12:	4603      	mov	r3, r0
 8004c14:	817b      	strh	r3, [r7, #10]
 8004c16:	460b      	mov	r3, r1
 8004c18:	813b      	strh	r3, [r7, #8]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004c1e:	88fb      	ldrh	r3, [r7, #6]
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	8979      	ldrh	r1, [r7, #10]
 8004c24:	4b20      	ldr	r3, [pc, #128]	; (8004ca8 <I2C_RequestMemoryRead+0xa4>)
 8004c26:	9300      	str	r3, [sp, #0]
 8004c28:	2300      	movs	r3, #0
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 fcdc 	bl	80055e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c30:	69fa      	ldr	r2, [r7, #28]
 8004c32:	69b9      	ldr	r1, [r7, #24]
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 fbf4 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d001      	beq.n	8004c44 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e02c      	b.n	8004c9e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c44:	88fb      	ldrh	r3, [r7, #6]
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d105      	bne.n	8004c56 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c4a:	893b      	ldrh	r3, [r7, #8]
 8004c4c:	b2da      	uxtb	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	629a      	str	r2, [r3, #40]	; 0x28
 8004c54:	e015      	b.n	8004c82 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004c56:	893b      	ldrh	r3, [r7, #8]
 8004c58:	0a1b      	lsrs	r3, r3, #8
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c64:	69fa      	ldr	r2, [r7, #28]
 8004c66:	69b9      	ldr	r1, [r7, #24]
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 fbda 	bl	8005422 <I2C_WaitOnTXISFlagUntilTimeout>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e012      	b.n	8004c9e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004c78:	893b      	ldrh	r3, [r7, #8]
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	2140      	movs	r1, #64	; 0x40
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 fb88 	bl	80053a2 <I2C_WaitOnFlagUntilTimeout>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e000      	b.n	8004c9e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	80002000 	.word	0x80002000

08004cac <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004cc2:	2b28      	cmp	r3, #40	; 0x28
 8004cc4:	d16a      	bne.n	8004d9c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	0c1b      	lsrs	r3, r3, #16
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	f003 0301 	and.w	r3, r3, #1
 8004cd4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	0c1b      	lsrs	r3, r3, #16
 8004cde:	b29b      	uxth	r3, r3
 8004ce0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004ce4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	b29b      	uxth	r3, r3
 8004cee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cf2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004d00:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	2b02      	cmp	r3, #2
 8004d08:	d138      	bne.n	8004d7c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8004d0a:	897b      	ldrh	r3, [r7, #10]
 8004d0c:	09db      	lsrs	r3, r3, #7
 8004d0e:	b29a      	uxth	r2, r3
 8004d10:	89bb      	ldrh	r3, [r7, #12]
 8004d12:	4053      	eors	r3, r2
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	f003 0306 	and.w	r3, r3, #6
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d11c      	bne.n	8004d58 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004d1e:	897b      	ldrh	r3, [r7, #10]
 8004d20:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d26:	1c5a      	adds	r2, r3, #1
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d13b      	bne.n	8004dac <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2208      	movs	r2, #8
 8004d40:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d4a:	89ba      	ldrh	r2, [r7, #12]
 8004d4c:	7bfb      	ldrb	r3, [r7, #15]
 8004d4e:	4619      	mov	r1, r3
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f7ff fdd4 	bl	80048fe <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004d56:	e029      	b.n	8004dac <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004d58:	893b      	ldrh	r3, [r7, #8]
 8004d5a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004d5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 fc6f 	bl	8005644 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d6e:	89ba      	ldrh	r2, [r7, #12]
 8004d70:	7bfb      	ldrb	r3, [r7, #15]
 8004d72:	4619      	mov	r1, r3
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f7ff fdc2 	bl	80048fe <HAL_I2C_AddrCallback>
}
 8004d7a:	e017      	b.n	8004dac <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004d7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 fc5f 	bl	8005644 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004d8e:	89ba      	ldrh	r2, [r7, #12]
 8004d90:	7bfb      	ldrb	r3, [r7, #15]
 8004d92:	4619      	mov	r1, r3
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f7ff fdb2 	bl	80048fe <HAL_I2C_AddrCallback>
}
 8004d9a:	e007      	b.n	8004dac <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2208      	movs	r2, #8
 8004da2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8004dac:	bf00      	nop
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	0b9b      	lsrs	r3, r3, #14
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d008      	beq.n	8004dea <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	e00d      	b.n	8004e06 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	0bdb      	lsrs	r3, r3, #15
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d007      	beq.n	8004e06 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e04:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b29      	cmp	r3, #41	; 0x29
 8004e10:	d112      	bne.n	8004e38 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2228      	movs	r2, #40	; 0x28
 8004e16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2221      	movs	r2, #33	; 0x21
 8004e1e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004e20:	2101      	movs	r1, #1
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fc0e 	bl	8005644 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f7ff fd50 	bl	80048d6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004e36:	e017      	b.n	8004e68 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b2a      	cmp	r3, #42	; 0x2a
 8004e42:	d111      	bne.n	8004e68 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2228      	movs	r2, #40	; 0x28
 8004e48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2222      	movs	r2, #34	; 0x22
 8004e50:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004e52:	2102      	movs	r1, #2
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f000 fbf5 	bl	8005644 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f7ff fd41 	bl	80048ea <HAL_I2C_SlaveRxCpltCallback>
}
 8004e68:	bf00      	nop
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b086      	sub	sp, #24
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e8c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	2220      	movs	r2, #32
 8004e94:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e96:	7bfb      	ldrb	r3, [r7, #15]
 8004e98:	2b21      	cmp	r3, #33	; 0x21
 8004e9a:	d002      	beq.n	8004ea2 <I2C_ITSlaveCplt+0x32>
 8004e9c:	7bfb      	ldrb	r3, [r7, #15]
 8004e9e:	2b29      	cmp	r3, #41	; 0x29
 8004ea0:	d108      	bne.n	8004eb4 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004ea2:	f248 0101 	movw	r1, #32769	; 0x8001
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 fbcc 	bl	8005644 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2221      	movs	r2, #33	; 0x21
 8004eb0:	631a      	str	r2, [r3, #48]	; 0x30
 8004eb2:	e00d      	b.n	8004ed0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004eb4:	7bfb      	ldrb	r3, [r7, #15]
 8004eb6:	2b22      	cmp	r3, #34	; 0x22
 8004eb8:	d002      	beq.n	8004ec0 <I2C_ITSlaveCplt+0x50>
 8004eba:	7bfb      	ldrb	r3, [r7, #15]
 8004ebc:	2b2a      	cmp	r3, #42	; 0x2a
 8004ebe:	d107      	bne.n	8004ed0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004ec0:	f248 0102 	movw	r1, #32770	; 0x8002
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f000 fbbd 	bl	8005644 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2222      	movs	r2, #34	; 0x22
 8004ece:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	685a      	ldr	r2, [r3, #4]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ede:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6859      	ldr	r1, [r3, #4]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	4b64      	ldr	r3, [pc, #400]	; (800507c <I2C_ITSlaveCplt+0x20c>)
 8004eec:	400b      	ands	r3, r1
 8004eee:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 fa14 	bl	800531e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	0b9b      	lsrs	r3, r3, #14
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d013      	beq.n	8004f2a <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f10:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d020      	beq.n	8004f5c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f28:	e018      	b.n	8004f5c <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	0bdb      	lsrs	r3, r3, #15
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d012      	beq.n	8004f5c <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f44:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d006      	beq.n	8004f5c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	b29a      	uxth	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	089b      	lsrs	r3, r3, #2
 8004f60:	f003 0301 	and.w	r3, r3, #1
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d020      	beq.n	8004faa <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	f023 0304 	bic.w	r3, r3, #4
 8004f6e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	1c5a      	adds	r2, r3, #1
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00c      	beq.n	8004faa <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f94:	3b01      	subs	r3, #1
 8004f96:	b29a      	uxth	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb8:	f043 0204 	orr.w	r2, r3, #4
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d010      	beq.n	8004ff8 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fda:	4619      	mov	r1, r3
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f8a7 	bl	8005130 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fe8:	b2db      	uxtb	r3, r3
 8004fea:	2b28      	cmp	r3, #40	; 0x28
 8004fec:	d141      	bne.n	8005072 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004fee:	6979      	ldr	r1, [r7, #20]
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 f847 	bl	8005084 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ff6:	e03c      	b.n	8005072 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005000:	d014      	beq.n	800502c <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f7ff fed6 	bl	8004db4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4a1d      	ldr	r2, [pc, #116]	; (8005080 <I2C_ITSlaveCplt+0x210>)
 800500c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2220      	movs	r2, #32
 8005012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f7ff fc78 	bl	800491a <HAL_I2C_ListenCpltCallback>
}
 800502a:	e022      	b.n	8005072 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b22      	cmp	r3, #34	; 0x22
 8005036:	d10e      	bne.n	8005056 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2220      	movs	r2, #32
 800503c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f7ff fc4b 	bl	80048ea <HAL_I2C_SlaveRxCpltCallback>
}
 8005054:	e00d      	b.n	8005072 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2220      	movs	r2, #32
 800505a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f7ff fc32 	bl	80048d6 <HAL_I2C_SlaveTxCpltCallback>
}
 8005072:	bf00      	nop
 8005074:	3718      	adds	r7, #24
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	fe00e800 	.word	0xfe00e800
 8005080:	ffff0000 	.word	0xffff0000

08005084 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a26      	ldr	r2, [pc, #152]	; (800512c <I2C_ITListenCplt+0xa8>)
 8005092:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2220      	movs	r2, #32
 800509e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	089b      	lsrs	r3, r3, #2
 80050b4:	f003 0301 	and.w	r3, r3, #1
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d022      	beq.n	8005102 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c6:	b2d2      	uxtb	r2, r2
 80050c8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ce:	1c5a      	adds	r2, r3, #1
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d012      	beq.n	8005102 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050e0:	3b01      	subs	r3, #1
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	3b01      	subs	r3, #1
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050fa:	f043 0204 	orr.w	r2, r3, #4
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005102:	f248 0103 	movw	r1, #32771	; 0x8003
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 fa9c 	bl	8005644 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2210      	movs	r2, #16
 8005112:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f7ff fbfc 	bl	800491a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005122:	bf00      	nop
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	ffff0000 	.word	0xffff0000

08005130 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
 8005138:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005140:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a5d      	ldr	r2, [pc, #372]	; (80052c4 <I2C_ITError+0x194>)
 800514e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	431a      	orrs	r2, r3
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005162:	7bfb      	ldrb	r3, [r7, #15]
 8005164:	2b28      	cmp	r3, #40	; 0x28
 8005166:	d005      	beq.n	8005174 <I2C_ITError+0x44>
 8005168:	7bfb      	ldrb	r3, [r7, #15]
 800516a:	2b29      	cmp	r3, #41	; 0x29
 800516c:	d002      	beq.n	8005174 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800516e:	7bfb      	ldrb	r3, [r7, #15]
 8005170:	2b2a      	cmp	r3, #42	; 0x2a
 8005172:	d10b      	bne.n	800518c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005174:	2103      	movs	r1, #3
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 fa64 	bl	8005644 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2228      	movs	r2, #40	; 0x28
 8005180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a50      	ldr	r2, [pc, #320]	; (80052c8 <I2C_ITError+0x198>)
 8005188:	635a      	str	r2, [r3, #52]	; 0x34
 800518a:	e011      	b.n	80051b0 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800518c:	f248 0103 	movw	r1, #32771	; 0x8003
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f000 fa57 	bl	8005644 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b60      	cmp	r3, #96	; 0x60
 80051a0:	d003      	beq.n	80051aa <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2220      	movs	r2, #32
 80051a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b4:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d039      	beq.n	8005232 <I2C_ITError+0x102>
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	2b11      	cmp	r3, #17
 80051c2:	d002      	beq.n	80051ca <I2C_ITError+0x9a>
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	2b21      	cmp	r3, #33	; 0x21
 80051c8:	d133      	bne.n	8005232 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051d8:	d107      	bne.n	80051ea <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80051e8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ee:	4618      	mov	r0, r3
 80051f0:	f7fe fd2d 	bl	8003c4e <HAL_DMA_GetState>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d017      	beq.n	800522a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fe:	4a33      	ldr	r2, [pc, #204]	; (80052cc <I2C_ITError+0x19c>)
 8005200:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800520e:	4618      	mov	r0, r3
 8005210:	f7fe fcdf 	bl	8003bd2 <HAL_DMA_Abort_IT>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d04d      	beq.n	80052b6 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005224:	4610      	mov	r0, r2
 8005226:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005228:	e045      	b.n	80052b6 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 f850 	bl	80052d0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005230:	e041      	b.n	80052b6 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005236:	2b00      	cmp	r3, #0
 8005238:	d039      	beq.n	80052ae <I2C_ITError+0x17e>
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	2b12      	cmp	r3, #18
 800523e:	d002      	beq.n	8005246 <I2C_ITError+0x116>
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	2b22      	cmp	r3, #34	; 0x22
 8005244:	d133      	bne.n	80052ae <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005250:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005254:	d107      	bne.n	8005266 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005264:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800526a:	4618      	mov	r0, r3
 800526c:	f7fe fcef 	bl	8003c4e <HAL_DMA_GetState>
 8005270:	4603      	mov	r3, r0
 8005272:	2b01      	cmp	r3, #1
 8005274:	d017      	beq.n	80052a6 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800527a:	4a14      	ldr	r2, [pc, #80]	; (80052cc <I2C_ITError+0x19c>)
 800527c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800528a:	4618      	mov	r0, r3
 800528c:	f7fe fca1 	bl	8003bd2 <HAL_DMA_Abort_IT>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d011      	beq.n	80052ba <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800529a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80052a0:	4610      	mov	r0, r2
 80052a2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052a4:	e009      	b.n	80052ba <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f812 	bl	80052d0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052ac:	e005      	b.n	80052ba <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f80e 	bl	80052d0 <I2C_TreatErrorCallback>
  }
}
 80052b4:	e002      	b.n	80052bc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80052b6:	bf00      	nop
 80052b8:	e000      	b.n	80052bc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80052ba:	bf00      	nop
}
 80052bc:	bf00      	nop
 80052be:	3710      	adds	r7, #16
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	ffff0000 	.word	0xffff0000
 80052c8:	08004957 	.word	0x08004957
 80052cc:	08005367 	.word	0x08005367

080052d0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	2b60      	cmp	r3, #96	; 0x60
 80052e2:	d10e      	bne.n	8005302 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2220      	movs	r2, #32
 80052e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f7ff fb21 	bl	8004942 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005300:	e009      	b.n	8005316 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7ff fb0c 	bl	800492e <HAL_I2C_ErrorCallback>
}
 8005316:	bf00      	nop
 8005318:	3708      	adds	r7, #8
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800531e:	b480      	push	{r7}
 8005320:	b083      	sub	sp, #12
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	f003 0302 	and.w	r3, r3, #2
 8005330:	2b02      	cmp	r3, #2
 8005332:	d103      	bne.n	800533c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2200      	movs	r2, #0
 800533a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b01      	cmp	r3, #1
 8005348:	d007      	beq.n	800535a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	699a      	ldr	r2, [r3, #24]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f042 0201 	orr.w	r2, r2, #1
 8005358:	619a      	str	r2, [r3, #24]
  }
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr

08005366 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b084      	sub	sp, #16
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005372:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005378:	2b00      	cmp	r3, #0
 800537a:	d003      	beq.n	8005384 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005380:	2200      	movs	r2, #0
 8005382:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005388:	2b00      	cmp	r3, #0
 800538a:	d003      	beq.n	8005394 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005390:	2200      	movs	r2, #0
 8005392:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f7ff ff9b 	bl	80052d0 <I2C_TreatErrorCallback>
}
 800539a:	bf00      	nop
 800539c:	3710      	adds	r7, #16
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}

080053a2 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80053a2:	b580      	push	{r7, lr}
 80053a4:	b084      	sub	sp, #16
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	60f8      	str	r0, [r7, #12]
 80053aa:	60b9      	str	r1, [r7, #8]
 80053ac:	603b      	str	r3, [r7, #0]
 80053ae:	4613      	mov	r3, r2
 80053b0:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053b2:	e022      	b.n	80053fa <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ba:	d01e      	beq.n	80053fa <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053bc:	f7fe faca 	bl	8003954 <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	683a      	ldr	r2, [r7, #0]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d302      	bcc.n	80053d2 <I2C_WaitOnFlagUntilTimeout+0x30>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d113      	bne.n	80053fa <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d6:	f043 0220 	orr.w	r2, r3, #32
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2220      	movs	r2, #32
 80053e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e00f      	b.n	800541a <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	699a      	ldr	r2, [r3, #24]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	4013      	ands	r3, r2
 8005404:	68ba      	ldr	r2, [r7, #8]
 8005406:	429a      	cmp	r2, r3
 8005408:	bf0c      	ite	eq
 800540a:	2301      	moveq	r3, #1
 800540c:	2300      	movne	r3, #0
 800540e:	b2db      	uxtb	r3, r3
 8005410:	461a      	mov	r2, r3
 8005412:	79fb      	ldrb	r3, [r7, #7]
 8005414:	429a      	cmp	r2, r3
 8005416:	d0cd      	beq.n	80053b4 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	60f8      	str	r0, [r7, #12]
 800542a:	60b9      	str	r1, [r7, #8]
 800542c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800542e:	e02c      	b.n	800548a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	68b9      	ldr	r1, [r7, #8]
 8005434:	68f8      	ldr	r0, [r7, #12]
 8005436:	f000 f871 	bl	800551c <I2C_IsAcknowledgeFailed>
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d001      	beq.n	8005444 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e02a      	b.n	800549a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800544a:	d01e      	beq.n	800548a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800544c:	f7fe fa82 	bl	8003954 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	429a      	cmp	r2, r3
 800545a:	d302      	bcc.n	8005462 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d113      	bne.n	800548a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005466:	f043 0220 	orr.w	r2, r3, #32
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2220      	movs	r2, #32
 8005472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e007      	b.n	800549a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	f003 0302 	and.w	r3, r3, #2
 8005494:	2b02      	cmp	r3, #2
 8005496:	d1cb      	bne.n	8005430 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b084      	sub	sp, #16
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	60f8      	str	r0, [r7, #12]
 80054aa:	60b9      	str	r1, [r7, #8]
 80054ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054ae:	e028      	b.n	8005502 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	68b9      	ldr	r1, [r7, #8]
 80054b4:	68f8      	ldr	r0, [r7, #12]
 80054b6:	f000 f831 	bl	800551c <I2C_IsAcknowledgeFailed>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e026      	b.n	8005512 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054c4:	f7fe fa46 	bl	8003954 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d302      	bcc.n	80054da <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d113      	bne.n	8005502 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054de:	f043 0220 	orr.w	r2, r3, #32
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2220      	movs	r2, #32
 80054ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e007      	b.n	8005512 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	f003 0320 	and.w	r3, r3, #32
 800550c:	2b20      	cmp	r3, #32
 800550e:	d1cf      	bne.n	80054b0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
	...

0800551c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	60b9      	str	r1, [r7, #8]
 8005526:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	f003 0310 	and.w	r3, r3, #16
 8005532:	2b10      	cmp	r3, #16
 8005534:	d151      	bne.n	80055da <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005536:	e022      	b.n	800557e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553e:	d01e      	beq.n	800557e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005540:	f7fe fa08 	bl	8003954 <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	68ba      	ldr	r2, [r7, #8]
 800554c:	429a      	cmp	r2, r3
 800554e:	d302      	bcc.n	8005556 <I2C_IsAcknowledgeFailed+0x3a>
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d113      	bne.n	800557e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800555a:	f043 0220 	orr.w	r2, r3, #32
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2220      	movs	r2, #32
 8005566:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e02e      	b.n	80055dc <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	f003 0320 	and.w	r3, r3, #32
 8005588:	2b20      	cmp	r3, #32
 800558a:	d1d5      	bne.n	8005538 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2210      	movs	r2, #16
 8005592:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2220      	movs	r2, #32
 800559a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f7ff febe 	bl	800531e <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	6859      	ldr	r1, [r3, #4]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	4b0d      	ldr	r3, [pc, #52]	; (80055e4 <I2C_IsAcknowledgeFailed+0xc8>)
 80055ae:	400b      	ands	r3, r1
 80055b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b6:	f043 0204 	orr.w	r2, r3, #4
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2220      	movs	r2, #32
 80055c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e000      	b.n	80055dc <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	fe00e800 	.word	0xfe00e800

080055e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	607b      	str	r3, [r7, #4]
 80055f2:	460b      	mov	r3, r1
 80055f4:	817b      	strh	r3, [r7, #10]
 80055f6:	4613      	mov	r3, r2
 80055f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	69bb      	ldr	r3, [r7, #24]
 8005602:	0d5b      	lsrs	r3, r3, #21
 8005604:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005608:	4b0d      	ldr	r3, [pc, #52]	; (8005640 <I2C_TransferConfig+0x58>)
 800560a:	430b      	orrs	r3, r1
 800560c:	43db      	mvns	r3, r3
 800560e:	ea02 0103 	and.w	r1, r2, r3
 8005612:	897b      	ldrh	r3, [r7, #10]
 8005614:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005618:	7a7b      	ldrb	r3, [r7, #9]
 800561a:	041b      	lsls	r3, r3, #16
 800561c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005620:	431a      	orrs	r2, r3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	431a      	orrs	r2, r3
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	431a      	orrs	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	430a      	orrs	r2, r1
 8005630:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005632:	bf00      	nop
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
 800563e:	bf00      	nop
 8005640:	03ff63ff 	.word	0x03ff63ff

08005644 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	460b      	mov	r3, r1
 800564e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005650:	2300      	movs	r3, #0
 8005652:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005654:	887b      	ldrh	r3, [r7, #2]
 8005656:	f003 0301 	and.w	r3, r3, #1
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00f      	beq.n	800567e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8005664:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800566c:	b2db      	uxtb	r3, r3
 800566e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005672:	2b28      	cmp	r3, #40	; 0x28
 8005674:	d003      	beq.n	800567e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800567c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800567e:	887b      	ldrh	r3, [r7, #2]
 8005680:	f003 0302 	and.w	r3, r3, #2
 8005684:	2b00      	cmp	r3, #0
 8005686:	d00f      	beq.n	80056a8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800568e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005696:	b2db      	uxtb	r3, r3
 8005698:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800569c:	2b28      	cmp	r3, #40	; 0x28
 800569e:	d003      	beq.n	80056a8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80056a6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80056a8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	da03      	bge.n	80056b8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80056b6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80056b8:	887b      	ldrh	r3, [r7, #2]
 80056ba:	2b10      	cmp	r3, #16
 80056bc:	d103      	bne.n	80056c6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80056c4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80056c6:	887b      	ldrh	r3, [r7, #2]
 80056c8:	2b20      	cmp	r3, #32
 80056ca:	d103      	bne.n	80056d4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f043 0320 	orr.w	r3, r3, #32
 80056d2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80056d4:	887b      	ldrh	r3, [r7, #2]
 80056d6:	2b40      	cmp	r3, #64	; 0x40
 80056d8:	d103      	bne.n	80056e2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056e0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	6819      	ldr	r1, [r3, #0]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	43da      	mvns	r2, r3
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	400a      	ands	r2, r1
 80056f2:	601a      	str	r2, [r3, #0]
}
 80056f4:	bf00      	nop
 80056f6:	3714      	adds	r7, #20
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005710:	b2db      	uxtb	r3, r3
 8005712:	2b20      	cmp	r3, #32
 8005714:	d138      	bne.n	8005788 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800571c:	2b01      	cmp	r3, #1
 800571e:	d101      	bne.n	8005724 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005720:	2302      	movs	r3, #2
 8005722:	e032      	b.n	800578a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2224      	movs	r2, #36	; 0x24
 8005730:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f022 0201 	bic.w	r2, r2, #1
 8005742:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005752:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6819      	ldr	r1, [r3, #0]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	683a      	ldr	r2, [r7, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f042 0201 	orr.w	r2, r2, #1
 8005772:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2220      	movs	r2, #32
 8005778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005784:	2300      	movs	r3, #0
 8005786:	e000      	b.n	800578a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005788:	2302      	movs	r3, #2
  }
}
 800578a:	4618      	mov	r0, r3
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr

08005796 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005796:	b480      	push	{r7}
 8005798:	b085      	sub	sp, #20
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
 800579e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b20      	cmp	r3, #32
 80057aa:	d139      	bne.n	8005820 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d101      	bne.n	80057ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80057b6:	2302      	movs	r3, #2
 80057b8:	e033      	b.n	8005822 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2201      	movs	r2, #1
 80057be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2224      	movs	r2, #36	; 0x24
 80057c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f022 0201 	bic.w	r2, r2, #1
 80057d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80057e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	021b      	lsls	r3, r3, #8
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f042 0201 	orr.w	r2, r2, #1
 800580a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2220      	movs	r2, #32
 8005810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800581c:	2300      	movs	r3, #0
 800581e:	e000      	b.n	8005822 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005820:	2302      	movs	r3, #2
  }
}
 8005822:	4618      	mov	r0, r3
 8005824:	3714      	adds	r7, #20
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr
	...

08005830 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005838:	4b0b      	ldr	r3, [pc, #44]	; (8005868 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	4a0a      	ldr	r2, [pc, #40]	; (8005868 <HAL_I2CEx_EnableFastModePlus+0x38>)
 800583e:	f043 0301 	orr.w	r3, r3, #1
 8005842:	6193      	str	r3, [r2, #24]
 8005844:	4b08      	ldr	r3, [pc, #32]	; (8005868 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	f003 0301 	and.w	r3, r3, #1
 800584c:	60fb      	str	r3, [r7, #12]
 800584e:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8005850:	4b06      	ldr	r3, [pc, #24]	; (800586c <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	4905      	ldr	r1, [pc, #20]	; (800586c <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4313      	orrs	r3, r2
 800585a:	600b      	str	r3, [r1, #0]
}
 800585c:	bf00      	nop
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	40021000 	.word	0x40021000
 800586c:	40010000 	.word	0x40010000

08005870 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005870:	b580      	push	{r7, lr}
 8005872:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8005876:	af00      	add	r7, sp, #0
 8005878:	1d3b      	adds	r3, r7, #4
 800587a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800587c:	1d3b      	adds	r3, r7, #4
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d102      	bne.n	800588a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	f000 bef4 	b.w	8006672 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800588a:	1d3b      	adds	r3, r7, #4
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0301 	and.w	r3, r3, #1
 8005894:	2b00      	cmp	r3, #0
 8005896:	f000 816a 	beq.w	8005b6e <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800589a:	4bb3      	ldr	r3, [pc, #716]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f003 030c 	and.w	r3, r3, #12
 80058a2:	2b04      	cmp	r3, #4
 80058a4:	d00c      	beq.n	80058c0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80058a6:	4bb0      	ldr	r3, [pc, #704]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	f003 030c 	and.w	r3, r3, #12
 80058ae:	2b08      	cmp	r3, #8
 80058b0:	d159      	bne.n	8005966 <HAL_RCC_OscConfig+0xf6>
 80058b2:	4bad      	ldr	r3, [pc, #692]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058be:	d152      	bne.n	8005966 <HAL_RCC_OscConfig+0xf6>
 80058c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058c4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80058cc:	fa93 f3a3 	rbit	r3, r3
 80058d0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80058d4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058d8:	fab3 f383 	clz	r3, r3
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	095b      	lsrs	r3, r3, #5
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	f043 0301 	orr.w	r3, r3, #1
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d102      	bne.n	80058f2 <HAL_RCC_OscConfig+0x82>
 80058ec:	4b9e      	ldr	r3, [pc, #632]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	e015      	b.n	800591e <HAL_RCC_OscConfig+0xae>
 80058f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80058f6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058fa:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80058fe:	fa93 f3a3 	rbit	r3, r3
 8005902:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8005906:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800590a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800590e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8005912:	fa93 f3a3 	rbit	r3, r3
 8005916:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800591a:	4b93      	ldr	r3, [pc, #588]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 800591c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005922:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8005926:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800592a:	fa92 f2a2 	rbit	r2, r2
 800592e:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8005932:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8005936:	fab2 f282 	clz	r2, r2
 800593a:	b2d2      	uxtb	r2, r2
 800593c:	f042 0220 	orr.w	r2, r2, #32
 8005940:	b2d2      	uxtb	r2, r2
 8005942:	f002 021f 	and.w	r2, r2, #31
 8005946:	2101      	movs	r1, #1
 8005948:	fa01 f202 	lsl.w	r2, r1, r2
 800594c:	4013      	ands	r3, r2
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 810c 	beq.w	8005b6c <HAL_RCC_OscConfig+0x2fc>
 8005954:	1d3b      	adds	r3, r7, #4
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	f040 8106 	bne.w	8005b6c <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	f000 be86 	b.w	8006672 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005966:	1d3b      	adds	r3, r7, #4
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005970:	d106      	bne.n	8005980 <HAL_RCC_OscConfig+0x110>
 8005972:	4b7d      	ldr	r3, [pc, #500]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a7c      	ldr	r2, [pc, #496]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 8005978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800597c:	6013      	str	r3, [r2, #0]
 800597e:	e030      	b.n	80059e2 <HAL_RCC_OscConfig+0x172>
 8005980:	1d3b      	adds	r3, r7, #4
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10c      	bne.n	80059a4 <HAL_RCC_OscConfig+0x134>
 800598a:	4b77      	ldr	r3, [pc, #476]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a76      	ldr	r2, [pc, #472]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 8005990:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005994:	6013      	str	r3, [r2, #0]
 8005996:	4b74      	ldr	r3, [pc, #464]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a73      	ldr	r2, [pc, #460]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 800599c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059a0:	6013      	str	r3, [r2, #0]
 80059a2:	e01e      	b.n	80059e2 <HAL_RCC_OscConfig+0x172>
 80059a4:	1d3b      	adds	r3, r7, #4
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80059ae:	d10c      	bne.n	80059ca <HAL_RCC_OscConfig+0x15a>
 80059b0:	4b6d      	ldr	r3, [pc, #436]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a6c      	ldr	r2, [pc, #432]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059b6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059ba:	6013      	str	r3, [r2, #0]
 80059bc:	4b6a      	ldr	r3, [pc, #424]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a69      	ldr	r2, [pc, #420]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059c6:	6013      	str	r3, [r2, #0]
 80059c8:	e00b      	b.n	80059e2 <HAL_RCC_OscConfig+0x172>
 80059ca:	4b67      	ldr	r3, [pc, #412]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a66      	ldr	r2, [pc, #408]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059d4:	6013      	str	r3, [r2, #0]
 80059d6:	4b64      	ldr	r3, [pc, #400]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a63      	ldr	r2, [pc, #396]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059e0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80059e2:	4b61      	ldr	r3, [pc, #388]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e6:	f023 020f 	bic.w	r2, r3, #15
 80059ea:	1d3b      	adds	r3, r7, #4
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	495d      	ldr	r1, [pc, #372]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 80059f2:	4313      	orrs	r3, r2
 80059f4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80059f6:	1d3b      	adds	r3, r7, #4
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d059      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a00:	f7fd ffa8 	bl	8003954 <HAL_GetTick>
 8005a04:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a08:	e00a      	b.n	8005a20 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a0a:	f7fd ffa3 	bl	8003954 <HAL_GetTick>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	2b64      	cmp	r3, #100	; 0x64
 8005a18:	d902      	bls.n	8005a20 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005a1a:	2303      	movs	r3, #3
 8005a1c:	f000 be29 	b.w	8006672 <HAL_RCC_OscConfig+0xe02>
 8005a20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a24:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a28:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8005a2c:	fa93 f3a3 	rbit	r3, r3
 8005a30:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8005a34:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a38:	fab3 f383 	clz	r3, r3
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	095b      	lsrs	r3, r3, #5
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	f043 0301 	orr.w	r3, r3, #1
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d102      	bne.n	8005a52 <HAL_RCC_OscConfig+0x1e2>
 8005a4c:	4b46      	ldr	r3, [pc, #280]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	e015      	b.n	8005a7e <HAL_RCC_OscConfig+0x20e>
 8005a52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a56:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a5a:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8005a5e:	fa93 f3a3 	rbit	r3, r3
 8005a62:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8005a66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005a6a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005a6e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8005a72:	fa93 f3a3 	rbit	r3, r3
 8005a76:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005a7a:	4b3b      	ldr	r3, [pc, #236]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005a82:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8005a86:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005a8a:	fa92 f2a2 	rbit	r2, r2
 8005a8e:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8005a92:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8005a96:	fab2 f282 	clz	r2, r2
 8005a9a:	b2d2      	uxtb	r2, r2
 8005a9c:	f042 0220 	orr.w	r2, r2, #32
 8005aa0:	b2d2      	uxtb	r2, r2
 8005aa2:	f002 021f 	and.w	r2, r2, #31
 8005aa6:	2101      	movs	r1, #1
 8005aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8005aac:	4013      	ands	r3, r2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d0ab      	beq.n	8005a0a <HAL_RCC_OscConfig+0x19a>
 8005ab2:	e05c      	b.n	8005b6e <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab4:	f7fd ff4e 	bl	8003954 <HAL_GetTick>
 8005ab8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005abc:	e00a      	b.n	8005ad4 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005abe:	f7fd ff49 	bl	8003954 <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b64      	cmp	r3, #100	; 0x64
 8005acc:	d902      	bls.n	8005ad4 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	f000 bdcf 	b.w	8006672 <HAL_RCC_OscConfig+0xe02>
 8005ad4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005ad8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005adc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8005ae0:	fa93 f3a3 	rbit	r3, r3
 8005ae4:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8005ae8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aec:	fab3 f383 	clz	r3, r3
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	095b      	lsrs	r3, r3, #5
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	f043 0301 	orr.w	r3, r3, #1
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d102      	bne.n	8005b06 <HAL_RCC_OscConfig+0x296>
 8005b00:	4b19      	ldr	r3, [pc, #100]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	e015      	b.n	8005b32 <HAL_RCC_OscConfig+0x2c2>
 8005b06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005b0a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b0e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8005b12:	fa93 f3a3 	rbit	r3, r3
 8005b16:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005b1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005b1e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005b22:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8005b26:	fa93 f3a3 	rbit	r3, r3
 8005b2a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8005b2e:	4b0e      	ldr	r3, [pc, #56]	; (8005b68 <HAL_RCC_OscConfig+0x2f8>)
 8005b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005b36:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005b3a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8005b3e:	fa92 f2a2 	rbit	r2, r2
 8005b42:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8005b46:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005b4a:	fab2 f282 	clz	r2, r2
 8005b4e:	b2d2      	uxtb	r2, r2
 8005b50:	f042 0220 	orr.w	r2, r2, #32
 8005b54:	b2d2      	uxtb	r2, r2
 8005b56:	f002 021f 	and.w	r2, r2, #31
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	fa01 f202 	lsl.w	r2, r1, r2
 8005b60:	4013      	ands	r3, r2
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1ab      	bne.n	8005abe <HAL_RCC_OscConfig+0x24e>
 8005b66:	e002      	b.n	8005b6e <HAL_RCC_OscConfig+0x2fe>
 8005b68:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b6e:	1d3b      	adds	r3, r7, #4
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f003 0302 	and.w	r3, r3, #2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	f000 816f 	beq.w	8005e5c <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005b7e:	4bd0      	ldr	r3, [pc, #832]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f003 030c 	and.w	r3, r3, #12
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d00b      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005b8a:	4bcd      	ldr	r3, [pc, #820]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f003 030c 	and.w	r3, r3, #12
 8005b92:	2b08      	cmp	r3, #8
 8005b94:	d16c      	bne.n	8005c70 <HAL_RCC_OscConfig+0x400>
 8005b96:	4bca      	ldr	r3, [pc, #808]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d166      	bne.n	8005c70 <HAL_RCC_OscConfig+0x400>
 8005ba2:	2302      	movs	r3, #2
 8005ba4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ba8:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005bac:	fa93 f3a3 	rbit	r3, r3
 8005bb0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8005bb4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bb8:	fab3 f383 	clz	r3, r3
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	095b      	lsrs	r3, r3, #5
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	f043 0301 	orr.w	r3, r3, #1
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d102      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x362>
 8005bcc:	4bbc      	ldr	r3, [pc, #752]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	e013      	b.n	8005bfa <HAL_RCC_OscConfig+0x38a>
 8005bd2:	2302      	movs	r3, #2
 8005bd4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bd8:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8005bdc:	fa93 f3a3 	rbit	r3, r3
 8005be0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005be4:	2302      	movs	r3, #2
 8005be6:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005bea:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005bee:	fa93 f3a3 	rbit	r3, r3
 8005bf2:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005bf6:	4bb2      	ldr	r3, [pc, #712]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005c00:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005c04:	fa92 f2a2 	rbit	r2, r2
 8005c08:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8005c0c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8005c10:	fab2 f282 	clz	r2, r2
 8005c14:	b2d2      	uxtb	r2, r2
 8005c16:	f042 0220 	orr.w	r2, r2, #32
 8005c1a:	b2d2      	uxtb	r2, r2
 8005c1c:	f002 021f 	and.w	r2, r2, #31
 8005c20:	2101      	movs	r1, #1
 8005c22:	fa01 f202 	lsl.w	r2, r1, r2
 8005c26:	4013      	ands	r3, r2
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d007      	beq.n	8005c3c <HAL_RCC_OscConfig+0x3cc>
 8005c2c:	1d3b      	adds	r3, r7, #4
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d002      	beq.n	8005c3c <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	f000 bd1b 	b.w	8006672 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c3c:	4ba0      	ldr	r3, [pc, #640]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c44:	1d3b      	adds	r3, r7, #4
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	21f8      	movs	r1, #248	; 0xf8
 8005c4c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c50:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005c54:	fa91 f1a1 	rbit	r1, r1
 8005c58:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005c5c:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005c60:	fab1 f181 	clz	r1, r1
 8005c64:	b2c9      	uxtb	r1, r1
 8005c66:	408b      	lsls	r3, r1
 8005c68:	4995      	ldr	r1, [pc, #596]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c6e:	e0f5      	b.n	8005e5c <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c70:	1d3b      	adds	r3, r7, #4
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	691b      	ldr	r3, [r3, #16]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	f000 8085 	beq.w	8005d86 <HAL_RCC_OscConfig+0x516>
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c82:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005c86:	fa93 f3a3 	rbit	r3, r3
 8005c8a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8005c8e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c92:	fab3 f383 	clz	r3, r3
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005c9c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca8:	f7fd fe54 	bl	8003954 <HAL_GetTick>
 8005cac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cb0:	e00a      	b.n	8005cc8 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cb2:	f7fd fe4f 	bl	8003954 <HAL_GetTick>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d902      	bls.n	8005cc8 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	f000 bcd5 	b.w	8006672 <HAL_RCC_OscConfig+0xe02>
 8005cc8:	2302      	movs	r3, #2
 8005cca:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cce:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005cd2:	fa93 f3a3 	rbit	r3, r3
 8005cd6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8005cda:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cde:	fab3 f383 	clz	r3, r3
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	095b      	lsrs	r3, r3, #5
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	f043 0301 	orr.w	r3, r3, #1
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d102      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x488>
 8005cf2:	4b73      	ldr	r3, [pc, #460]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	e013      	b.n	8005d20 <HAL_RCC_OscConfig+0x4b0>
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cfe:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005d02:	fa93 f3a3 	rbit	r3, r3
 8005d06:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005d10:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8005d14:	fa93 f3a3 	rbit	r3, r3
 8005d18:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005d1c:	4b68      	ldr	r3, [pc, #416]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d20:	2202      	movs	r2, #2
 8005d22:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8005d26:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005d2a:	fa92 f2a2 	rbit	r2, r2
 8005d2e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8005d32:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005d36:	fab2 f282 	clz	r2, r2
 8005d3a:	b2d2      	uxtb	r2, r2
 8005d3c:	f042 0220 	orr.w	r2, r2, #32
 8005d40:	b2d2      	uxtb	r2, r2
 8005d42:	f002 021f 	and.w	r2, r2, #31
 8005d46:	2101      	movs	r1, #1
 8005d48:	fa01 f202 	lsl.w	r2, r1, r2
 8005d4c:	4013      	ands	r3, r2
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d0af      	beq.n	8005cb2 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d52:	4b5b      	ldr	r3, [pc, #364]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d5a:	1d3b      	adds	r3, r7, #4
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	695b      	ldr	r3, [r3, #20]
 8005d60:	21f8      	movs	r1, #248	; 0xf8
 8005d62:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d66:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005d6a:	fa91 f1a1 	rbit	r1, r1
 8005d6e:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005d72:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005d76:	fab1 f181 	clz	r1, r1
 8005d7a:	b2c9      	uxtb	r1, r1
 8005d7c:	408b      	lsls	r3, r1
 8005d7e:	4950      	ldr	r1, [pc, #320]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005d80:	4313      	orrs	r3, r2
 8005d82:	600b      	str	r3, [r1, #0]
 8005d84:	e06a      	b.n	8005e5c <HAL_RCC_OscConfig+0x5ec>
 8005d86:	2301      	movs	r3, #1
 8005d88:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d8c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005d90:	fa93 f3a3 	rbit	r3, r3
 8005d94:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005d98:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d9c:	fab3 f383 	clz	r3, r3
 8005da0:	b2db      	uxtb	r3, r3
 8005da2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005da6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	461a      	mov	r2, r3
 8005dae:	2300      	movs	r3, #0
 8005db0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db2:	f7fd fdcf 	bl	8003954 <HAL_GetTick>
 8005db6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dba:	e00a      	b.n	8005dd2 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dbc:	f7fd fdca 	bl	8003954 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	2b02      	cmp	r3, #2
 8005dca:	d902      	bls.n	8005dd2 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	f000 bc50 	b.w	8006672 <HAL_RCC_OscConfig+0xe02>
 8005dd2:	2302      	movs	r3, #2
 8005dd4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dd8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8005ddc:	fa93 f3a3 	rbit	r3, r3
 8005de0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005de4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005de8:	fab3 f383 	clz	r3, r3
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	095b      	lsrs	r3, r3, #5
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	f043 0301 	orr.w	r3, r3, #1
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b01      	cmp	r3, #1
 8005dfa:	d102      	bne.n	8005e02 <HAL_RCC_OscConfig+0x592>
 8005dfc:	4b30      	ldr	r3, [pc, #192]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	e013      	b.n	8005e2a <HAL_RCC_OscConfig+0x5ba>
 8005e02:	2302      	movs	r3, #2
 8005e04:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e08:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005e0c:	fa93 f3a3 	rbit	r3, r3
 8005e10:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005e14:	2302      	movs	r3, #2
 8005e16:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005e1a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005e1e:	fa93 f3a3 	rbit	r3, r3
 8005e22:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005e26:	4b26      	ldr	r3, [pc, #152]	; (8005ec0 <HAL_RCC_OscConfig+0x650>)
 8005e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e2a:	2202      	movs	r2, #2
 8005e2c:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005e30:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005e34:	fa92 f2a2 	rbit	r2, r2
 8005e38:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005e3c:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005e40:	fab2 f282 	clz	r2, r2
 8005e44:	b2d2      	uxtb	r2, r2
 8005e46:	f042 0220 	orr.w	r2, r2, #32
 8005e4a:	b2d2      	uxtb	r2, r2
 8005e4c:	f002 021f 	and.w	r2, r2, #31
 8005e50:	2101      	movs	r1, #1
 8005e52:	fa01 f202 	lsl.w	r2, r1, r2
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1af      	bne.n	8005dbc <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e5c:	1d3b      	adds	r3, r7, #4
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0308 	and.w	r3, r3, #8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f000 80da 	beq.w	8006020 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e6c:	1d3b      	adds	r3, r7, #4
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	699b      	ldr	r3, [r3, #24]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d069      	beq.n	8005f4a <HAL_RCC_OscConfig+0x6da>
 8005e76:	2301      	movs	r3, #1
 8005e78:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e7c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005e80:	fa93 f3a3 	rbit	r3, r3
 8005e84:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005e88:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e8c:	fab3 f383 	clz	r3, r3
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	461a      	mov	r2, r3
 8005e94:	4b0b      	ldr	r3, [pc, #44]	; (8005ec4 <HAL_RCC_OscConfig+0x654>)
 8005e96:	4413      	add	r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	461a      	mov	r2, r3
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ea0:	f7fd fd58 	bl	8003954 <HAL_GetTick>
 8005ea4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ea8:	e00e      	b.n	8005ec8 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eaa:	f7fd fd53 	bl	8003954 <HAL_GetTick>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	2b02      	cmp	r3, #2
 8005eb8:	d906      	bls.n	8005ec8 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e3d9      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
 8005ebe:	bf00      	nop
 8005ec0:	40021000 	.word	0x40021000
 8005ec4:	10908120 	.word	0x10908120
 8005ec8:	2302      	movs	r3, #2
 8005eca:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ece:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005ed2:	fa93 f3a3 	rbit	r3, r3
 8005ed6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005eda:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005ede:	2202      	movs	r2, #2
 8005ee0:	601a      	str	r2, [r3, #0]
 8005ee2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	fa93 f2a3 	rbit	r2, r3
 8005eec:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005ef0:	601a      	str	r2, [r3, #0]
 8005ef2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	601a      	str	r2, [r3, #0]
 8005efa:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	fa93 f2a3 	rbit	r2, r3
 8005f04:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005f08:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f0a:	4ba5      	ldr	r3, [pc, #660]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 8005f0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f0e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005f12:	2102      	movs	r1, #2
 8005f14:	6019      	str	r1, [r3, #0]
 8005f16:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	fa93 f1a3 	rbit	r1, r3
 8005f20:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005f24:	6019      	str	r1, [r3, #0]
  return result;
 8005f26:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	fab3 f383 	clz	r3, r3
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	f003 031f 	and.w	r3, r3, #31
 8005f3c:	2101      	movs	r1, #1
 8005f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f42:	4013      	ands	r3, r2
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d0b0      	beq.n	8005eaa <HAL_RCC_OscConfig+0x63a>
 8005f48:	e06a      	b.n	8006020 <HAL_RCC_OscConfig+0x7b0>
 8005f4a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f52:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	fa93 f2a3 	rbit	r2, r3
 8005f5c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005f60:	601a      	str	r2, [r3, #0]
  return result;
 8005f62:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005f66:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f68:	fab3 f383 	clz	r3, r3
 8005f6c:	b2db      	uxtb	r3, r3
 8005f6e:	461a      	mov	r2, r3
 8005f70:	4b8c      	ldr	r3, [pc, #560]	; (80061a4 <HAL_RCC_OscConfig+0x934>)
 8005f72:	4413      	add	r3, r2
 8005f74:	009b      	lsls	r3, r3, #2
 8005f76:	461a      	mov	r2, r3
 8005f78:	2300      	movs	r3, #0
 8005f7a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f7c:	f7fd fcea 	bl	8003954 <HAL_GetTick>
 8005f80:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f84:	e009      	b.n	8005f9a <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f86:	f7fd fce5 	bl	8003954 <HAL_GetTick>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e36b      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
 8005f9a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005f9e:	2202      	movs	r2, #2
 8005fa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fa2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	fa93 f2a3 	rbit	r2, r3
 8005fac:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005fb0:	601a      	str	r2, [r3, #0]
 8005fb2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005fb6:	2202      	movs	r2, #2
 8005fb8:	601a      	str	r2, [r3, #0]
 8005fba:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	fa93 f2a3 	rbit	r2, r3
 8005fc4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005fc8:	601a      	str	r2, [r3, #0]
 8005fca:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005fce:	2202      	movs	r2, #2
 8005fd0:	601a      	str	r2, [r3, #0]
 8005fd2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	fa93 f2a3 	rbit	r2, r3
 8005fdc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005fe0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fe2:	4b6f      	ldr	r3, [pc, #444]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 8005fe4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fe6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005fea:	2102      	movs	r1, #2
 8005fec:	6019      	str	r1, [r3, #0]
 8005fee:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	fa93 f1a3 	rbit	r1, r3
 8005ff8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005ffc:	6019      	str	r1, [r3, #0]
  return result;
 8005ffe:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	fab3 f383 	clz	r3, r3
 8006008:	b2db      	uxtb	r3, r3
 800600a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800600e:	b2db      	uxtb	r3, r3
 8006010:	f003 031f 	and.w	r3, r3, #31
 8006014:	2101      	movs	r1, #1
 8006016:	fa01 f303 	lsl.w	r3, r1, r3
 800601a:	4013      	ands	r3, r2
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1b2      	bne.n	8005f86 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006020:	1d3b      	adds	r3, r7, #4
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0304 	and.w	r3, r3, #4
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 8158 	beq.w	80062e0 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006030:	2300      	movs	r3, #0
 8006032:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006036:	4b5a      	ldr	r3, [pc, #360]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 8006038:	69db      	ldr	r3, [r3, #28]
 800603a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800603e:	2b00      	cmp	r3, #0
 8006040:	d112      	bne.n	8006068 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006042:	4b57      	ldr	r3, [pc, #348]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 8006044:	69db      	ldr	r3, [r3, #28]
 8006046:	4a56      	ldr	r2, [pc, #344]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 8006048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800604c:	61d3      	str	r3, [r2, #28]
 800604e:	4b54      	ldr	r3, [pc, #336]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 8006050:	69db      	ldr	r3, [r3, #28]
 8006052:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8006056:	f107 0308 	add.w	r3, r7, #8
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	f107 0308 	add.w	r3, r7, #8
 8006060:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8006062:	2301      	movs	r3, #1
 8006064:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006068:	4b4f      	ldr	r3, [pc, #316]	; (80061a8 <HAL_RCC_OscConfig+0x938>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006070:	2b00      	cmp	r3, #0
 8006072:	d11a      	bne.n	80060aa <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006074:	4b4c      	ldr	r3, [pc, #304]	; (80061a8 <HAL_RCC_OscConfig+0x938>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a4b      	ldr	r2, [pc, #300]	; (80061a8 <HAL_RCC_OscConfig+0x938>)
 800607a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800607e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006080:	f7fd fc68 	bl	8003954 <HAL_GetTick>
 8006084:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006088:	e009      	b.n	800609e <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800608a:	f7fd fc63 	bl	8003954 <HAL_GetTick>
 800608e:	4602      	mov	r2, r0
 8006090:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	2b64      	cmp	r3, #100	; 0x64
 8006098:	d901      	bls.n	800609e <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e2e9      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800609e:	4b42      	ldr	r3, [pc, #264]	; (80061a8 <HAL_RCC_OscConfig+0x938>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d0ef      	beq.n	800608a <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060aa:	1d3b      	adds	r3, r7, #4
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d106      	bne.n	80060c2 <HAL_RCC_OscConfig+0x852>
 80060b4:	4b3a      	ldr	r3, [pc, #232]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	4a39      	ldr	r2, [pc, #228]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 80060ba:	f043 0301 	orr.w	r3, r3, #1
 80060be:	6213      	str	r3, [r2, #32]
 80060c0:	e02f      	b.n	8006122 <HAL_RCC_OscConfig+0x8b2>
 80060c2:	1d3b      	adds	r3, r7, #4
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d10c      	bne.n	80060e6 <HAL_RCC_OscConfig+0x876>
 80060cc:	4b34      	ldr	r3, [pc, #208]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 80060ce:	6a1b      	ldr	r3, [r3, #32]
 80060d0:	4a33      	ldr	r2, [pc, #204]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 80060d2:	f023 0301 	bic.w	r3, r3, #1
 80060d6:	6213      	str	r3, [r2, #32]
 80060d8:	4b31      	ldr	r3, [pc, #196]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	4a30      	ldr	r2, [pc, #192]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 80060de:	f023 0304 	bic.w	r3, r3, #4
 80060e2:	6213      	str	r3, [r2, #32]
 80060e4:	e01d      	b.n	8006122 <HAL_RCC_OscConfig+0x8b2>
 80060e6:	1d3b      	adds	r3, r7, #4
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	2b05      	cmp	r3, #5
 80060ee:	d10c      	bne.n	800610a <HAL_RCC_OscConfig+0x89a>
 80060f0:	4b2b      	ldr	r3, [pc, #172]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	4a2a      	ldr	r2, [pc, #168]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 80060f6:	f043 0304 	orr.w	r3, r3, #4
 80060fa:	6213      	str	r3, [r2, #32]
 80060fc:	4b28      	ldr	r3, [pc, #160]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	4a27      	ldr	r2, [pc, #156]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 8006102:	f043 0301 	orr.w	r3, r3, #1
 8006106:	6213      	str	r3, [r2, #32]
 8006108:	e00b      	b.n	8006122 <HAL_RCC_OscConfig+0x8b2>
 800610a:	4b25      	ldr	r3, [pc, #148]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	4a24      	ldr	r2, [pc, #144]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 8006110:	f023 0301 	bic.w	r3, r3, #1
 8006114:	6213      	str	r3, [r2, #32]
 8006116:	4b22      	ldr	r3, [pc, #136]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	4a21      	ldr	r2, [pc, #132]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 800611c:	f023 0304 	bic.w	r3, r3, #4
 8006120:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006122:	1d3b      	adds	r3, r7, #4
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d06b      	beq.n	8006204 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800612c:	f7fd fc12 	bl	8003954 <HAL_GetTick>
 8006130:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006134:	e00b      	b.n	800614e <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006136:	f7fd fc0d 	bl	8003954 <HAL_GetTick>
 800613a:	4602      	mov	r2, r0
 800613c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	f241 3288 	movw	r2, #5000	; 0x1388
 8006146:	4293      	cmp	r3, r2
 8006148:	d901      	bls.n	800614e <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e291      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
 800614e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8006152:	2202      	movs	r2, #2
 8006154:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006156:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	fa93 f2a3 	rbit	r2, r3
 8006160:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800616a:	2202      	movs	r2, #2
 800616c:	601a      	str	r2, [r3, #0]
 800616e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	fa93 f2a3 	rbit	r2, r3
 8006178:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800617c:	601a      	str	r2, [r3, #0]
  return result;
 800617e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8006182:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006184:	fab3 f383 	clz	r3, r3
 8006188:	b2db      	uxtb	r3, r3
 800618a:	095b      	lsrs	r3, r3, #5
 800618c:	b2db      	uxtb	r3, r3
 800618e:	f043 0302 	orr.w	r3, r3, #2
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b02      	cmp	r3, #2
 8006196:	d109      	bne.n	80061ac <HAL_RCC_OscConfig+0x93c>
 8006198:	4b01      	ldr	r3, [pc, #4]	; (80061a0 <HAL_RCC_OscConfig+0x930>)
 800619a:	6a1b      	ldr	r3, [r3, #32]
 800619c:	e014      	b.n	80061c8 <HAL_RCC_OscConfig+0x958>
 800619e:	bf00      	nop
 80061a0:	40021000 	.word	0x40021000
 80061a4:	10908120 	.word	0x10908120
 80061a8:	40007000 	.word	0x40007000
 80061ac:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80061b0:	2202      	movs	r2, #2
 80061b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061b4:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	fa93 f2a3 	rbit	r2, r3
 80061be:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80061c2:	601a      	str	r2, [r3, #0]
 80061c4:	4bbb      	ldr	r3, [pc, #748]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 80061c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80061cc:	2102      	movs	r1, #2
 80061ce:	6011      	str	r1, [r2, #0]
 80061d0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80061d4:	6812      	ldr	r2, [r2, #0]
 80061d6:	fa92 f1a2 	rbit	r1, r2
 80061da:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80061de:	6011      	str	r1, [r2, #0]
  return result;
 80061e0:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80061e4:	6812      	ldr	r2, [r2, #0]
 80061e6:	fab2 f282 	clz	r2, r2
 80061ea:	b2d2      	uxtb	r2, r2
 80061ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061f0:	b2d2      	uxtb	r2, r2
 80061f2:	f002 021f 	and.w	r2, r2, #31
 80061f6:	2101      	movs	r1, #1
 80061f8:	fa01 f202 	lsl.w	r2, r1, r2
 80061fc:	4013      	ands	r3, r2
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d099      	beq.n	8006136 <HAL_RCC_OscConfig+0x8c6>
 8006202:	e063      	b.n	80062cc <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006204:	f7fd fba6 	bl	8003954 <HAL_GetTick>
 8006208:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800620c:	e00b      	b.n	8006226 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800620e:	f7fd fba1 	bl	8003954 <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	f241 3288 	movw	r2, #5000	; 0x1388
 800621e:	4293      	cmp	r3, r2
 8006220:	d901      	bls.n	8006226 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e225      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
 8006226:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800622a:	2202      	movs	r2, #2
 800622c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800622e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	fa93 f2a3 	rbit	r2, r3
 8006238:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800623c:	601a      	str	r2, [r3, #0]
 800623e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8006242:	2202      	movs	r2, #2
 8006244:	601a      	str	r2, [r3, #0]
 8006246:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	fa93 f2a3 	rbit	r2, r3
 8006250:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006254:	601a      	str	r2, [r3, #0]
  return result;
 8006256:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800625a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800625c:	fab3 f383 	clz	r3, r3
 8006260:	b2db      	uxtb	r3, r3
 8006262:	095b      	lsrs	r3, r3, #5
 8006264:	b2db      	uxtb	r3, r3
 8006266:	f043 0302 	orr.w	r3, r3, #2
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b02      	cmp	r3, #2
 800626e:	d102      	bne.n	8006276 <HAL_RCC_OscConfig+0xa06>
 8006270:	4b90      	ldr	r3, [pc, #576]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	e00d      	b.n	8006292 <HAL_RCC_OscConfig+0xa22>
 8006276:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800627a:	2202      	movs	r2, #2
 800627c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800627e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	fa93 f2a3 	rbit	r2, r3
 8006288:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800628c:	601a      	str	r2, [r3, #0]
 800628e:	4b89      	ldr	r3, [pc, #548]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 8006290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006292:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8006296:	2102      	movs	r1, #2
 8006298:	6011      	str	r1, [r2, #0]
 800629a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800629e:	6812      	ldr	r2, [r2, #0]
 80062a0:	fa92 f1a2 	rbit	r1, r2
 80062a4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80062a8:	6011      	str	r1, [r2, #0]
  return result;
 80062aa:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80062ae:	6812      	ldr	r2, [r2, #0]
 80062b0:	fab2 f282 	clz	r2, r2
 80062b4:	b2d2      	uxtb	r2, r2
 80062b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062ba:	b2d2      	uxtb	r2, r2
 80062bc:	f002 021f 	and.w	r2, r2, #31
 80062c0:	2101      	movs	r1, #1
 80062c2:	fa01 f202 	lsl.w	r2, r1, r2
 80062c6:	4013      	ands	r3, r2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1a0      	bne.n	800620e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80062cc:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d105      	bne.n	80062e0 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062d4:	4b77      	ldr	r3, [pc, #476]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 80062d6:	69db      	ldr	r3, [r3, #28]
 80062d8:	4a76      	ldr	r2, [pc, #472]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 80062da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062de:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062e0:	1d3b      	adds	r3, r7, #4
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	69db      	ldr	r3, [r3, #28]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f000 81c2 	beq.w	8006670 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062ec:	4b71      	ldr	r3, [pc, #452]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	f003 030c 	and.w	r3, r3, #12
 80062f4:	2b08      	cmp	r3, #8
 80062f6:	f000 819c 	beq.w	8006632 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062fa:	1d3b      	adds	r3, r7, #4
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	69db      	ldr	r3, [r3, #28]
 8006300:	2b02      	cmp	r3, #2
 8006302:	f040 8114 	bne.w	800652e <HAL_RCC_OscConfig+0xcbe>
 8006306:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800630a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800630e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006310:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	fa93 f2a3 	rbit	r2, r3
 800631a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800631e:	601a      	str	r2, [r3, #0]
  return result;
 8006320:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8006324:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006326:	fab3 f383 	clz	r3, r3
 800632a:	b2db      	uxtb	r3, r3
 800632c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006330:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	461a      	mov	r2, r3
 8006338:	2300      	movs	r3, #0
 800633a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800633c:	f7fd fb0a 	bl	8003954 <HAL_GetTick>
 8006340:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006344:	e009      	b.n	800635a <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006346:	f7fd fb05 	bl	8003954 <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	2b02      	cmp	r3, #2
 8006354:	d901      	bls.n	800635a <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8006356:	2303      	movs	r3, #3
 8006358:	e18b      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
 800635a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800635e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006362:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006364:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	fa93 f2a3 	rbit	r2, r3
 800636e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006372:	601a      	str	r2, [r3, #0]
  return result;
 8006374:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8006378:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800637a:	fab3 f383 	clz	r3, r3
 800637e:	b2db      	uxtb	r3, r3
 8006380:	095b      	lsrs	r3, r3, #5
 8006382:	b2db      	uxtb	r3, r3
 8006384:	f043 0301 	orr.w	r3, r3, #1
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b01      	cmp	r3, #1
 800638c:	d102      	bne.n	8006394 <HAL_RCC_OscConfig+0xb24>
 800638e:	4b49      	ldr	r3, [pc, #292]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	e01b      	b.n	80063cc <HAL_RCC_OscConfig+0xb5c>
 8006394:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8006398:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800639c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800639e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	fa93 f2a3 	rbit	r2, r3
 80063a8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80063b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80063b6:	601a      	str	r2, [r3, #0]
 80063b8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	fa93 f2a3 	rbit	r2, r3
 80063c2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80063c6:	601a      	str	r2, [r3, #0]
 80063c8:	4b3a      	ldr	r3, [pc, #232]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 80063ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063cc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80063d0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80063d4:	6011      	str	r1, [r2, #0]
 80063d6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80063da:	6812      	ldr	r2, [r2, #0]
 80063dc:	fa92 f1a2 	rbit	r1, r2
 80063e0:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80063e4:	6011      	str	r1, [r2, #0]
  return result;
 80063e6:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80063ea:	6812      	ldr	r2, [r2, #0]
 80063ec:	fab2 f282 	clz	r2, r2
 80063f0:	b2d2      	uxtb	r2, r2
 80063f2:	f042 0220 	orr.w	r2, r2, #32
 80063f6:	b2d2      	uxtb	r2, r2
 80063f8:	f002 021f 	and.w	r2, r2, #31
 80063fc:	2101      	movs	r1, #1
 80063fe:	fa01 f202 	lsl.w	r2, r1, r2
 8006402:	4013      	ands	r3, r2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d19e      	bne.n	8006346 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006408:	4b2a      	ldr	r3, [pc, #168]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006410:	1d3b      	adds	r3, r7, #4
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8006416:	1d3b      	adds	r3, r7, #4
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	6a1b      	ldr	r3, [r3, #32]
 800641c:	430b      	orrs	r3, r1
 800641e:	4925      	ldr	r1, [pc, #148]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 8006420:	4313      	orrs	r3, r2
 8006422:	604b      	str	r3, [r1, #4]
 8006424:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006428:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800642c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800642e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	fa93 f2a3 	rbit	r2, r3
 8006438:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800643c:	601a      	str	r2, [r3, #0]
  return result;
 800643e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006442:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006444:	fab3 f383 	clz	r3, r3
 8006448:	b2db      	uxtb	r3, r3
 800644a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800644e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	461a      	mov	r2, r3
 8006456:	2301      	movs	r3, #1
 8006458:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800645a:	f7fd fa7b 	bl	8003954 <HAL_GetTick>
 800645e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006462:	e009      	b.n	8006478 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006464:	f7fd fa76 	bl	8003954 <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	2b02      	cmp	r3, #2
 8006472:	d901      	bls.n	8006478 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e0fc      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
 8006478:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800647c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006480:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006482:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	fa93 f2a3 	rbit	r2, r3
 800648c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006490:	601a      	str	r2, [r3, #0]
  return result;
 8006492:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006496:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006498:	fab3 f383 	clz	r3, r3
 800649c:	b2db      	uxtb	r3, r3
 800649e:	095b      	lsrs	r3, r3, #5
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	f043 0301 	orr.w	r3, r3, #1
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d105      	bne.n	80064b8 <HAL_RCC_OscConfig+0xc48>
 80064ac:	4b01      	ldr	r3, [pc, #4]	; (80064b4 <HAL_RCC_OscConfig+0xc44>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	e01e      	b.n	80064f0 <HAL_RCC_OscConfig+0xc80>
 80064b2:	bf00      	nop
 80064b4:	40021000 	.word	0x40021000
 80064b8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80064bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80064c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	fa93 f2a3 	rbit	r2, r3
 80064cc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80064d0:	601a      	str	r2, [r3, #0]
 80064d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80064d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80064da:	601a      	str	r2, [r3, #0]
 80064dc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	fa93 f2a3 	rbit	r2, r3
 80064e6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	4b63      	ldr	r3, [pc, #396]	; (800667c <HAL_RCC_OscConfig+0xe0c>)
 80064ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80064f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80064f8:	6011      	str	r1, [r2, #0]
 80064fa:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80064fe:	6812      	ldr	r2, [r2, #0]
 8006500:	fa92 f1a2 	rbit	r1, r2
 8006504:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8006508:	6011      	str	r1, [r2, #0]
  return result;
 800650a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800650e:	6812      	ldr	r2, [r2, #0]
 8006510:	fab2 f282 	clz	r2, r2
 8006514:	b2d2      	uxtb	r2, r2
 8006516:	f042 0220 	orr.w	r2, r2, #32
 800651a:	b2d2      	uxtb	r2, r2
 800651c:	f002 021f 	and.w	r2, r2, #31
 8006520:	2101      	movs	r1, #1
 8006522:	fa01 f202 	lsl.w	r2, r1, r2
 8006526:	4013      	ands	r3, r2
 8006528:	2b00      	cmp	r3, #0
 800652a:	d09b      	beq.n	8006464 <HAL_RCC_OscConfig+0xbf4>
 800652c:	e0a0      	b.n	8006670 <HAL_RCC_OscConfig+0xe00>
 800652e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006532:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006536:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006538:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	fa93 f2a3 	rbit	r2, r3
 8006542:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006546:	601a      	str	r2, [r3, #0]
  return result;
 8006548:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800654c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800654e:	fab3 f383 	clz	r3, r3
 8006552:	b2db      	uxtb	r3, r3
 8006554:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006558:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800655c:	009b      	lsls	r3, r3, #2
 800655e:	461a      	mov	r2, r3
 8006560:	2300      	movs	r3, #0
 8006562:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006564:	f7fd f9f6 	bl	8003954 <HAL_GetTick>
 8006568:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800656c:	e009      	b.n	8006582 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800656e:	f7fd f9f1 	bl	8003954 <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	2b02      	cmp	r3, #2
 800657c:	d901      	bls.n	8006582 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e077      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
 8006582:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006586:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800658a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800658c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	fa93 f2a3 	rbit	r2, r3
 8006596:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800659a:	601a      	str	r2, [r3, #0]
  return result;
 800659c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065a0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065a2:	fab3 f383 	clz	r3, r3
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	095b      	lsrs	r3, r3, #5
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	f043 0301 	orr.w	r3, r3, #1
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d102      	bne.n	80065bc <HAL_RCC_OscConfig+0xd4c>
 80065b6:	4b31      	ldr	r3, [pc, #196]	; (800667c <HAL_RCC_OscConfig+0xe0c>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	e01b      	b.n	80065f4 <HAL_RCC_OscConfig+0xd84>
 80065bc:	f107 0320 	add.w	r3, r7, #32
 80065c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80065c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065c6:	f107 0320 	add.w	r3, r7, #32
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	fa93 f2a3 	rbit	r2, r3
 80065d0:	f107 031c 	add.w	r3, r7, #28
 80065d4:	601a      	str	r2, [r3, #0]
 80065d6:	f107 0318 	add.w	r3, r7, #24
 80065da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80065de:	601a      	str	r2, [r3, #0]
 80065e0:	f107 0318 	add.w	r3, r7, #24
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	fa93 f2a3 	rbit	r2, r3
 80065ea:	f107 0314 	add.w	r3, r7, #20
 80065ee:	601a      	str	r2, [r3, #0]
 80065f0:	4b22      	ldr	r3, [pc, #136]	; (800667c <HAL_RCC_OscConfig+0xe0c>)
 80065f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f4:	f107 0210 	add.w	r2, r7, #16
 80065f8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80065fc:	6011      	str	r1, [r2, #0]
 80065fe:	f107 0210 	add.w	r2, r7, #16
 8006602:	6812      	ldr	r2, [r2, #0]
 8006604:	fa92 f1a2 	rbit	r1, r2
 8006608:	f107 020c 	add.w	r2, r7, #12
 800660c:	6011      	str	r1, [r2, #0]
  return result;
 800660e:	f107 020c 	add.w	r2, r7, #12
 8006612:	6812      	ldr	r2, [r2, #0]
 8006614:	fab2 f282 	clz	r2, r2
 8006618:	b2d2      	uxtb	r2, r2
 800661a:	f042 0220 	orr.w	r2, r2, #32
 800661e:	b2d2      	uxtb	r2, r2
 8006620:	f002 021f 	and.w	r2, r2, #31
 8006624:	2101      	movs	r1, #1
 8006626:	fa01 f202 	lsl.w	r2, r1, r2
 800662a:	4013      	ands	r3, r2
 800662c:	2b00      	cmp	r3, #0
 800662e:	d19e      	bne.n	800656e <HAL_RCC_OscConfig+0xcfe>
 8006630:	e01e      	b.n	8006670 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006632:	1d3b      	adds	r3, r7, #4
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	69db      	ldr	r3, [r3, #28]
 8006638:	2b01      	cmp	r3, #1
 800663a:	d101      	bne.n	8006640 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e018      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006640:	4b0e      	ldr	r3, [pc, #56]	; (800667c <HAL_RCC_OscConfig+0xe0c>)
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006648:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800664c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006650:	1d3b      	adds	r3, r7, #4
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	429a      	cmp	r2, r3
 8006658:	d108      	bne.n	800666c <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800665a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800665e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006662:	1d3b      	adds	r3, r7, #4
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006668:	429a      	cmp	r2, r3
 800666a:	d001      	beq.n	8006670 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e000      	b.n	8006672 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}
 800667c:	40021000 	.word	0x40021000

08006680 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b09e      	sub	sp, #120	; 0x78
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800668a:	2300      	movs	r3, #0
 800668c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d101      	bne.n	8006698 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e162      	b.n	800695e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006698:	4b90      	ldr	r3, [pc, #576]	; (80068dc <HAL_RCC_ClockConfig+0x25c>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0307 	and.w	r3, r3, #7
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d910      	bls.n	80066c8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066a6:	4b8d      	ldr	r3, [pc, #564]	; (80068dc <HAL_RCC_ClockConfig+0x25c>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f023 0207 	bic.w	r2, r3, #7
 80066ae:	498b      	ldr	r1, [pc, #556]	; (80068dc <HAL_RCC_ClockConfig+0x25c>)
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066b6:	4b89      	ldr	r3, [pc, #548]	; (80068dc <HAL_RCC_ClockConfig+0x25c>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f003 0307 	and.w	r3, r3, #7
 80066be:	683a      	ldr	r2, [r7, #0]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d001      	beq.n	80066c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e14a      	b.n	800695e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d008      	beq.n	80066e6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066d4:	4b82      	ldr	r3, [pc, #520]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	497f      	ldr	r1, [pc, #508]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 80066e2:	4313      	orrs	r3, r2
 80066e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 0301 	and.w	r3, r3, #1
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	f000 80dc 	beq.w	80068ac <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d13c      	bne.n	8006776 <HAL_RCC_ClockConfig+0xf6>
 80066fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006700:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006702:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006704:	fa93 f3a3 	rbit	r3, r3
 8006708:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800670a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800670c:	fab3 f383 	clz	r3, r3
 8006710:	b2db      	uxtb	r3, r3
 8006712:	095b      	lsrs	r3, r3, #5
 8006714:	b2db      	uxtb	r3, r3
 8006716:	f043 0301 	orr.w	r3, r3, #1
 800671a:	b2db      	uxtb	r3, r3
 800671c:	2b01      	cmp	r3, #1
 800671e:	d102      	bne.n	8006726 <HAL_RCC_ClockConfig+0xa6>
 8006720:	4b6f      	ldr	r3, [pc, #444]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	e00f      	b.n	8006746 <HAL_RCC_ClockConfig+0xc6>
 8006726:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800672a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800672c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800672e:	fa93 f3a3 	rbit	r3, r3
 8006732:	667b      	str	r3, [r7, #100]	; 0x64
 8006734:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006738:	663b      	str	r3, [r7, #96]	; 0x60
 800673a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800673c:	fa93 f3a3 	rbit	r3, r3
 8006740:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006742:	4b67      	ldr	r3, [pc, #412]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 8006744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006746:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800674a:	65ba      	str	r2, [r7, #88]	; 0x58
 800674c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800674e:	fa92 f2a2 	rbit	r2, r2
 8006752:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006754:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006756:	fab2 f282 	clz	r2, r2
 800675a:	b2d2      	uxtb	r2, r2
 800675c:	f042 0220 	orr.w	r2, r2, #32
 8006760:	b2d2      	uxtb	r2, r2
 8006762:	f002 021f 	and.w	r2, r2, #31
 8006766:	2101      	movs	r1, #1
 8006768:	fa01 f202 	lsl.w	r2, r1, r2
 800676c:	4013      	ands	r3, r2
 800676e:	2b00      	cmp	r3, #0
 8006770:	d17b      	bne.n	800686a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e0f3      	b.n	800695e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	2b02      	cmp	r3, #2
 800677c:	d13c      	bne.n	80067f8 <HAL_RCC_ClockConfig+0x178>
 800677e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006782:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006784:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006786:	fa93 f3a3 	rbit	r3, r3
 800678a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800678c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800678e:	fab3 f383 	clz	r3, r3
 8006792:	b2db      	uxtb	r3, r3
 8006794:	095b      	lsrs	r3, r3, #5
 8006796:	b2db      	uxtb	r3, r3
 8006798:	f043 0301 	orr.w	r3, r3, #1
 800679c:	b2db      	uxtb	r3, r3
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d102      	bne.n	80067a8 <HAL_RCC_ClockConfig+0x128>
 80067a2:	4b4f      	ldr	r3, [pc, #316]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	e00f      	b.n	80067c8 <HAL_RCC_ClockConfig+0x148>
 80067a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067ac:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067b0:	fa93 f3a3 	rbit	r3, r3
 80067b4:	647b      	str	r3, [r7, #68]	; 0x44
 80067b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067ba:	643b      	str	r3, [r7, #64]	; 0x40
 80067bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067be:	fa93 f3a3 	rbit	r3, r3
 80067c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80067c4:	4b46      	ldr	r3, [pc, #280]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 80067c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80067cc:	63ba      	str	r2, [r7, #56]	; 0x38
 80067ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80067d0:	fa92 f2a2 	rbit	r2, r2
 80067d4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80067d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067d8:	fab2 f282 	clz	r2, r2
 80067dc:	b2d2      	uxtb	r2, r2
 80067de:	f042 0220 	orr.w	r2, r2, #32
 80067e2:	b2d2      	uxtb	r2, r2
 80067e4:	f002 021f 	and.w	r2, r2, #31
 80067e8:	2101      	movs	r1, #1
 80067ea:	fa01 f202 	lsl.w	r2, r1, r2
 80067ee:	4013      	ands	r3, r2
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d13a      	bne.n	800686a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80067f4:	2301      	movs	r3, #1
 80067f6:	e0b2      	b.n	800695e <HAL_RCC_ClockConfig+0x2de>
 80067f8:	2302      	movs	r3, #2
 80067fa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067fe:	fa93 f3a3 	rbit	r3, r3
 8006802:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006806:	fab3 f383 	clz	r3, r3
 800680a:	b2db      	uxtb	r3, r3
 800680c:	095b      	lsrs	r3, r3, #5
 800680e:	b2db      	uxtb	r3, r3
 8006810:	f043 0301 	orr.w	r3, r3, #1
 8006814:	b2db      	uxtb	r3, r3
 8006816:	2b01      	cmp	r3, #1
 8006818:	d102      	bne.n	8006820 <HAL_RCC_ClockConfig+0x1a0>
 800681a:	4b31      	ldr	r3, [pc, #196]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	e00d      	b.n	800683c <HAL_RCC_ClockConfig+0x1bc>
 8006820:	2302      	movs	r3, #2
 8006822:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006826:	fa93 f3a3 	rbit	r3, r3
 800682a:	627b      	str	r3, [r7, #36]	; 0x24
 800682c:	2302      	movs	r3, #2
 800682e:	623b      	str	r3, [r7, #32]
 8006830:	6a3b      	ldr	r3, [r7, #32]
 8006832:	fa93 f3a3 	rbit	r3, r3
 8006836:	61fb      	str	r3, [r7, #28]
 8006838:	4b29      	ldr	r3, [pc, #164]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 800683a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683c:	2202      	movs	r2, #2
 800683e:	61ba      	str	r2, [r7, #24]
 8006840:	69ba      	ldr	r2, [r7, #24]
 8006842:	fa92 f2a2 	rbit	r2, r2
 8006846:	617a      	str	r2, [r7, #20]
  return result;
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	fab2 f282 	clz	r2, r2
 800684e:	b2d2      	uxtb	r2, r2
 8006850:	f042 0220 	orr.w	r2, r2, #32
 8006854:	b2d2      	uxtb	r2, r2
 8006856:	f002 021f 	and.w	r2, r2, #31
 800685a:	2101      	movs	r1, #1
 800685c:	fa01 f202 	lsl.w	r2, r1, r2
 8006860:	4013      	ands	r3, r2
 8006862:	2b00      	cmp	r3, #0
 8006864:	d101      	bne.n	800686a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e079      	b.n	800695e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800686a:	4b1d      	ldr	r3, [pc, #116]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f023 0203 	bic.w	r2, r3, #3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	491a      	ldr	r1, [pc, #104]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 8006878:	4313      	orrs	r3, r2
 800687a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800687c:	f7fd f86a 	bl	8003954 <HAL_GetTick>
 8006880:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006882:	e00a      	b.n	800689a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006884:	f7fd f866 	bl	8003954 <HAL_GetTick>
 8006888:	4602      	mov	r2, r0
 800688a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006892:	4293      	cmp	r3, r2
 8006894:	d901      	bls.n	800689a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e061      	b.n	800695e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800689a:	4b11      	ldr	r3, [pc, #68]	; (80068e0 <HAL_RCC_ClockConfig+0x260>)
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	f003 020c 	and.w	r2, r3, #12
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d1eb      	bne.n	8006884 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80068ac:	4b0b      	ldr	r3, [pc, #44]	; (80068dc <HAL_RCC_ClockConfig+0x25c>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0307 	and.w	r3, r3, #7
 80068b4:	683a      	ldr	r2, [r7, #0]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d214      	bcs.n	80068e4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068ba:	4b08      	ldr	r3, [pc, #32]	; (80068dc <HAL_RCC_ClockConfig+0x25c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f023 0207 	bic.w	r2, r3, #7
 80068c2:	4906      	ldr	r1, [pc, #24]	; (80068dc <HAL_RCC_ClockConfig+0x25c>)
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068ca:	4b04      	ldr	r3, [pc, #16]	; (80068dc <HAL_RCC_ClockConfig+0x25c>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 0307 	and.w	r3, r3, #7
 80068d2:	683a      	ldr	r2, [r7, #0]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d005      	beq.n	80068e4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e040      	b.n	800695e <HAL_RCC_ClockConfig+0x2de>
 80068dc:	40022000 	.word	0x40022000
 80068e0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 0304 	and.w	r3, r3, #4
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d008      	beq.n	8006902 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068f0:	4b1d      	ldr	r3, [pc, #116]	; (8006968 <HAL_RCC_ClockConfig+0x2e8>)
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	491a      	ldr	r1, [pc, #104]	; (8006968 <HAL_RCC_ClockConfig+0x2e8>)
 80068fe:	4313      	orrs	r3, r2
 8006900:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0308 	and.w	r3, r3, #8
 800690a:	2b00      	cmp	r3, #0
 800690c:	d009      	beq.n	8006922 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800690e:	4b16      	ldr	r3, [pc, #88]	; (8006968 <HAL_RCC_ClockConfig+0x2e8>)
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	691b      	ldr	r3, [r3, #16]
 800691a:	00db      	lsls	r3, r3, #3
 800691c:	4912      	ldr	r1, [pc, #72]	; (8006968 <HAL_RCC_ClockConfig+0x2e8>)
 800691e:	4313      	orrs	r3, r2
 8006920:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006922:	f000 f829 	bl	8006978 <HAL_RCC_GetSysClockFreq>
 8006926:	4601      	mov	r1, r0
 8006928:	4b0f      	ldr	r3, [pc, #60]	; (8006968 <HAL_RCC_ClockConfig+0x2e8>)
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006930:	22f0      	movs	r2, #240	; 0xf0
 8006932:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	fa92 f2a2 	rbit	r2, r2
 800693a:	60fa      	str	r2, [r7, #12]
  return result;
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	fab2 f282 	clz	r2, r2
 8006942:	b2d2      	uxtb	r2, r2
 8006944:	40d3      	lsrs	r3, r2
 8006946:	4a09      	ldr	r2, [pc, #36]	; (800696c <HAL_RCC_ClockConfig+0x2ec>)
 8006948:	5cd3      	ldrb	r3, [r2, r3]
 800694a:	fa21 f303 	lsr.w	r3, r1, r3
 800694e:	4a08      	ldr	r2, [pc, #32]	; (8006970 <HAL_RCC_ClockConfig+0x2f0>)
 8006950:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006952:	4b08      	ldr	r3, [pc, #32]	; (8006974 <HAL_RCC_ClockConfig+0x2f4>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4618      	mov	r0, r3
 8006958:	f7fc ffb8 	bl	80038cc <HAL_InitTick>
  
  return HAL_OK;
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	3778      	adds	r7, #120	; 0x78
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	40021000 	.word	0x40021000
 800696c:	08009898 	.word	0x08009898
 8006970:	20000004 	.word	0x20000004
 8006974:	20000008 	.word	0x20000008

08006978 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006978:	b480      	push	{r7}
 800697a:	b08b      	sub	sp, #44	; 0x2c
 800697c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800697e:	2300      	movs	r3, #0
 8006980:	61fb      	str	r3, [r7, #28]
 8006982:	2300      	movs	r3, #0
 8006984:	61bb      	str	r3, [r7, #24]
 8006986:	2300      	movs	r3, #0
 8006988:	627b      	str	r3, [r7, #36]	; 0x24
 800698a:	2300      	movs	r3, #0
 800698c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800698e:	2300      	movs	r3, #0
 8006990:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006992:	4b29      	ldr	r3, [pc, #164]	; (8006a38 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	f003 030c 	and.w	r3, r3, #12
 800699e:	2b04      	cmp	r3, #4
 80069a0:	d002      	beq.n	80069a8 <HAL_RCC_GetSysClockFreq+0x30>
 80069a2:	2b08      	cmp	r3, #8
 80069a4:	d003      	beq.n	80069ae <HAL_RCC_GetSysClockFreq+0x36>
 80069a6:	e03c      	b.n	8006a22 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80069a8:	4b24      	ldr	r3, [pc, #144]	; (8006a3c <HAL_RCC_GetSysClockFreq+0xc4>)
 80069aa:	623b      	str	r3, [r7, #32]
      break;
 80069ac:	e03c      	b.n	8006a28 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80069ae:	69fb      	ldr	r3, [r7, #28]
 80069b0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80069b4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80069b8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069ba:	68ba      	ldr	r2, [r7, #8]
 80069bc:	fa92 f2a2 	rbit	r2, r2
 80069c0:	607a      	str	r2, [r7, #4]
  return result;
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	fab2 f282 	clz	r2, r2
 80069c8:	b2d2      	uxtb	r2, r2
 80069ca:	40d3      	lsrs	r3, r2
 80069cc:	4a1c      	ldr	r2, [pc, #112]	; (8006a40 <HAL_RCC_GetSysClockFreq+0xc8>)
 80069ce:	5cd3      	ldrb	r3, [r2, r3]
 80069d0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80069d2:	4b19      	ldr	r3, [pc, #100]	; (8006a38 <HAL_RCC_GetSysClockFreq+0xc0>)
 80069d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d6:	f003 030f 	and.w	r3, r3, #15
 80069da:	220f      	movs	r2, #15
 80069dc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	fa92 f2a2 	rbit	r2, r2
 80069e4:	60fa      	str	r2, [r7, #12]
  return result;
 80069e6:	68fa      	ldr	r2, [r7, #12]
 80069e8:	fab2 f282 	clz	r2, r2
 80069ec:	b2d2      	uxtb	r2, r2
 80069ee:	40d3      	lsrs	r3, r2
 80069f0:	4a14      	ldr	r2, [pc, #80]	; (8006a44 <HAL_RCC_GetSysClockFreq+0xcc>)
 80069f2:	5cd3      	ldrb	r3, [r2, r3]
 80069f4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d008      	beq.n	8006a12 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006a00:	4a0e      	ldr	r2, [pc, #56]	; (8006a3c <HAL_RCC_GetSysClockFreq+0xc4>)
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	fb02 f303 	mul.w	r3, r2, r3
 8006a0e:	627b      	str	r3, [r7, #36]	; 0x24
 8006a10:	e004      	b.n	8006a1c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	4a0c      	ldr	r2, [pc, #48]	; (8006a48 <HAL_RCC_GetSysClockFreq+0xd0>)
 8006a16:	fb02 f303 	mul.w	r3, r2, r3
 8006a1a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1e:	623b      	str	r3, [r7, #32]
      break;
 8006a20:	e002      	b.n	8006a28 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006a22:	4b06      	ldr	r3, [pc, #24]	; (8006a3c <HAL_RCC_GetSysClockFreq+0xc4>)
 8006a24:	623b      	str	r3, [r7, #32]
      break;
 8006a26:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a28:	6a3b      	ldr	r3, [r7, #32]
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	372c      	adds	r7, #44	; 0x2c
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	40021000 	.word	0x40021000
 8006a3c:	007a1200 	.word	0x007a1200
 8006a40:	080098b0 	.word	0x080098b0
 8006a44:	080098c0 	.word	0x080098c0
 8006a48:	003d0900 	.word	0x003d0900

08006a4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a50:	4b03      	ldr	r3, [pc, #12]	; (8006a60 <HAL_RCC_GetHCLKFreq+0x14>)
 8006a52:	681b      	ldr	r3, [r3, #0]
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	20000004 	.word	0x20000004

08006a64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006a6a:	f7ff ffef 	bl	8006a4c <HAL_RCC_GetHCLKFreq>
 8006a6e:	4601      	mov	r1, r0
 8006a70:	4b0b      	ldr	r3, [pc, #44]	; (8006aa0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006a78:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006a7c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	fa92 f2a2 	rbit	r2, r2
 8006a84:	603a      	str	r2, [r7, #0]
  return result;
 8006a86:	683a      	ldr	r2, [r7, #0]
 8006a88:	fab2 f282 	clz	r2, r2
 8006a8c:	b2d2      	uxtb	r2, r2
 8006a8e:	40d3      	lsrs	r3, r2
 8006a90:	4a04      	ldr	r2, [pc, #16]	; (8006aa4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006a92:	5cd3      	ldrb	r3, [r2, r3]
 8006a94:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3708      	adds	r7, #8
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	40021000 	.word	0x40021000
 8006aa4:	080098a8 	.word	0x080098a8

08006aa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b082      	sub	sp, #8
 8006aac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006aae:	f7ff ffcd 	bl	8006a4c <HAL_RCC_GetHCLKFreq>
 8006ab2:	4601      	mov	r1, r0
 8006ab4:	4b0b      	ldr	r3, [pc, #44]	; (8006ae4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006abc:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006ac0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ac2:	687a      	ldr	r2, [r7, #4]
 8006ac4:	fa92 f2a2 	rbit	r2, r2
 8006ac8:	603a      	str	r2, [r7, #0]
  return result;
 8006aca:	683a      	ldr	r2, [r7, #0]
 8006acc:	fab2 f282 	clz	r2, r2
 8006ad0:	b2d2      	uxtb	r2, r2
 8006ad2:	40d3      	lsrs	r3, r2
 8006ad4:	4a04      	ldr	r2, [pc, #16]	; (8006ae8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006ad6:	5cd3      	ldrb	r3, [r2, r3]
 8006ad8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006adc:	4618      	mov	r0, r3
 8006ade:	3708      	adds	r7, #8
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	40021000 	.word	0x40021000
 8006ae8:	080098a8 	.word	0x080098a8

08006aec <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b092      	sub	sp, #72	; 0x48
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006af4:	2300      	movs	r3, #0
 8006af6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006af8:	2300      	movs	r3, #0
 8006afa:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f000 80d7 	beq.w	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b10:	4b4e      	ldr	r3, [pc, #312]	; (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b12:	69db      	ldr	r3, [r3, #28]
 8006b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d10e      	bne.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b1c:	4b4b      	ldr	r3, [pc, #300]	; (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b1e:	69db      	ldr	r3, [r3, #28]
 8006b20:	4a4a      	ldr	r2, [pc, #296]	; (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b26:	61d3      	str	r3, [r2, #28]
 8006b28:	4b48      	ldr	r3, [pc, #288]	; (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b2a:	69db      	ldr	r3, [r3, #28]
 8006b2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b30:	60bb      	str	r3, [r7, #8]
 8006b32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b34:	2301      	movs	r3, #1
 8006b36:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b3a:	4b45      	ldr	r3, [pc, #276]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d118      	bne.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b46:	4b42      	ldr	r3, [pc, #264]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a41      	ldr	r2, [pc, #260]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b50:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b52:	f7fc feff 	bl	8003954 <HAL_GetTick>
 8006b56:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b58:	e008      	b.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b5a:	f7fc fefb 	bl	8003954 <HAL_GetTick>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b62:	1ad3      	subs	r3, r2, r3
 8006b64:	2b64      	cmp	r3, #100	; 0x64
 8006b66:	d901      	bls.n	8006b6c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006b68:	2303      	movs	r3, #3
 8006b6a:	e169      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b6c:	4b38      	ldr	r3, [pc, #224]	; (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d0f0      	beq.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006b78:	4b34      	ldr	r3, [pc, #208]	; (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b7a:	6a1b      	ldr	r3, [r3, #32]
 8006b7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b80:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006b82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f000 8084 	beq.w	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d07c      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b98:	4b2c      	ldr	r3, [pc, #176]	; (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b9a:	6a1b      	ldr	r3, [r3, #32]
 8006b9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ba2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ba6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006baa:	fa93 f3a3 	rbit	r3, r3
 8006bae:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006bb2:	fab3 f383 	clz	r3, r3
 8006bb6:	b2db      	uxtb	r3, r3
 8006bb8:	461a      	mov	r2, r3
 8006bba:	4b26      	ldr	r3, [pc, #152]	; (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006bbc:	4413      	add	r3, r2
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	6013      	str	r3, [r2, #0]
 8006bc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006bca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bce:	fa93 f3a3 	rbit	r3, r3
 8006bd2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006bd6:	fab3 f383 	clz	r3, r3
 8006bda:	b2db      	uxtb	r3, r3
 8006bdc:	461a      	mov	r2, r3
 8006bde:	4b1d      	ldr	r3, [pc, #116]	; (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006be0:	4413      	add	r3, r2
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	461a      	mov	r2, r3
 8006be6:	2300      	movs	r3, #0
 8006be8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006bea:	4a18      	ldr	r2, [pc, #96]	; (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bee:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d04b      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bfa:	f7fc feab 	bl	8003954 <HAL_GetTick>
 8006bfe:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c00:	e00a      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c02:	f7fc fea7 	bl	8003954 <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d901      	bls.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e113      	b.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8006c18:	2302      	movs	r3, #2
 8006c1a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c1e:	fa93 f3a3 	rbit	r3, r3
 8006c22:	627b      	str	r3, [r7, #36]	; 0x24
 8006c24:	2302      	movs	r3, #2
 8006c26:	623b      	str	r3, [r7, #32]
 8006c28:	6a3b      	ldr	r3, [r7, #32]
 8006c2a:	fa93 f3a3 	rbit	r3, r3
 8006c2e:	61fb      	str	r3, [r7, #28]
  return result;
 8006c30:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c32:	fab3 f383 	clz	r3, r3
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	095b      	lsrs	r3, r3, #5
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	f043 0302 	orr.w	r3, r3, #2
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d108      	bne.n	8006c58 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8006c46:	4b01      	ldr	r3, [pc, #4]	; (8006c4c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	e00d      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006c4c:	40021000 	.word	0x40021000
 8006c50:	40007000 	.word	0x40007000
 8006c54:	10908100 	.word	0x10908100
 8006c58:	2302      	movs	r3, #2
 8006c5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c5c:	69bb      	ldr	r3, [r7, #24]
 8006c5e:	fa93 f3a3 	rbit	r3, r3
 8006c62:	617b      	str	r3, [r7, #20]
 8006c64:	4b78      	ldr	r3, [pc, #480]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c68:	2202      	movs	r2, #2
 8006c6a:	613a      	str	r2, [r7, #16]
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	fa92 f2a2 	rbit	r2, r2
 8006c72:	60fa      	str	r2, [r7, #12]
  return result;
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	fab2 f282 	clz	r2, r2
 8006c7a:	b2d2      	uxtb	r2, r2
 8006c7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c80:	b2d2      	uxtb	r2, r2
 8006c82:	f002 021f 	and.w	r2, r2, #31
 8006c86:	2101      	movs	r1, #1
 8006c88:	fa01 f202 	lsl.w	r2, r1, r2
 8006c8c:	4013      	ands	r3, r2
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d0b7      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006c92:	4b6d      	ldr	r3, [pc, #436]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	496a      	ldr	r1, [pc, #424]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006ca4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d105      	bne.n	8006cb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cac:	4b66      	ldr	r3, [pc, #408]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006cae:	69db      	ldr	r3, [r3, #28]
 8006cb0:	4a65      	ldr	r2, [pc, #404]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006cb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cb6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0301 	and.w	r3, r3, #1
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d008      	beq.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006cc4:	4b60      	ldr	r3, [pc, #384]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cc8:	f023 0203 	bic.w	r2, r3, #3
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	495d      	ldr	r1, [pc, #372]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 0302 	and.w	r3, r3, #2
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d008      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ce2:	4b59      	ldr	r3, [pc, #356]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	4956      	ldr	r1, [pc, #344]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0304 	and.w	r3, r3, #4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d008      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006d00:	4b51      	ldr	r3, [pc, #324]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	494e      	ldr	r1, [pc, #312]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0320 	and.w	r3, r3, #32
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d008      	beq.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d1e:	4b4a      	ldr	r3, [pc, #296]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d22:	f023 0210 	bic.w	r2, r3, #16
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	69db      	ldr	r3, [r3, #28]
 8006d2a:	4947      	ldr	r1, [pc, #284]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d008      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006d3c:	4b42      	ldr	r3, [pc, #264]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d48:	493f      	ldr	r1, [pc, #252]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d008      	beq.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d5a:	4b3b      	ldr	r3, [pc, #236]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d5e:	f023 0220 	bic.w	r2, r3, #32
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a1b      	ldr	r3, [r3, #32]
 8006d66:	4938      	ldr	r1, [pc, #224]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 0308 	and.w	r3, r3, #8
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d008      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006d78:	4b33      	ldr	r3, [pc, #204]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d7c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	695b      	ldr	r3, [r3, #20]
 8006d84:	4930      	ldr	r1, [pc, #192]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0310 	and.w	r3, r3, #16
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d008      	beq.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006d96:	4b2c      	ldr	r3, [pc, #176]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d9a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	699b      	ldr	r3, [r3, #24]
 8006da2:	4929      	ldr	r1, [pc, #164]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d008      	beq.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006db4:	4b24      	ldr	r3, [pc, #144]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc0:	4921      	ldr	r1, [pc, #132]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d008      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006dd2:	4b1d      	ldr	r3, [pc, #116]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dd6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dde:	491a      	ldr	r1, [pc, #104]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006de0:	4313      	orrs	r3, r2
 8006de2:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d008      	beq.n	8006e02 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006df0:	4b15      	ldr	r3, [pc, #84]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006df4:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dfc:	4912      	ldr	r1, [pc, #72]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d008      	beq.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006e0e:	4b0e      	ldr	r3, [pc, #56]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e1a:	490b      	ldr	r1, [pc, #44]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d008      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006e2c:	4b06      	ldr	r3, [pc, #24]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e30:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e38:	4903      	ldr	r1, [pc, #12]	; (8006e48 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3748      	adds	r7, #72	; 0x48
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	40021000 	.word	0x40021000

08006e4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e01d      	b.n	8006e9a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d106      	bne.n	8006e78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f7fc fbae 	bl	80035d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2202      	movs	r2, #2
 8006e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	3304      	adds	r3, #4
 8006e88:	4619      	mov	r1, r3
 8006e8a:	4610      	mov	r0, r2
 8006e8c:	f000 fd9a 	bl	80079c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b082      	sub	sp, #8
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d101      	bne.n	8006eb4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e01d      	b.n	8006ef0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d106      	bne.n	8006ece <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 f815 	bl	8006ef8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2202      	movs	r2, #2
 8006ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	3304      	adds	r3, #4
 8006ede:	4619      	mov	r1, r3
 8006ee0:	4610      	mov	r0, r2
 8006ee2:	f000 fd6f 	bl	80079c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2201      	movs	r2, #1
 8006eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006eee:	2300      	movs	r3, #0
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3708      	adds	r7, #8
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b083      	sub	sp, #12
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b084      	sub	sp, #16
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
 8006f14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	6839      	ldr	r1, [r7, #0]
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f001 fa6e 	bl	8008400 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a1e      	ldr	r2, [pc, #120]	; (8006fa4 <HAL_TIM_PWM_Start+0x98>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d013      	beq.n	8006f56 <HAL_TIM_PWM_Start+0x4a>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a1d      	ldr	r2, [pc, #116]	; (8006fa8 <HAL_TIM_PWM_Start+0x9c>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d00e      	beq.n	8006f56 <HAL_TIM_PWM_Start+0x4a>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a1b      	ldr	r2, [pc, #108]	; (8006fac <HAL_TIM_PWM_Start+0xa0>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d009      	beq.n	8006f56 <HAL_TIM_PWM_Start+0x4a>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a1a      	ldr	r2, [pc, #104]	; (8006fb0 <HAL_TIM_PWM_Start+0xa4>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d004      	beq.n	8006f56 <HAL_TIM_PWM_Start+0x4a>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a18      	ldr	r2, [pc, #96]	; (8006fb4 <HAL_TIM_PWM_Start+0xa8>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d101      	bne.n	8006f5a <HAL_TIM_PWM_Start+0x4e>
 8006f56:	2301      	movs	r3, #1
 8006f58:	e000      	b.n	8006f5c <HAL_TIM_PWM_Start+0x50>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d007      	beq.n	8006f70 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f6e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	689a      	ldr	r2, [r3, #8]
 8006f76:	4b10      	ldr	r3, [pc, #64]	; (8006fb8 <HAL_TIM_PWM_Start+0xac>)
 8006f78:	4013      	ands	r3, r2
 8006f7a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2b06      	cmp	r3, #6
 8006f80:	d00b      	beq.n	8006f9a <HAL_TIM_PWM_Start+0x8e>
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f88:	d007      	beq.n	8006f9a <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f042 0201 	orr.w	r2, r2, #1
 8006f98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	40012c00 	.word	0x40012c00
 8006fa8:	40013400 	.word	0x40013400
 8006fac:	40014000 	.word	0x40014000
 8006fb0:	40014400 	.word	0x40014400
 8006fb4:	40014800 	.word	0x40014800
 8006fb8:	00010007 	.word	0x00010007

08006fbc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b082      	sub	sp, #8
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d101      	bne.n	8006fce <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e01d      	b.n	800700a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d106      	bne.n	8006fe8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f7fc faae 	bl	8003544 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2202      	movs	r2, #2
 8006fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	3304      	adds	r3, #4
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	4610      	mov	r0, r2
 8006ffc:	f000 fce2 	bl	80079c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007008:	2300      	movs	r3, #0
}
 800700a:	4618      	mov	r0, r3
 800700c:	3708      	adds	r7, #8
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
	...

08007014 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	2b0c      	cmp	r3, #12
 8007022:	d841      	bhi.n	80070a8 <HAL_TIM_IC_Start_IT+0x94>
 8007024:	a201      	add	r2, pc, #4	; (adr r2, 800702c <HAL_TIM_IC_Start_IT+0x18>)
 8007026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800702a:	bf00      	nop
 800702c:	08007061 	.word	0x08007061
 8007030:	080070a9 	.word	0x080070a9
 8007034:	080070a9 	.word	0x080070a9
 8007038:	080070a9 	.word	0x080070a9
 800703c:	08007073 	.word	0x08007073
 8007040:	080070a9 	.word	0x080070a9
 8007044:	080070a9 	.word	0x080070a9
 8007048:	080070a9 	.word	0x080070a9
 800704c:	08007085 	.word	0x08007085
 8007050:	080070a9 	.word	0x080070a9
 8007054:	080070a9 	.word	0x080070a9
 8007058:	080070a9 	.word	0x080070a9
 800705c:	08007097 	.word	0x08007097
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	68da      	ldr	r2, [r3, #12]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f042 0202 	orr.w	r2, r2, #2
 800706e:	60da      	str	r2, [r3, #12]
      break;
 8007070:	e01b      	b.n	80070aa <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68da      	ldr	r2, [r3, #12]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f042 0204 	orr.w	r2, r2, #4
 8007080:	60da      	str	r2, [r3, #12]
      break;
 8007082:	e012      	b.n	80070aa <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68da      	ldr	r2, [r3, #12]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f042 0208 	orr.w	r2, r2, #8
 8007092:	60da      	str	r2, [r3, #12]
      break;
 8007094:	e009      	b.n	80070aa <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68da      	ldr	r2, [r3, #12]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f042 0210 	orr.w	r2, r2, #16
 80070a4:	60da      	str	r2, [r3, #12]
      break;
 80070a6:	e000      	b.n	80070aa <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 80070a8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	2201      	movs	r2, #1
 80070b0:	6839      	ldr	r1, [r7, #0]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f001 f9a4 	bl	8008400 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	689a      	ldr	r2, [r3, #8]
 80070be:	4b0b      	ldr	r3, [pc, #44]	; (80070ec <HAL_TIM_IC_Start_IT+0xd8>)
 80070c0:	4013      	ands	r3, r2
 80070c2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2b06      	cmp	r3, #6
 80070c8:	d00b      	beq.n	80070e2 <HAL_TIM_IC_Start_IT+0xce>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070d0:	d007      	beq.n	80070e2 <HAL_TIM_IC_Start_IT+0xce>
  {
    __HAL_TIM_ENABLE(htim);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f042 0201 	orr.w	r2, r2, #1
 80070e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3710      	adds	r7, #16
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	00010007 	.word	0x00010007

080070f0 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b082      	sub	sp, #8
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	2b0c      	cmp	r3, #12
 80070fe:	d841      	bhi.n	8007184 <HAL_TIM_IC_Stop_IT+0x94>
 8007100:	a201      	add	r2, pc, #4	; (adr r2, 8007108 <HAL_TIM_IC_Stop_IT+0x18>)
 8007102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007106:	bf00      	nop
 8007108:	0800713d 	.word	0x0800713d
 800710c:	08007185 	.word	0x08007185
 8007110:	08007185 	.word	0x08007185
 8007114:	08007185 	.word	0x08007185
 8007118:	0800714f 	.word	0x0800714f
 800711c:	08007185 	.word	0x08007185
 8007120:	08007185 	.word	0x08007185
 8007124:	08007185 	.word	0x08007185
 8007128:	08007161 	.word	0x08007161
 800712c:	08007185 	.word	0x08007185
 8007130:	08007185 	.word	0x08007185
 8007134:	08007185 	.word	0x08007185
 8007138:	08007173 	.word	0x08007173
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	68da      	ldr	r2, [r3, #12]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f022 0202 	bic.w	r2, r2, #2
 800714a:	60da      	str	r2, [r3, #12]
      break;
 800714c:	e01b      	b.n	8007186 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	68da      	ldr	r2, [r3, #12]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f022 0204 	bic.w	r2, r2, #4
 800715c:	60da      	str	r2, [r3, #12]
      break;
 800715e:	e012      	b.n	8007186 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68da      	ldr	r2, [r3, #12]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f022 0208 	bic.w	r2, r2, #8
 800716e:	60da      	str	r2, [r3, #12]
      break;
 8007170:	e009      	b.n	8007186 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	68da      	ldr	r2, [r3, #12]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f022 0210 	bic.w	r2, r2, #16
 8007180:	60da      	str	r2, [r3, #12]
      break;
 8007182:	e000      	b.n	8007186 <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 8007184:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2200      	movs	r2, #0
 800718c:	6839      	ldr	r1, [r7, #0]
 800718e:	4618      	mov	r0, r3
 8007190:	f001 f936 	bl	8008400 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	6a1a      	ldr	r2, [r3, #32]
 800719a:	f241 1311 	movw	r3, #4369	; 0x1111
 800719e:	4013      	ands	r3, r2
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d10f      	bne.n	80071c4 <HAL_TIM_IC_Stop_IT+0xd4>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	6a1a      	ldr	r2, [r3, #32]
 80071aa:	f240 4344 	movw	r3, #1092	; 0x444
 80071ae:	4013      	ands	r3, r2
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d107      	bne.n	80071c4 <HAL_TIM_IC_Stop_IT+0xd4>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f022 0201 	bic.w	r2, r2, #1
 80071c2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3708      	adds	r7, #8
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop

080071d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b082      	sub	sp, #8
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	f003 0302 	and.w	r3, r3, #2
 80071e2:	2b02      	cmp	r3, #2
 80071e4:	d122      	bne.n	800722c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	f003 0302 	and.w	r3, r3, #2
 80071f0:	2b02      	cmp	r3, #2
 80071f2:	d11b      	bne.n	800722c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0202 	mvn.w	r2, #2
 80071fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2201      	movs	r2, #1
 8007202:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	699b      	ldr	r3, [r3, #24]
 800720a:	f003 0303 	and.w	r3, r3, #3
 800720e:	2b00      	cmp	r3, #0
 8007210:	d003      	beq.n	800721a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f7f9 fff0 	bl	80011f8 <HAL_TIM_IC_CaptureCallback>
 8007218:	e005      	b.n	8007226 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 fbb4 	bl	8007988 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 fbbb 	bl	800799c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	f003 0304 	and.w	r3, r3, #4
 8007236:	2b04      	cmp	r3, #4
 8007238:	d122      	bne.n	8007280 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	f003 0304 	and.w	r3, r3, #4
 8007244:	2b04      	cmp	r3, #4
 8007246:	d11b      	bne.n	8007280 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f06f 0204 	mvn.w	r2, #4
 8007250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2202      	movs	r2, #2
 8007256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f7f9 ffc6 	bl	80011f8 <HAL_TIM_IC_CaptureCallback>
 800726c:	e005      	b.n	800727a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 fb8a 	bl	8007988 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 fb91 	bl	800799c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	691b      	ldr	r3, [r3, #16]
 8007286:	f003 0308 	and.w	r3, r3, #8
 800728a:	2b08      	cmp	r3, #8
 800728c:	d122      	bne.n	80072d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	f003 0308 	and.w	r3, r3, #8
 8007298:	2b08      	cmp	r3, #8
 800729a:	d11b      	bne.n	80072d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f06f 0208 	mvn.w	r2, #8
 80072a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2204      	movs	r2, #4
 80072aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	69db      	ldr	r3, [r3, #28]
 80072b2:	f003 0303 	and.w	r3, r3, #3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f7f9 ff9c 	bl	80011f8 <HAL_TIM_IC_CaptureCallback>
 80072c0:	e005      	b.n	80072ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 fb60 	bl	8007988 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 fb67 	bl	800799c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	691b      	ldr	r3, [r3, #16]
 80072da:	f003 0310 	and.w	r3, r3, #16
 80072de:	2b10      	cmp	r3, #16
 80072e0:	d122      	bne.n	8007328 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	f003 0310 	and.w	r3, r3, #16
 80072ec:	2b10      	cmp	r3, #16
 80072ee:	d11b      	bne.n	8007328 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f06f 0210 	mvn.w	r2, #16
 80072f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2208      	movs	r2, #8
 80072fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	69db      	ldr	r3, [r3, #28]
 8007306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800730a:	2b00      	cmp	r3, #0
 800730c:	d003      	beq.n	8007316 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f7f9 ff72 	bl	80011f8 <HAL_TIM_IC_CaptureCallback>
 8007314:	e005      	b.n	8007322 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 fb36 	bl	8007988 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 fb3d 	bl	800799c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	691b      	ldr	r3, [r3, #16]
 800732e:	f003 0301 	and.w	r3, r3, #1
 8007332:	2b01      	cmp	r3, #1
 8007334:	d10e      	bne.n	8007354 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	f003 0301 	and.w	r3, r3, #1
 8007340:	2b01      	cmp	r3, #1
 8007342:	d107      	bne.n	8007354 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f06f 0201 	mvn.w	r2, #1
 800734c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 fb10 	bl	8007974 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	691b      	ldr	r3, [r3, #16]
 800735a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800735e:	2b80      	cmp	r3, #128	; 0x80
 8007360:	d10e      	bne.n	8007380 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800736c:	2b80      	cmp	r3, #128	; 0x80
 800736e:	d107      	bne.n	8007380 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	f001 f8f0 	bl	8008560 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800738a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800738e:	d10e      	bne.n	80073ae <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800739a:	2b80      	cmp	r3, #128	; 0x80
 800739c:	d107      	bne.n	80073ae <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80073a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f001 f8e3 	bl	8008574 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	691b      	ldr	r3, [r3, #16]
 80073b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b8:	2b40      	cmp	r3, #64	; 0x40
 80073ba:	d10e      	bne.n	80073da <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c6:	2b40      	cmp	r3, #64	; 0x40
 80073c8:	d107      	bne.n	80073da <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80073d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f000 faeb 	bl	80079b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	691b      	ldr	r3, [r3, #16]
 80073e0:	f003 0320 	and.w	r3, r3, #32
 80073e4:	2b20      	cmp	r3, #32
 80073e6:	d10e      	bne.n	8007406 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68db      	ldr	r3, [r3, #12]
 80073ee:	f003 0320 	and.w	r3, r3, #32
 80073f2:	2b20      	cmp	r3, #32
 80073f4:	d107      	bne.n	8007406 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f06f 0220 	mvn.w	r2, #32
 80073fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f001 f8a3 	bl	800854c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007406:	bf00      	nop
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b084      	sub	sp, #16
 8007412:	af00      	add	r7, sp, #0
 8007414:	60f8      	str	r0, [r7, #12]
 8007416:	60b9      	str	r1, [r7, #8]
 8007418:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007420:	2b01      	cmp	r3, #1
 8007422:	d101      	bne.n	8007428 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007424:	2302      	movs	r3, #2
 8007426:	e08a      	b.n	800753e <HAL_TIM_IC_ConfigChannel+0x130>
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2201      	movs	r2, #1
 800742c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2202      	movs	r2, #2
 8007434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d11b      	bne.n	8007476 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6818      	ldr	r0, [r3, #0]
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	6819      	ldr	r1, [r3, #0]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	685a      	ldr	r2, [r3, #4]
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	68db      	ldr	r3, [r3, #12]
 800744e:	f000 fe1f 	bl	8008090 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	699a      	ldr	r2, [r3, #24]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f022 020c 	bic.w	r2, r2, #12
 8007460:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	6999      	ldr	r1, [r3, #24]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	689a      	ldr	r2, [r3, #8]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	430a      	orrs	r2, r1
 8007472:	619a      	str	r2, [r3, #24]
 8007474:	e05a      	b.n	800752c <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2b04      	cmp	r3, #4
 800747a:	d11c      	bne.n	80074b6 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6818      	ldr	r0, [r3, #0]
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	6819      	ldr	r1, [r3, #0]
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	685a      	ldr	r2, [r3, #4]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	f000 fe97 	bl	80081be <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	699a      	ldr	r2, [r3, #24]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800749e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	6999      	ldr	r1, [r3, #24]
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	021a      	lsls	r2, r3, #8
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	430a      	orrs	r2, r1
 80074b2:	619a      	str	r2, [r3, #24]
 80074b4:	e03a      	b.n	800752c <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2b08      	cmp	r3, #8
 80074ba:	d11b      	bne.n	80074f4 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6818      	ldr	r0, [r3, #0]
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	6819      	ldr	r1, [r3, #0]
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	685a      	ldr	r2, [r3, #4]
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	f000 fee4 	bl	8008298 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	69da      	ldr	r2, [r3, #28]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f022 020c 	bic.w	r2, r2, #12
 80074de:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	69d9      	ldr	r1, [r3, #28]
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	689a      	ldr	r2, [r3, #8]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	430a      	orrs	r2, r1
 80074f0:	61da      	str	r2, [r3, #28]
 80074f2:	e01b      	b.n	800752c <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	6818      	ldr	r0, [r3, #0]
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	6819      	ldr	r1, [r3, #0]
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	685a      	ldr	r2, [r3, #4]
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	f000 ff04 	bl	8008310 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	69da      	ldr	r2, [r3, #28]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007516:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	69d9      	ldr	r1, [r3, #28]
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	689b      	ldr	r3, [r3, #8]
 8007522:	021a      	lsls	r2, r3, #8
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	430a      	orrs	r2, r1
 800752a:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2201      	movs	r2, #1
 8007530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2200      	movs	r2, #0
 8007538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3710      	adds	r7, #16
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
	...

08007548 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800755a:	2b01      	cmp	r3, #1
 800755c:	d101      	bne.n	8007562 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800755e:	2302      	movs	r3, #2
 8007560:	e105      	b.n	800776e <HAL_TIM_PWM_ConfigChannel+0x226>
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2201      	movs	r2, #1
 8007566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2202      	movs	r2, #2
 800756e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2b14      	cmp	r3, #20
 8007576:	f200 80f0 	bhi.w	800775a <HAL_TIM_PWM_ConfigChannel+0x212>
 800757a:	a201      	add	r2, pc, #4	; (adr r2, 8007580 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800757c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007580:	080075d5 	.word	0x080075d5
 8007584:	0800775b 	.word	0x0800775b
 8007588:	0800775b 	.word	0x0800775b
 800758c:	0800775b 	.word	0x0800775b
 8007590:	08007615 	.word	0x08007615
 8007594:	0800775b 	.word	0x0800775b
 8007598:	0800775b 	.word	0x0800775b
 800759c:	0800775b 	.word	0x0800775b
 80075a0:	08007657 	.word	0x08007657
 80075a4:	0800775b 	.word	0x0800775b
 80075a8:	0800775b 	.word	0x0800775b
 80075ac:	0800775b 	.word	0x0800775b
 80075b0:	08007697 	.word	0x08007697
 80075b4:	0800775b 	.word	0x0800775b
 80075b8:	0800775b 	.word	0x0800775b
 80075bc:	0800775b 	.word	0x0800775b
 80075c0:	080076d9 	.word	0x080076d9
 80075c4:	0800775b 	.word	0x0800775b
 80075c8:	0800775b 	.word	0x0800775b
 80075cc:	0800775b 	.word	0x0800775b
 80075d0:	08007719 	.word	0x08007719
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	68b9      	ldr	r1, [r7, #8]
 80075da:	4618      	mov	r0, r3
 80075dc:	f000 fa82 	bl	8007ae4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	699a      	ldr	r2, [r3, #24]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f042 0208 	orr.w	r2, r2, #8
 80075ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	699a      	ldr	r2, [r3, #24]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f022 0204 	bic.w	r2, r2, #4
 80075fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	6999      	ldr	r1, [r3, #24]
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	691a      	ldr	r2, [r3, #16]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	430a      	orrs	r2, r1
 8007610:	619a      	str	r2, [r3, #24]
      break;
 8007612:	e0a3      	b.n	800775c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68b9      	ldr	r1, [r7, #8]
 800761a:	4618      	mov	r0, r3
 800761c:	f000 faf2 	bl	8007c04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	699a      	ldr	r2, [r3, #24]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800762e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	699a      	ldr	r2, [r3, #24]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800763e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	6999      	ldr	r1, [r3, #24]
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	691b      	ldr	r3, [r3, #16]
 800764a:	021a      	lsls	r2, r3, #8
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	430a      	orrs	r2, r1
 8007652:	619a      	str	r2, [r3, #24]
      break;
 8007654:	e082      	b.n	800775c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	68b9      	ldr	r1, [r7, #8]
 800765c:	4618      	mov	r0, r3
 800765e:	f000 fb5b 	bl	8007d18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	69da      	ldr	r2, [r3, #28]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f042 0208 	orr.w	r2, r2, #8
 8007670:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	69da      	ldr	r2, [r3, #28]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f022 0204 	bic.w	r2, r2, #4
 8007680:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	69d9      	ldr	r1, [r3, #28]
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	691a      	ldr	r2, [r3, #16]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	430a      	orrs	r2, r1
 8007692:	61da      	str	r2, [r3, #28]
      break;
 8007694:	e062      	b.n	800775c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	68b9      	ldr	r1, [r7, #8]
 800769c:	4618      	mov	r0, r3
 800769e:	f000 fbc3 	bl	8007e28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	69da      	ldr	r2, [r3, #28]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	69da      	ldr	r2, [r3, #28]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	69d9      	ldr	r1, [r3, #28]
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	691b      	ldr	r3, [r3, #16]
 80076cc:	021a      	lsls	r2, r3, #8
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	430a      	orrs	r2, r1
 80076d4:	61da      	str	r2, [r3, #28]
      break;
 80076d6:	e041      	b.n	800775c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68b9      	ldr	r1, [r7, #8]
 80076de:	4618      	mov	r0, r3
 80076e0:	f000 fc0c 	bl	8007efc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f042 0208 	orr.w	r2, r2, #8
 80076f2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f022 0204 	bic.w	r2, r2, #4
 8007702:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	691a      	ldr	r2, [r3, #16]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	430a      	orrs	r2, r1
 8007714:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007716:	e021      	b.n	800775c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68b9      	ldr	r1, [r7, #8]
 800771e:	4618      	mov	r0, r3
 8007720:	f000 fc50 	bl	8007fc4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007732:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007742:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	021a      	lsls	r2, r3, #8
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	430a      	orrs	r2, r1
 8007756:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007758:	e000      	b.n	800775c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 800775a:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2201      	movs	r2, #1
 8007760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800776c:	2300      	movs	r3, #0
}
 800776e:	4618      	mov	r0, r3
 8007770:	3710      	adds	r7, #16
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop

08007778 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007788:	2b01      	cmp	r3, #1
 800778a:	d101      	bne.n	8007790 <HAL_TIM_ConfigClockSource+0x18>
 800778c:	2302      	movs	r3, #2
 800778e:	e0a8      	b.n	80078e2 <HAL_TIM_ConfigClockSource+0x16a>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2202      	movs	r2, #2
 800779c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80077b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077ba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	68fa      	ldr	r2, [r7, #12]
 80077c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2b40      	cmp	r3, #64	; 0x40
 80077ca:	d067      	beq.n	800789c <HAL_TIM_ConfigClockSource+0x124>
 80077cc:	2b40      	cmp	r3, #64	; 0x40
 80077ce:	d80b      	bhi.n	80077e8 <HAL_TIM_ConfigClockSource+0x70>
 80077d0:	2b10      	cmp	r3, #16
 80077d2:	d073      	beq.n	80078bc <HAL_TIM_ConfigClockSource+0x144>
 80077d4:	2b10      	cmp	r3, #16
 80077d6:	d802      	bhi.n	80077de <HAL_TIM_ConfigClockSource+0x66>
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d06f      	beq.n	80078bc <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80077dc:	e078      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80077de:	2b20      	cmp	r3, #32
 80077e0:	d06c      	beq.n	80078bc <HAL_TIM_ConfigClockSource+0x144>
 80077e2:	2b30      	cmp	r3, #48	; 0x30
 80077e4:	d06a      	beq.n	80078bc <HAL_TIM_ConfigClockSource+0x144>
      break;
 80077e6:	e073      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80077e8:	2b70      	cmp	r3, #112	; 0x70
 80077ea:	d00d      	beq.n	8007808 <HAL_TIM_ConfigClockSource+0x90>
 80077ec:	2b70      	cmp	r3, #112	; 0x70
 80077ee:	d804      	bhi.n	80077fa <HAL_TIM_ConfigClockSource+0x82>
 80077f0:	2b50      	cmp	r3, #80	; 0x50
 80077f2:	d033      	beq.n	800785c <HAL_TIM_ConfigClockSource+0xe4>
 80077f4:	2b60      	cmp	r3, #96	; 0x60
 80077f6:	d041      	beq.n	800787c <HAL_TIM_ConfigClockSource+0x104>
      break;
 80077f8:	e06a      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80077fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077fe:	d066      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x156>
 8007800:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007804:	d017      	beq.n	8007836 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8007806:	e063      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6818      	ldr	r0, [r3, #0]
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	6899      	ldr	r1, [r3, #8]
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	685a      	ldr	r2, [r3, #4]
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	68db      	ldr	r3, [r3, #12]
 8007818:	f000 fdd2 	bl	80083c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800782a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68fa      	ldr	r2, [r7, #12]
 8007832:	609a      	str	r2, [r3, #8]
      break;
 8007834:	e04c      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6818      	ldr	r0, [r3, #0]
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	6899      	ldr	r1, [r3, #8]
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	685a      	ldr	r2, [r3, #4]
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	68db      	ldr	r3, [r3, #12]
 8007846:	f000 fdbb 	bl	80083c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689a      	ldr	r2, [r3, #8]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007858:	609a      	str	r2, [r3, #8]
      break;
 800785a:	e039      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6818      	ldr	r0, [r3, #0]
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	6859      	ldr	r1, [r3, #4]
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	461a      	mov	r2, r3
 800786a:	f000 fc79 	bl	8008160 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2150      	movs	r1, #80	; 0x50
 8007874:	4618      	mov	r0, r3
 8007876:	f000 fd88 	bl	800838a <TIM_ITRx_SetConfig>
      break;
 800787a:	e029      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6818      	ldr	r0, [r3, #0]
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	6859      	ldr	r1, [r3, #4]
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	461a      	mov	r2, r3
 800788a:	f000 fcd5 	bl	8008238 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	2160      	movs	r1, #96	; 0x60
 8007894:	4618      	mov	r0, r3
 8007896:	f000 fd78 	bl	800838a <TIM_ITRx_SetConfig>
      break;
 800789a:	e019      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6818      	ldr	r0, [r3, #0]
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	6859      	ldr	r1, [r3, #4]
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	68db      	ldr	r3, [r3, #12]
 80078a8:	461a      	mov	r2, r3
 80078aa:	f000 fc59 	bl	8008160 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	2140      	movs	r1, #64	; 0x40
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 fd68 	bl	800838a <TIM_ITRx_SetConfig>
      break;
 80078ba:	e009      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4619      	mov	r1, r3
 80078c6:	4610      	mov	r0, r2
 80078c8:	f000 fd5f 	bl	800838a <TIM_ITRx_SetConfig>
      break;
 80078cc:	e000      	b.n	80078d0 <HAL_TIM_ConfigClockSource+0x158>
      break;
 80078ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2200      	movs	r2, #0
 80078dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078e0:	2300      	movs	r3, #0
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	3710      	adds	r7, #16
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}
	...

080078ec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80078ec:	b480      	push	{r7}
 80078ee:	b085      	sub	sp, #20
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
 80078f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80078f6:	2300      	movs	r3, #0
 80078f8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b0c      	cmp	r3, #12
 80078fe:	d831      	bhi.n	8007964 <HAL_TIM_ReadCapturedValue+0x78>
 8007900:	a201      	add	r2, pc, #4	; (adr r2, 8007908 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007906:	bf00      	nop
 8007908:	0800793d 	.word	0x0800793d
 800790c:	08007965 	.word	0x08007965
 8007910:	08007965 	.word	0x08007965
 8007914:	08007965 	.word	0x08007965
 8007918:	08007947 	.word	0x08007947
 800791c:	08007965 	.word	0x08007965
 8007920:	08007965 	.word	0x08007965
 8007924:	08007965 	.word	0x08007965
 8007928:	08007951 	.word	0x08007951
 800792c:	08007965 	.word	0x08007965
 8007930:	08007965 	.word	0x08007965
 8007934:	08007965 	.word	0x08007965
 8007938:	0800795b 	.word	0x0800795b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007942:	60fb      	str	r3, [r7, #12]

      break;
 8007944:	e00f      	b.n	8007966 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800794c:	60fb      	str	r3, [r7, #12]

      break;
 800794e:	e00a      	b.n	8007966 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007956:	60fb      	str	r3, [r7, #12]

      break;
 8007958:	e005      	b.n	8007966 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007960:	60fb      	str	r3, [r7, #12]

      break;
 8007962:	e000      	b.n	8007966 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007964:	bf00      	nop
  }

  return tmpreg;
 8007966:	68fb      	ldr	r3, [r7, #12]
}
 8007968:	4618      	mov	r0, r3
 800796a:	3714      	adds	r7, #20
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr

08007974 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007974:	b480      	push	{r7}
 8007976:	b083      	sub	sp, #12
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800797c:	bf00      	nop
 800797e:	370c      	adds	r7, #12
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007988:	b480      	push	{r7}
 800798a:	b083      	sub	sp, #12
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007990:	bf00      	nop
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr

0800799c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800799c:	b480      	push	{r7}
 800799e:	b083      	sub	sp, #12
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80079a4:	bf00      	nop
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b083      	sub	sp, #12
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b085      	sub	sp, #20
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
 80079cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	4a3c      	ldr	r2, [pc, #240]	; (8007ac8 <TIM_Base_SetConfig+0x104>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d00f      	beq.n	80079fc <TIM_Base_SetConfig+0x38>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079e2:	d00b      	beq.n	80079fc <TIM_Base_SetConfig+0x38>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a39      	ldr	r2, [pc, #228]	; (8007acc <TIM_Base_SetConfig+0x108>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d007      	beq.n	80079fc <TIM_Base_SetConfig+0x38>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a38      	ldr	r2, [pc, #224]	; (8007ad0 <TIM_Base_SetConfig+0x10c>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d003      	beq.n	80079fc <TIM_Base_SetConfig+0x38>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a37      	ldr	r2, [pc, #220]	; (8007ad4 <TIM_Base_SetConfig+0x110>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d108      	bne.n	8007a0e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	68fa      	ldr	r2, [r7, #12]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a2d      	ldr	r2, [pc, #180]	; (8007ac8 <TIM_Base_SetConfig+0x104>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d01b      	beq.n	8007a4e <TIM_Base_SetConfig+0x8a>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a1c:	d017      	beq.n	8007a4e <TIM_Base_SetConfig+0x8a>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a2a      	ldr	r2, [pc, #168]	; (8007acc <TIM_Base_SetConfig+0x108>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d013      	beq.n	8007a4e <TIM_Base_SetConfig+0x8a>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a29      	ldr	r2, [pc, #164]	; (8007ad0 <TIM_Base_SetConfig+0x10c>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d00f      	beq.n	8007a4e <TIM_Base_SetConfig+0x8a>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a28      	ldr	r2, [pc, #160]	; (8007ad4 <TIM_Base_SetConfig+0x110>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d00b      	beq.n	8007a4e <TIM_Base_SetConfig+0x8a>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a27      	ldr	r2, [pc, #156]	; (8007ad8 <TIM_Base_SetConfig+0x114>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d007      	beq.n	8007a4e <TIM_Base_SetConfig+0x8a>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a26      	ldr	r2, [pc, #152]	; (8007adc <TIM_Base_SetConfig+0x118>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d003      	beq.n	8007a4e <TIM_Base_SetConfig+0x8a>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a25      	ldr	r2, [pc, #148]	; (8007ae0 <TIM_Base_SetConfig+0x11c>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d108      	bne.n	8007a60 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	695b      	ldr	r3, [r3, #20]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	68fa      	ldr	r2, [r7, #12]
 8007a72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	689a      	ldr	r2, [r3, #8]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a10      	ldr	r2, [pc, #64]	; (8007ac8 <TIM_Base_SetConfig+0x104>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d00f      	beq.n	8007aac <TIM_Base_SetConfig+0xe8>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a11      	ldr	r2, [pc, #68]	; (8007ad4 <TIM_Base_SetConfig+0x110>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d00b      	beq.n	8007aac <TIM_Base_SetConfig+0xe8>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a10      	ldr	r2, [pc, #64]	; (8007ad8 <TIM_Base_SetConfig+0x114>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d007      	beq.n	8007aac <TIM_Base_SetConfig+0xe8>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a0f      	ldr	r2, [pc, #60]	; (8007adc <TIM_Base_SetConfig+0x118>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d003      	beq.n	8007aac <TIM_Base_SetConfig+0xe8>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4a0e      	ldr	r2, [pc, #56]	; (8007ae0 <TIM_Base_SetConfig+0x11c>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d103      	bne.n	8007ab4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	691a      	ldr	r2, [r3, #16]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	615a      	str	r2, [r3, #20]
}
 8007aba:	bf00      	nop
 8007abc:	3714      	adds	r7, #20
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	40012c00 	.word	0x40012c00
 8007acc:	40000400 	.word	0x40000400
 8007ad0:	40000800 	.word	0x40000800
 8007ad4:	40013400 	.word	0x40013400
 8007ad8:	40014000 	.word	0x40014000
 8007adc:	40014400 	.word	0x40014400
 8007ae0:	40014800 	.word	0x40014800

08007ae4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b087      	sub	sp, #28
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	6a1b      	ldr	r3, [r3, #32]
 8007af2:	f023 0201 	bic.w	r2, r3, #1
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	699b      	ldr	r3, [r3, #24]
 8007b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f023 0303 	bic.w	r3, r3, #3
 8007b1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	f023 0302 	bic.w	r3, r3, #2
 8007b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	697a      	ldr	r2, [r7, #20]
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	4a2c      	ldr	r2, [pc, #176]	; (8007bf0 <TIM_OC1_SetConfig+0x10c>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d00f      	beq.n	8007b64 <TIM_OC1_SetConfig+0x80>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a2b      	ldr	r2, [pc, #172]	; (8007bf4 <TIM_OC1_SetConfig+0x110>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d00b      	beq.n	8007b64 <TIM_OC1_SetConfig+0x80>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a2a      	ldr	r2, [pc, #168]	; (8007bf8 <TIM_OC1_SetConfig+0x114>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d007      	beq.n	8007b64 <TIM_OC1_SetConfig+0x80>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4a29      	ldr	r2, [pc, #164]	; (8007bfc <TIM_OC1_SetConfig+0x118>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d003      	beq.n	8007b64 <TIM_OC1_SetConfig+0x80>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	4a28      	ldr	r2, [pc, #160]	; (8007c00 <TIM_OC1_SetConfig+0x11c>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d10c      	bne.n	8007b7e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	f023 0308 	bic.w	r3, r3, #8
 8007b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	68db      	ldr	r3, [r3, #12]
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	f023 0304 	bic.w	r3, r3, #4
 8007b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a1b      	ldr	r2, [pc, #108]	; (8007bf0 <TIM_OC1_SetConfig+0x10c>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d00f      	beq.n	8007ba6 <TIM_OC1_SetConfig+0xc2>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a1a      	ldr	r2, [pc, #104]	; (8007bf4 <TIM_OC1_SetConfig+0x110>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d00b      	beq.n	8007ba6 <TIM_OC1_SetConfig+0xc2>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a19      	ldr	r2, [pc, #100]	; (8007bf8 <TIM_OC1_SetConfig+0x114>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d007      	beq.n	8007ba6 <TIM_OC1_SetConfig+0xc2>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a18      	ldr	r2, [pc, #96]	; (8007bfc <TIM_OC1_SetConfig+0x118>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d003      	beq.n	8007ba6 <TIM_OC1_SetConfig+0xc2>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a17      	ldr	r2, [pc, #92]	; (8007c00 <TIM_OC1_SetConfig+0x11c>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d111      	bne.n	8007bca <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	699b      	ldr	r3, [r3, #24]
 8007bc4:	693a      	ldr	r2, [r7, #16]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	693a      	ldr	r2, [r7, #16]
 8007bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	68fa      	ldr	r2, [r7, #12]
 8007bd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	685a      	ldr	r2, [r3, #4]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	697a      	ldr	r2, [r7, #20]
 8007be2:	621a      	str	r2, [r3, #32]
}
 8007be4:	bf00      	nop
 8007be6:	371c      	adds	r7, #28
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr
 8007bf0:	40012c00 	.word	0x40012c00
 8007bf4:	40013400 	.word	0x40013400
 8007bf8:	40014000 	.word	0x40014000
 8007bfc:	40014400 	.word	0x40014400
 8007c00:	40014800 	.word	0x40014800

08007c04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b087      	sub	sp, #28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	f023 0210 	bic.w	r2, r3, #16
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a1b      	ldr	r3, [r3, #32]
 8007c1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	699b      	ldr	r3, [r3, #24]
 8007c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	021b      	lsls	r3, r3, #8
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	f023 0320 	bic.w	r3, r3, #32
 8007c52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	689b      	ldr	r3, [r3, #8]
 8007c58:	011b      	lsls	r3, r3, #4
 8007c5a:	697a      	ldr	r2, [r7, #20]
 8007c5c:	4313      	orrs	r3, r2
 8007c5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a28      	ldr	r2, [pc, #160]	; (8007d04 <TIM_OC2_SetConfig+0x100>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d003      	beq.n	8007c70 <TIM_OC2_SetConfig+0x6c>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	4a27      	ldr	r2, [pc, #156]	; (8007d08 <TIM_OC2_SetConfig+0x104>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d10d      	bne.n	8007c8c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	011b      	lsls	r3, r3, #4
 8007c7e:	697a      	ldr	r2, [r7, #20]
 8007c80:	4313      	orrs	r3, r2
 8007c82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	4a1d      	ldr	r2, [pc, #116]	; (8007d04 <TIM_OC2_SetConfig+0x100>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d00f      	beq.n	8007cb4 <TIM_OC2_SetConfig+0xb0>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	4a1c      	ldr	r2, [pc, #112]	; (8007d08 <TIM_OC2_SetConfig+0x104>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d00b      	beq.n	8007cb4 <TIM_OC2_SetConfig+0xb0>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	4a1b      	ldr	r2, [pc, #108]	; (8007d0c <TIM_OC2_SetConfig+0x108>)
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d007      	beq.n	8007cb4 <TIM_OC2_SetConfig+0xb0>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a1a      	ldr	r2, [pc, #104]	; (8007d10 <TIM_OC2_SetConfig+0x10c>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d003      	beq.n	8007cb4 <TIM_OC2_SetConfig+0xb0>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a19      	ldr	r2, [pc, #100]	; (8007d14 <TIM_OC2_SetConfig+0x110>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d113      	bne.n	8007cdc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007cba:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007cc2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	695b      	ldr	r3, [r3, #20]
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	693a      	ldr	r2, [r7, #16]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	699b      	ldr	r3, [r3, #24]
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	693a      	ldr	r2, [r7, #16]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	693a      	ldr	r2, [r7, #16]
 8007ce0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	685a      	ldr	r2, [r3, #4]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	697a      	ldr	r2, [r7, #20]
 8007cf4:	621a      	str	r2, [r3, #32]
}
 8007cf6:	bf00      	nop
 8007cf8:	371c      	adds	r7, #28
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	40012c00 	.word	0x40012c00
 8007d08:	40013400 	.word	0x40013400
 8007d0c:	40014000 	.word	0x40014000
 8007d10:	40014400 	.word	0x40014400
 8007d14:	40014800 	.word	0x40014800

08007d18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b087      	sub	sp, #28
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6a1b      	ldr	r3, [r3, #32]
 8007d26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6a1b      	ldr	r3, [r3, #32]
 8007d32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	69db      	ldr	r3, [r3, #28]
 8007d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f023 0303 	bic.w	r3, r3, #3
 8007d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	021b      	lsls	r3, r3, #8
 8007d6c:	697a      	ldr	r2, [r7, #20]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	4a27      	ldr	r2, [pc, #156]	; (8007e14 <TIM_OC3_SetConfig+0xfc>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d003      	beq.n	8007d82 <TIM_OC3_SetConfig+0x6a>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	4a26      	ldr	r2, [pc, #152]	; (8007e18 <TIM_OC3_SetConfig+0x100>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d10d      	bne.n	8007d9e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	021b      	lsls	r3, r3, #8
 8007d90:	697a      	ldr	r2, [r7, #20]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007d9c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a1c      	ldr	r2, [pc, #112]	; (8007e14 <TIM_OC3_SetConfig+0xfc>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d00f      	beq.n	8007dc6 <TIM_OC3_SetConfig+0xae>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a1b      	ldr	r2, [pc, #108]	; (8007e18 <TIM_OC3_SetConfig+0x100>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d00b      	beq.n	8007dc6 <TIM_OC3_SetConfig+0xae>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a1a      	ldr	r2, [pc, #104]	; (8007e1c <TIM_OC3_SetConfig+0x104>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d007      	beq.n	8007dc6 <TIM_OC3_SetConfig+0xae>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a19      	ldr	r2, [pc, #100]	; (8007e20 <TIM_OC3_SetConfig+0x108>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d003      	beq.n	8007dc6 <TIM_OC3_SetConfig+0xae>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a18      	ldr	r2, [pc, #96]	; (8007e24 <TIM_OC3_SetConfig+0x10c>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d113      	bne.n	8007dee <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	011b      	lsls	r3, r3, #4
 8007ddc:	693a      	ldr	r2, [r7, #16]
 8007dde:	4313      	orrs	r3, r2
 8007de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	699b      	ldr	r3, [r3, #24]
 8007de6:	011b      	lsls	r3, r3, #4
 8007de8:	693a      	ldr	r2, [r7, #16]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	693a      	ldr	r2, [r7, #16]
 8007df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68fa      	ldr	r2, [r7, #12]
 8007df8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	685a      	ldr	r2, [r3, #4]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	697a      	ldr	r2, [r7, #20]
 8007e06:	621a      	str	r2, [r3, #32]
}
 8007e08:	bf00      	nop
 8007e0a:	371c      	adds	r7, #28
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr
 8007e14:	40012c00 	.word	0x40012c00
 8007e18:	40013400 	.word	0x40013400
 8007e1c:	40014000 	.word	0x40014000
 8007e20:	40014400 	.word	0x40014400
 8007e24:	40014800 	.word	0x40014800

08007e28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b087      	sub	sp, #28
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6a1b      	ldr	r3, [r3, #32]
 8007e36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a1b      	ldr	r3, [r3, #32]
 8007e42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	69db      	ldr	r3, [r3, #28]
 8007e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	021b      	lsls	r3, r3, #8
 8007e6a:	68fa      	ldr	r2, [r7, #12]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	031b      	lsls	r3, r3, #12
 8007e7e:	693a      	ldr	r2, [r7, #16]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a18      	ldr	r2, [pc, #96]	; (8007ee8 <TIM_OC4_SetConfig+0xc0>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d00f      	beq.n	8007eac <TIM_OC4_SetConfig+0x84>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a17      	ldr	r2, [pc, #92]	; (8007eec <TIM_OC4_SetConfig+0xc4>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d00b      	beq.n	8007eac <TIM_OC4_SetConfig+0x84>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a16      	ldr	r2, [pc, #88]	; (8007ef0 <TIM_OC4_SetConfig+0xc8>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d007      	beq.n	8007eac <TIM_OC4_SetConfig+0x84>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	4a15      	ldr	r2, [pc, #84]	; (8007ef4 <TIM_OC4_SetConfig+0xcc>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d003      	beq.n	8007eac <TIM_OC4_SetConfig+0x84>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	4a14      	ldr	r2, [pc, #80]	; (8007ef8 <TIM_OC4_SetConfig+0xd0>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d109      	bne.n	8007ec0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007eb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	695b      	ldr	r3, [r3, #20]
 8007eb8:	019b      	lsls	r3, r3, #6
 8007eba:	697a      	ldr	r2, [r7, #20]
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	697a      	ldr	r2, [r7, #20]
 8007ec4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	68fa      	ldr	r2, [r7, #12]
 8007eca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	685a      	ldr	r2, [r3, #4]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	621a      	str	r2, [r3, #32]
}
 8007eda:	bf00      	nop
 8007edc:	371c      	adds	r7, #28
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee4:	4770      	bx	lr
 8007ee6:	bf00      	nop
 8007ee8:	40012c00 	.word	0x40012c00
 8007eec:	40013400 	.word	0x40013400
 8007ef0:	40014000 	.word	0x40014000
 8007ef4:	40014400 	.word	0x40014400
 8007ef8:	40014800 	.word	0x40014800

08007efc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b087      	sub	sp, #28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6a1b      	ldr	r3, [r3, #32]
 8007f0a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a1b      	ldr	r3, [r3, #32]
 8007f16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	68fa      	ldr	r2, [r7, #12]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007f40:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	041b      	lsls	r3, r3, #16
 8007f48:	693a      	ldr	r2, [r7, #16]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	4a17      	ldr	r2, [pc, #92]	; (8007fb0 <TIM_OC5_SetConfig+0xb4>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d00f      	beq.n	8007f76 <TIM_OC5_SetConfig+0x7a>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	4a16      	ldr	r2, [pc, #88]	; (8007fb4 <TIM_OC5_SetConfig+0xb8>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d00b      	beq.n	8007f76 <TIM_OC5_SetConfig+0x7a>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4a15      	ldr	r2, [pc, #84]	; (8007fb8 <TIM_OC5_SetConfig+0xbc>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d007      	beq.n	8007f76 <TIM_OC5_SetConfig+0x7a>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	4a14      	ldr	r2, [pc, #80]	; (8007fbc <TIM_OC5_SetConfig+0xc0>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d003      	beq.n	8007f76 <TIM_OC5_SetConfig+0x7a>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	4a13      	ldr	r2, [pc, #76]	; (8007fc0 <TIM_OC5_SetConfig+0xc4>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d109      	bne.n	8007f8a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	695b      	ldr	r3, [r3, #20]
 8007f82:	021b      	lsls	r3, r3, #8
 8007f84:	697a      	ldr	r2, [r7, #20]
 8007f86:	4313      	orrs	r3, r2
 8007f88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	697a      	ldr	r2, [r7, #20]
 8007f8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	68fa      	ldr	r2, [r7, #12]
 8007f94:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	685a      	ldr	r2, [r3, #4]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	693a      	ldr	r2, [r7, #16]
 8007fa2:	621a      	str	r2, [r3, #32]
}
 8007fa4:	bf00      	nop
 8007fa6:	371c      	adds	r7, #28
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr
 8007fb0:	40012c00 	.word	0x40012c00
 8007fb4:	40013400 	.word	0x40013400
 8007fb8:	40014000 	.word	0x40014000
 8007fbc:	40014400 	.word	0x40014400
 8007fc0:	40014800 	.word	0x40014800

08007fc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b087      	sub	sp, #28
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a1b      	ldr	r3, [r3, #32]
 8007fd2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007ff2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	021b      	lsls	r3, r3, #8
 8007ffe:	68fa      	ldr	r2, [r7, #12]
 8008000:	4313      	orrs	r3, r2
 8008002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800800a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	051b      	lsls	r3, r3, #20
 8008012:	693a      	ldr	r2, [r7, #16]
 8008014:	4313      	orrs	r3, r2
 8008016:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	4a18      	ldr	r2, [pc, #96]	; (800807c <TIM_OC6_SetConfig+0xb8>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d00f      	beq.n	8008040 <TIM_OC6_SetConfig+0x7c>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	4a17      	ldr	r2, [pc, #92]	; (8008080 <TIM_OC6_SetConfig+0xbc>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d00b      	beq.n	8008040 <TIM_OC6_SetConfig+0x7c>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a16      	ldr	r2, [pc, #88]	; (8008084 <TIM_OC6_SetConfig+0xc0>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d007      	beq.n	8008040 <TIM_OC6_SetConfig+0x7c>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4a15      	ldr	r2, [pc, #84]	; (8008088 <TIM_OC6_SetConfig+0xc4>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d003      	beq.n	8008040 <TIM_OC6_SetConfig+0x7c>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4a14      	ldr	r2, [pc, #80]	; (800808c <TIM_OC6_SetConfig+0xc8>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d109      	bne.n	8008054 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008046:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	695b      	ldr	r3, [r3, #20]
 800804c:	029b      	lsls	r3, r3, #10
 800804e:	697a      	ldr	r2, [r7, #20]
 8008050:	4313      	orrs	r3, r2
 8008052:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	697a      	ldr	r2, [r7, #20]
 8008058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	685a      	ldr	r2, [r3, #4]
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	693a      	ldr	r2, [r7, #16]
 800806c:	621a      	str	r2, [r3, #32]
}
 800806e:	bf00      	nop
 8008070:	371c      	adds	r7, #28
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr
 800807a:	bf00      	nop
 800807c:	40012c00 	.word	0x40012c00
 8008080:	40013400 	.word	0x40013400
 8008084:	40014000 	.word	0x40014000
 8008088:	40014400 	.word	0x40014400
 800808c:	40014800 	.word	0x40014800

08008090 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
 800809c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	6a1b      	ldr	r3, [r3, #32]
 80080a2:	f023 0201 	bic.w	r2, r3, #1
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	699b      	ldr	r3, [r3, #24]
 80080ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	6a1b      	ldr	r3, [r3, #32]
 80080b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	4a24      	ldr	r2, [pc, #144]	; (800814c <TIM_TI1_SetConfig+0xbc>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d013      	beq.n	80080e6 <TIM_TI1_SetConfig+0x56>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080c4:	d00f      	beq.n	80080e6 <TIM_TI1_SetConfig+0x56>
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	4a21      	ldr	r2, [pc, #132]	; (8008150 <TIM_TI1_SetConfig+0xc0>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d00b      	beq.n	80080e6 <TIM_TI1_SetConfig+0x56>
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	4a20      	ldr	r2, [pc, #128]	; (8008154 <TIM_TI1_SetConfig+0xc4>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d007      	beq.n	80080e6 <TIM_TI1_SetConfig+0x56>
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	4a1f      	ldr	r2, [pc, #124]	; (8008158 <TIM_TI1_SetConfig+0xc8>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d003      	beq.n	80080e6 <TIM_TI1_SetConfig+0x56>
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	4a1e      	ldr	r2, [pc, #120]	; (800815c <TIM_TI1_SetConfig+0xcc>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d101      	bne.n	80080ea <TIM_TI1_SetConfig+0x5a>
 80080e6:	2301      	movs	r3, #1
 80080e8:	e000      	b.n	80080ec <TIM_TI1_SetConfig+0x5c>
 80080ea:	2300      	movs	r3, #0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d008      	beq.n	8008102 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	f023 0303 	bic.w	r3, r3, #3
 80080f6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80080f8:	697a      	ldr	r2, [r7, #20]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	4313      	orrs	r3, r2
 80080fe:	617b      	str	r3, [r7, #20]
 8008100:	e003      	b.n	800810a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	f043 0301 	orr.w	r3, r3, #1
 8008108:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008110:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	011b      	lsls	r3, r3, #4
 8008116:	b2db      	uxtb	r3, r3
 8008118:	697a      	ldr	r2, [r7, #20]
 800811a:	4313      	orrs	r3, r2
 800811c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	f023 030a 	bic.w	r3, r3, #10
 8008124:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	f003 030a 	and.w	r3, r3, #10
 800812c:	693a      	ldr	r2, [r7, #16]
 800812e:	4313      	orrs	r3, r2
 8008130:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	697a      	ldr	r2, [r7, #20]
 8008136:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	693a      	ldr	r2, [r7, #16]
 800813c:	621a      	str	r2, [r3, #32]
}
 800813e:	bf00      	nop
 8008140:	371c      	adds	r7, #28
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	40012c00 	.word	0x40012c00
 8008150:	40000400 	.word	0x40000400
 8008154:	40000800 	.word	0x40000800
 8008158:	40013400 	.word	0x40013400
 800815c:	40014000 	.word	0x40014000

08008160 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008160:	b480      	push	{r7}
 8008162:	b087      	sub	sp, #28
 8008164:	af00      	add	r7, sp, #0
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6a1b      	ldr	r3, [r3, #32]
 8008170:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	6a1b      	ldr	r3, [r3, #32]
 8008176:	f023 0201 	bic.w	r2, r3, #1
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	699b      	ldr	r3, [r3, #24]
 8008182:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800818a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	011b      	lsls	r3, r3, #4
 8008190:	693a      	ldr	r2, [r7, #16]
 8008192:	4313      	orrs	r3, r2
 8008194:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f023 030a 	bic.w	r3, r3, #10
 800819c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800819e:	697a      	ldr	r2, [r7, #20]
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	697a      	ldr	r2, [r7, #20]
 80081b0:	621a      	str	r2, [r3, #32]
}
 80081b2:	bf00      	nop
 80081b4:	371c      	adds	r7, #28
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr

080081be <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80081be:	b480      	push	{r7}
 80081c0:	b087      	sub	sp, #28
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	60f8      	str	r0, [r7, #12]
 80081c6:	60b9      	str	r1, [r7, #8]
 80081c8:	607a      	str	r2, [r7, #4]
 80081ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	6a1b      	ldr	r3, [r3, #32]
 80081d0:	f023 0210 	bic.w	r2, r3, #16
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	699b      	ldr	r3, [r3, #24]
 80081dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6a1b      	ldr	r3, [r3, #32]
 80081e2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	021b      	lsls	r3, r3, #8
 80081f0:	697a      	ldr	r2, [r7, #20]
 80081f2:	4313      	orrs	r3, r2
 80081f4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80081fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	031b      	lsls	r3, r3, #12
 8008202:	b29b      	uxth	r3, r3
 8008204:	697a      	ldr	r2, [r7, #20]
 8008206:	4313      	orrs	r3, r2
 8008208:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008210:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	011b      	lsls	r3, r3, #4
 8008216:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800821a:	693a      	ldr	r2, [r7, #16]
 800821c:	4313      	orrs	r3, r2
 800821e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	697a      	ldr	r2, [r7, #20]
 8008224:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	693a      	ldr	r2, [r7, #16]
 800822a:	621a      	str	r2, [r3, #32]
}
 800822c:	bf00      	nop
 800822e:	371c      	adds	r7, #28
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008238:	b480      	push	{r7}
 800823a:	b087      	sub	sp, #28
 800823c:	af00      	add	r7, sp, #0
 800823e:	60f8      	str	r0, [r7, #12]
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6a1b      	ldr	r3, [r3, #32]
 8008248:	f023 0210 	bic.w	r2, r3, #16
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	699b      	ldr	r3, [r3, #24]
 8008254:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	6a1b      	ldr	r3, [r3, #32]
 800825a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008262:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	031b      	lsls	r3, r3, #12
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	4313      	orrs	r3, r2
 800826c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008274:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	011b      	lsls	r3, r3, #4
 800827a:	693a      	ldr	r2, [r7, #16]
 800827c:	4313      	orrs	r3, r2
 800827e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	697a      	ldr	r2, [r7, #20]
 8008284:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	693a      	ldr	r2, [r7, #16]
 800828a:	621a      	str	r2, [r3, #32]
}
 800828c:	bf00      	nop
 800828e:	371c      	adds	r7, #28
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr

08008298 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008298:	b480      	push	{r7}
 800829a:	b087      	sub	sp, #28
 800829c:	af00      	add	r7, sp, #0
 800829e:	60f8      	str	r0, [r7, #12]
 80082a0:	60b9      	str	r1, [r7, #8]
 80082a2:	607a      	str	r2, [r7, #4]
 80082a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	6a1b      	ldr	r3, [r3, #32]
 80082aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	69db      	ldr	r3, [r3, #28]
 80082b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6a1b      	ldr	r3, [r3, #32]
 80082bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	f023 0303 	bic.w	r3, r3, #3
 80082c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80082c6:	697a      	ldr	r2, [r7, #20]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80082d4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	011b      	lsls	r3, r3, #4
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	697a      	ldr	r2, [r7, #20]
 80082de:	4313      	orrs	r3, r2
 80082e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80082e8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	021b      	lsls	r3, r3, #8
 80082ee:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80082f2:	693a      	ldr	r2, [r7, #16]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	697a      	ldr	r2, [r7, #20]
 80082fc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	621a      	str	r2, [r3, #32]
}
 8008304:	bf00      	nop
 8008306:	371c      	adds	r7, #28
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr

08008310 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008310:	b480      	push	{r7}
 8008312:	b087      	sub	sp, #28
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
 800831c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	69db      	ldr	r3, [r3, #28]
 800832e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	6a1b      	ldr	r3, [r3, #32]
 8008334:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800833c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	021b      	lsls	r3, r3, #8
 8008342:	697a      	ldr	r2, [r7, #20]
 8008344:	4313      	orrs	r3, r2
 8008346:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800834e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	031b      	lsls	r3, r3, #12
 8008354:	b29b      	uxth	r3, r3
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	4313      	orrs	r3, r2
 800835a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008362:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	031b      	lsls	r3, r3, #12
 8008368:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800836c:	693a      	ldr	r2, [r7, #16]
 800836e:	4313      	orrs	r3, r2
 8008370:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	697a      	ldr	r2, [r7, #20]
 8008376:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	693a      	ldr	r2, [r7, #16]
 800837c:	621a      	str	r2, [r3, #32]
}
 800837e:	bf00      	nop
 8008380:	371c      	adds	r7, #28
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr

0800838a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800838a:	b480      	push	{r7}
 800838c:	b085      	sub	sp, #20
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
 8008392:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80083a2:	683a      	ldr	r2, [r7, #0]
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	f043 0307 	orr.w	r3, r3, #7
 80083ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	68fa      	ldr	r2, [r7, #12]
 80083b2:	609a      	str	r2, [r3, #8]
}
 80083b4:	bf00      	nop
 80083b6:	3714      	adds	r7, #20
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr

080083c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80083c0:	b480      	push	{r7}
 80083c2:	b087      	sub	sp, #28
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	60b9      	str	r1, [r7, #8]
 80083ca:	607a      	str	r2, [r7, #4]
 80083cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80083da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	021a      	lsls	r2, r3, #8
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	431a      	orrs	r2, r3
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	697a      	ldr	r2, [r7, #20]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	697a      	ldr	r2, [r7, #20]
 80083f2:	609a      	str	r2, [r3, #8]
}
 80083f4:	bf00      	nop
 80083f6:	371c      	adds	r7, #28
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008400:	b480      	push	{r7}
 8008402:	b087      	sub	sp, #28
 8008404:	af00      	add	r7, sp, #0
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	f003 031f 	and.w	r3, r3, #31
 8008412:	2201      	movs	r2, #1
 8008414:	fa02 f303 	lsl.w	r3, r2, r3
 8008418:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6a1a      	ldr	r2, [r3, #32]
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	43db      	mvns	r3, r3
 8008422:	401a      	ands	r2, r3
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6a1a      	ldr	r2, [r3, #32]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	f003 031f 	and.w	r3, r3, #31
 8008432:	6879      	ldr	r1, [r7, #4]
 8008434:	fa01 f303 	lsl.w	r3, r1, r3
 8008438:	431a      	orrs	r2, r3
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	621a      	str	r2, [r3, #32]
}
 800843e:	bf00      	nop
 8008440:	371c      	adds	r7, #28
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
	...

0800844c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800844c:	b480      	push	{r7}
 800844e:	b085      	sub	sp, #20
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
 8008454:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800845c:	2b01      	cmp	r3, #1
 800845e:	d101      	bne.n	8008464 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008460:	2302      	movs	r3, #2
 8008462:	e063      	b.n	800852c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2202      	movs	r2, #2
 8008470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a2b      	ldr	r2, [pc, #172]	; (8008538 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d004      	beq.n	8008498 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a2a      	ldr	r2, [pc, #168]	; (800853c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d108      	bne.n	80084aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800849e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	68fa      	ldr	r2, [r7, #12]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a1b      	ldr	r2, [pc, #108]	; (8008538 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d018      	beq.n	8008500 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084d6:	d013      	beq.n	8008500 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a18      	ldr	r2, [pc, #96]	; (8008540 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d00e      	beq.n	8008500 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4a17      	ldr	r2, [pc, #92]	; (8008544 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d009      	beq.n	8008500 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a12      	ldr	r2, [pc, #72]	; (800853c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d004      	beq.n	8008500 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a13      	ldr	r2, [pc, #76]	; (8008548 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d10c      	bne.n	800851a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008506:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	689b      	ldr	r3, [r3, #8]
 800850c:	68ba      	ldr	r2, [r7, #8]
 800850e:	4313      	orrs	r3, r2
 8008510:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	68ba      	ldr	r2, [r7, #8]
 8008518:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2201      	movs	r2, #1
 800851e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800852a:	2300      	movs	r3, #0
}
 800852c:	4618      	mov	r0, r3
 800852e:	3714      	adds	r7, #20
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr
 8008538:	40012c00 	.word	0x40012c00
 800853c:	40013400 	.word	0x40013400
 8008540:	40000400 	.word	0x40000400
 8008544:	40000800 	.word	0x40000800
 8008548:	40014000 	.word	0x40014000

0800854c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800854c:	b480      	push	{r7}
 800854e:	b083      	sub	sp, #12
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008554:	bf00      	nop
 8008556:	370c      	adds	r7, #12
 8008558:	46bd      	mov	sp, r7
 800855a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855e:	4770      	bx	lr

08008560 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008560:	b480      	push	{r7}
 8008562:	b083      	sub	sp, #12
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008568:	bf00      	nop
 800856a:	370c      	adds	r7, #12
 800856c:	46bd      	mov	sp, r7
 800856e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008572:	4770      	bx	lr

08008574 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008574:	b480      	push	{r7}
 8008576:	b083      	sub	sp, #12
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800857c:	bf00      	nop
 800857e:	370c      	adds	r7, #12
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d101      	bne.n	800859a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e040      	b.n	800861c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d106      	bne.n	80085b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f7fb f88c 	bl	80036c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2224      	movs	r2, #36	; 0x24
 80085b4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f022 0201 	bic.w	r2, r2, #1
 80085c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 fa1a 	bl	8008a00 <UART_SetConfig>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d101      	bne.n	80085d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80085d2:	2301      	movs	r3, #1
 80085d4:	e022      	b.n	800861c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d002      	beq.n	80085e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 fc28 	bl	8008e34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	685a      	ldr	r2, [r3, #4]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	689a      	ldr	r2, [r3, #8]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008602:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f042 0201 	orr.w	r2, r2, #1
 8008612:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008614:	6878      	ldr	r0, [r7, #4]
 8008616:	f000 fcaf 	bl	8008f78 <UART_CheckIdleState>
 800861a:	4603      	mov	r3, r0
}
 800861c:	4618      	mov	r0, r3
 800861e:	3708      	adds	r7, #8
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b08a      	sub	sp, #40	; 0x28
 8008628:	af02      	add	r7, sp, #8
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	603b      	str	r3, [r7, #0]
 8008630:	4613      	mov	r3, r2
 8008632:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008638:	2b20      	cmp	r3, #32
 800863a:	f040 8081 	bne.w	8008740 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d002      	beq.n	800864a <HAL_UART_Transmit+0x26>
 8008644:	88fb      	ldrh	r3, [r7, #6]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d101      	bne.n	800864e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	e079      	b.n	8008742 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008654:	2b01      	cmp	r3, #1
 8008656:	d101      	bne.n	800865c <HAL_UART_Transmit+0x38>
 8008658:	2302      	movs	r3, #2
 800865a:	e072      	b.n	8008742 <HAL_UART_Transmit+0x11e>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	2221      	movs	r2, #33	; 0x21
 800866e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008670:	f7fb f970 	bl	8003954 <HAL_GetTick>
 8008674:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	88fa      	ldrh	r2, [r7, #6]
 800867a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	88fa      	ldrh	r2, [r7, #6]
 8008682:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	689b      	ldr	r3, [r3, #8]
 800868a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800868e:	d108      	bne.n	80086a2 <HAL_UART_Transmit+0x7e>
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	691b      	ldr	r3, [r3, #16]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d104      	bne.n	80086a2 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8008698:	2300      	movs	r3, #0
 800869a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	61bb      	str	r3, [r7, #24]
 80086a0:	e003      	b.n	80086aa <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80086a6:	2300      	movs	r3, #0
 80086a8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80086aa:	e02d      	b.n	8008708 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	9300      	str	r3, [sp, #0]
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	2200      	movs	r2, #0
 80086b4:	2180      	movs	r1, #128	; 0x80
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f000 fca3 	bl	8009002 <UART_WaitOnFlagUntilTimeout>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d001      	beq.n	80086c6 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80086c2:	2303      	movs	r3, #3
 80086c4:	e03d      	b.n	8008742 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d10b      	bne.n	80086e4 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086cc:	69bb      	ldr	r3, [r7, #24]
 80086ce:	881a      	ldrh	r2, [r3, #0]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086d8:	b292      	uxth	r2, r2
 80086da:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80086dc:	69bb      	ldr	r3, [r7, #24]
 80086de:	3302      	adds	r3, #2
 80086e0:	61bb      	str	r3, [r7, #24]
 80086e2:	e008      	b.n	80086f6 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	781a      	ldrb	r2, [r3, #0]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	b292      	uxth	r2, r2
 80086ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80086f0:	69fb      	ldr	r3, [r7, #28]
 80086f2:	3301      	adds	r3, #1
 80086f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	3b01      	subs	r3, #1
 8008700:	b29a      	uxth	r2, r3
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800870e:	b29b      	uxth	r3, r3
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1cb      	bne.n	80086ac <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	9300      	str	r3, [sp, #0]
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	2200      	movs	r2, #0
 800871c:	2140      	movs	r1, #64	; 0x40
 800871e:	68f8      	ldr	r0, [r7, #12]
 8008720:	f000 fc6f 	bl	8009002 <UART_WaitOnFlagUntilTimeout>
 8008724:	4603      	mov	r3, r0
 8008726:	2b00      	cmp	r3, #0
 8008728:	d001      	beq.n	800872e <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 800872a:	2303      	movs	r3, #3
 800872c:	e009      	b.n	8008742 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2220      	movs	r2, #32
 8008732:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	2200      	movs	r2, #0
 8008738:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800873c:	2300      	movs	r3, #0
 800873e:	e000      	b.n	8008742 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8008740:	2302      	movs	r3, #2
  }
}
 8008742:	4618      	mov	r0, r3
 8008744:	3720      	adds	r7, #32
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
	...

0800874c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b088      	sub	sp, #32
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	69db      	ldr	r3, [r3, #28]
 800875a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	689b      	ldr	r3, [r3, #8]
 800876a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800876c:	69fa      	ldr	r2, [r7, #28]
 800876e:	f640 030f 	movw	r3, #2063	; 0x80f
 8008772:	4013      	ands	r3, r2
 8008774:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d113      	bne.n	80087a4 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	f003 0320 	and.w	r3, r3, #32
 8008782:	2b00      	cmp	r3, #0
 8008784:	d00e      	beq.n	80087a4 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008786:	69bb      	ldr	r3, [r7, #24]
 8008788:	f003 0320 	and.w	r3, r3, #32
 800878c:	2b00      	cmp	r3, #0
 800878e:	d009      	beq.n	80087a4 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 8114 	beq.w	80089c2 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	4798      	blx	r3
      }
      return;
 80087a2:	e10e      	b.n	80089c2 <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	f000 80d6 	beq.w	8008958 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	f003 0301 	and.w	r3, r3, #1
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d105      	bne.n	80087c2 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80087b6:	69bb      	ldr	r3, [r7, #24]
 80087b8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f000 80cb 	beq.w	8008958 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80087c2:	69fb      	ldr	r3, [r7, #28]
 80087c4:	f003 0301 	and.w	r3, r3, #1
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d00e      	beq.n	80087ea <HAL_UART_IRQHandler+0x9e>
 80087cc:	69bb      	ldr	r3, [r7, #24]
 80087ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d009      	beq.n	80087ea <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2201      	movs	r2, #1
 80087dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80087e2:	f043 0201 	orr.w	r2, r3, #1
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087ea:	69fb      	ldr	r3, [r7, #28]
 80087ec:	f003 0302 	and.w	r3, r3, #2
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d00e      	beq.n	8008812 <HAL_UART_IRQHandler+0xc6>
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	f003 0301 	and.w	r3, r3, #1
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d009      	beq.n	8008812 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2202      	movs	r2, #2
 8008804:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800880a:	f043 0204 	orr.w	r2, r3, #4
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	f003 0304 	and.w	r3, r3, #4
 8008818:	2b00      	cmp	r3, #0
 800881a:	d00e      	beq.n	800883a <HAL_UART_IRQHandler+0xee>
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	f003 0301 	and.w	r3, r3, #1
 8008822:	2b00      	cmp	r3, #0
 8008824:	d009      	beq.n	800883a <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	2204      	movs	r2, #4
 800882c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008832:	f043 0202 	orr.w	r2, r3, #2
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800883a:	69fb      	ldr	r3, [r7, #28]
 800883c:	f003 0308 	and.w	r3, r3, #8
 8008840:	2b00      	cmp	r3, #0
 8008842:	d013      	beq.n	800886c <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008844:	69bb      	ldr	r3, [r7, #24]
 8008846:	f003 0320 	and.w	r3, r3, #32
 800884a:	2b00      	cmp	r3, #0
 800884c:	d104      	bne.n	8008858 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008854:	2b00      	cmp	r3, #0
 8008856:	d009      	beq.n	800886c <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	2208      	movs	r2, #8
 800885e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008864:	f043 0208 	orr.w	r2, r3, #8
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800886c:	69fb      	ldr	r3, [r7, #28]
 800886e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00f      	beq.n	8008896 <HAL_UART_IRQHandler+0x14a>
 8008876:	69bb      	ldr	r3, [r7, #24]
 8008878:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800887c:	2b00      	cmp	r3, #0
 800887e:	d00a      	beq.n	8008896 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008888:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800888e:	f043 0220 	orr.w	r2, r3, #32
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800889a:	2b00      	cmp	r3, #0
 800889c:	f000 8093 	beq.w	80089c6 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80088a0:	69fb      	ldr	r3, [r7, #28]
 80088a2:	f003 0320 	and.w	r3, r3, #32
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d00c      	beq.n	80088c4 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	f003 0320 	and.w	r3, r3, #32
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d007      	beq.n	80088c4 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d003      	beq.n	80088c4 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80088c8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d4:	2b40      	cmp	r3, #64	; 0x40
 80088d6:	d004      	beq.n	80088e2 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d031      	beq.n	8008946 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f000 fc08 	bl	80090f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088f2:	2b40      	cmp	r3, #64	; 0x40
 80088f4:	d123      	bne.n	800893e <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	689a      	ldr	r2, [r3, #8]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008904:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800890a:	2b00      	cmp	r3, #0
 800890c:	d013      	beq.n	8008936 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008912:	4a30      	ldr	r2, [pc, #192]	; (80089d4 <HAL_UART_IRQHandler+0x288>)
 8008914:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800891a:	4618      	mov	r0, r3
 800891c:	f7fb f959 	bl	8003bd2 <HAL_DMA_Abort_IT>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d016      	beq.n	8008954 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800892a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008930:	4610      	mov	r0, r2
 8008932:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008934:	e00e      	b.n	8008954 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f000 f858 	bl	80089ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800893c:	e00a      	b.n	8008954 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 f854 	bl	80089ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008944:	e006      	b.n	8008954 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 f850 	bl	80089ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2200      	movs	r2, #0
 8008950:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008952:	e038      	b.n	80089c6 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008954:	bf00      	nop
    return;
 8008956:	e036      	b.n	80089c6 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800895e:	2b00      	cmp	r3, #0
 8008960:	d00d      	beq.n	800897e <HAL_UART_IRQHandler+0x232>
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008968:	2b00      	cmp	r3, #0
 800896a:	d008      	beq.n	800897e <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008974:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 fc0d 	bl	8009196 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800897c:	e026      	b.n	80089cc <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800897e:	69fb      	ldr	r3, [r7, #28]
 8008980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008984:	2b00      	cmp	r3, #0
 8008986:	d00d      	beq.n	80089a4 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008988:	69bb      	ldr	r3, [r7, #24]
 800898a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800898e:	2b00      	cmp	r3, #0
 8008990:	d008      	beq.n	80089a4 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008996:	2b00      	cmp	r3, #0
 8008998:	d017      	beq.n	80089ca <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	4798      	blx	r3
    }
    return;
 80089a2:	e012      	b.n	80089ca <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d00e      	beq.n	80089cc <HAL_UART_IRQHandler+0x280>
 80089ae:	69bb      	ldr	r3, [r7, #24]
 80089b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d009      	beq.n	80089cc <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 fbd3 	bl	8009164 <UART_EndTransmit_IT>
    return;
 80089be:	bf00      	nop
 80089c0:	e004      	b.n	80089cc <HAL_UART_IRQHandler+0x280>
      return;
 80089c2:	bf00      	nop
 80089c4:	e002      	b.n	80089cc <HAL_UART_IRQHandler+0x280>
    return;
 80089c6:	bf00      	nop
 80089c8:	e000      	b.n	80089cc <HAL_UART_IRQHandler+0x280>
    return;
 80089ca:	bf00      	nop
  }

}
 80089cc:	3720      	adds	r7, #32
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	08009139 	.word	0x08009139

080089d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80089d8:	b480      	push	{r7}
 80089da:	b083      	sub	sp, #12
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr

080089ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80089f4:	bf00      	nop
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b088      	sub	sp, #32
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	689a      	ldr	r2, [r3, #8]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	691b      	ldr	r3, [r3, #16]
 8008a18:	431a      	orrs	r2, r3
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	695b      	ldr	r3, [r3, #20]
 8008a1e:	431a      	orrs	r2, r3
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	69db      	ldr	r3, [r3, #28]
 8008a24:	4313      	orrs	r3, r2
 8008a26:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008a32:	f023 030c 	bic.w	r3, r3, #12
 8008a36:	687a      	ldr	r2, [r7, #4]
 8008a38:	6812      	ldr	r2, [r2, #0]
 8008a3a:	6939      	ldr	r1, [r7, #16]
 8008a3c:	430b      	orrs	r3, r1
 8008a3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	68da      	ldr	r2, [r3, #12]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	430a      	orrs	r2, r1
 8008a54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	699b      	ldr	r3, [r3, #24]
 8008a5a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6a1b      	ldr	r3, [r3, #32]
 8008a60:	693a      	ldr	r2, [r7, #16]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	689b      	ldr	r3, [r3, #8]
 8008a6c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	693a      	ldr	r2, [r7, #16]
 8008a76:	430a      	orrs	r2, r1
 8008a78:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4aa9      	ldr	r2, [pc, #676]	; (8008d24 <UART_SetConfig+0x324>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d121      	bne.n	8008ac8 <UART_SetConfig+0xc8>
 8008a84:	4ba8      	ldr	r3, [pc, #672]	; (8008d28 <UART_SetConfig+0x328>)
 8008a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a88:	f003 0303 	and.w	r3, r3, #3
 8008a8c:	2b03      	cmp	r3, #3
 8008a8e:	d817      	bhi.n	8008ac0 <UART_SetConfig+0xc0>
 8008a90:	a201      	add	r2, pc, #4	; (adr r2, 8008a98 <UART_SetConfig+0x98>)
 8008a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a96:	bf00      	nop
 8008a98:	08008aa9 	.word	0x08008aa9
 8008a9c:	08008ab5 	.word	0x08008ab5
 8008aa0:	08008abb 	.word	0x08008abb
 8008aa4:	08008aaf 	.word	0x08008aaf
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	77fb      	strb	r3, [r7, #31]
 8008aac:	e0b2      	b.n	8008c14 <UART_SetConfig+0x214>
 8008aae:	2302      	movs	r3, #2
 8008ab0:	77fb      	strb	r3, [r7, #31]
 8008ab2:	e0af      	b.n	8008c14 <UART_SetConfig+0x214>
 8008ab4:	2304      	movs	r3, #4
 8008ab6:	77fb      	strb	r3, [r7, #31]
 8008ab8:	e0ac      	b.n	8008c14 <UART_SetConfig+0x214>
 8008aba:	2308      	movs	r3, #8
 8008abc:	77fb      	strb	r3, [r7, #31]
 8008abe:	e0a9      	b.n	8008c14 <UART_SetConfig+0x214>
 8008ac0:	2310      	movs	r3, #16
 8008ac2:	77fb      	strb	r3, [r7, #31]
 8008ac4:	bf00      	nop
 8008ac6:	e0a5      	b.n	8008c14 <UART_SetConfig+0x214>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a97      	ldr	r2, [pc, #604]	; (8008d2c <UART_SetConfig+0x32c>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d123      	bne.n	8008b1a <UART_SetConfig+0x11a>
 8008ad2:	4b95      	ldr	r3, [pc, #596]	; (8008d28 <UART_SetConfig+0x328>)
 8008ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ad6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008ada:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ade:	d012      	beq.n	8008b06 <UART_SetConfig+0x106>
 8008ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ae4:	d802      	bhi.n	8008aec <UART_SetConfig+0xec>
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d007      	beq.n	8008afa <UART_SetConfig+0xfa>
 8008aea:	e012      	b.n	8008b12 <UART_SetConfig+0x112>
 8008aec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008af0:	d00c      	beq.n	8008b0c <UART_SetConfig+0x10c>
 8008af2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008af6:	d003      	beq.n	8008b00 <UART_SetConfig+0x100>
 8008af8:	e00b      	b.n	8008b12 <UART_SetConfig+0x112>
 8008afa:	2300      	movs	r3, #0
 8008afc:	77fb      	strb	r3, [r7, #31]
 8008afe:	e089      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b00:	2302      	movs	r3, #2
 8008b02:	77fb      	strb	r3, [r7, #31]
 8008b04:	e086      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b06:	2304      	movs	r3, #4
 8008b08:	77fb      	strb	r3, [r7, #31]
 8008b0a:	e083      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b0c:	2308      	movs	r3, #8
 8008b0e:	77fb      	strb	r3, [r7, #31]
 8008b10:	e080      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b12:	2310      	movs	r3, #16
 8008b14:	77fb      	strb	r3, [r7, #31]
 8008b16:	bf00      	nop
 8008b18:	e07c      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a84      	ldr	r2, [pc, #528]	; (8008d30 <UART_SetConfig+0x330>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d123      	bne.n	8008b6c <UART_SetConfig+0x16c>
 8008b24:	4b80      	ldr	r3, [pc, #512]	; (8008d28 <UART_SetConfig+0x328>)
 8008b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b28:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008b2c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008b30:	d012      	beq.n	8008b58 <UART_SetConfig+0x158>
 8008b32:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008b36:	d802      	bhi.n	8008b3e <UART_SetConfig+0x13e>
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d007      	beq.n	8008b4c <UART_SetConfig+0x14c>
 8008b3c:	e012      	b.n	8008b64 <UART_SetConfig+0x164>
 8008b3e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008b42:	d00c      	beq.n	8008b5e <UART_SetConfig+0x15e>
 8008b44:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008b48:	d003      	beq.n	8008b52 <UART_SetConfig+0x152>
 8008b4a:	e00b      	b.n	8008b64 <UART_SetConfig+0x164>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	77fb      	strb	r3, [r7, #31]
 8008b50:	e060      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b52:	2302      	movs	r3, #2
 8008b54:	77fb      	strb	r3, [r7, #31]
 8008b56:	e05d      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b58:	2304      	movs	r3, #4
 8008b5a:	77fb      	strb	r3, [r7, #31]
 8008b5c:	e05a      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b5e:	2308      	movs	r3, #8
 8008b60:	77fb      	strb	r3, [r7, #31]
 8008b62:	e057      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b64:	2310      	movs	r3, #16
 8008b66:	77fb      	strb	r3, [r7, #31]
 8008b68:	bf00      	nop
 8008b6a:	e053      	b.n	8008c14 <UART_SetConfig+0x214>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a70      	ldr	r2, [pc, #448]	; (8008d34 <UART_SetConfig+0x334>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d123      	bne.n	8008bbe <UART_SetConfig+0x1be>
 8008b76:	4b6c      	ldr	r3, [pc, #432]	; (8008d28 <UART_SetConfig+0x328>)
 8008b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b7a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008b7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b82:	d012      	beq.n	8008baa <UART_SetConfig+0x1aa>
 8008b84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b88:	d802      	bhi.n	8008b90 <UART_SetConfig+0x190>
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d007      	beq.n	8008b9e <UART_SetConfig+0x19e>
 8008b8e:	e012      	b.n	8008bb6 <UART_SetConfig+0x1b6>
 8008b90:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008b94:	d00c      	beq.n	8008bb0 <UART_SetConfig+0x1b0>
 8008b96:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008b9a:	d003      	beq.n	8008ba4 <UART_SetConfig+0x1a4>
 8008b9c:	e00b      	b.n	8008bb6 <UART_SetConfig+0x1b6>
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	77fb      	strb	r3, [r7, #31]
 8008ba2:	e037      	b.n	8008c14 <UART_SetConfig+0x214>
 8008ba4:	2302      	movs	r3, #2
 8008ba6:	77fb      	strb	r3, [r7, #31]
 8008ba8:	e034      	b.n	8008c14 <UART_SetConfig+0x214>
 8008baa:	2304      	movs	r3, #4
 8008bac:	77fb      	strb	r3, [r7, #31]
 8008bae:	e031      	b.n	8008c14 <UART_SetConfig+0x214>
 8008bb0:	2308      	movs	r3, #8
 8008bb2:	77fb      	strb	r3, [r7, #31]
 8008bb4:	e02e      	b.n	8008c14 <UART_SetConfig+0x214>
 8008bb6:	2310      	movs	r3, #16
 8008bb8:	77fb      	strb	r3, [r7, #31]
 8008bba:	bf00      	nop
 8008bbc:	e02a      	b.n	8008c14 <UART_SetConfig+0x214>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a5d      	ldr	r2, [pc, #372]	; (8008d38 <UART_SetConfig+0x338>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d123      	bne.n	8008c10 <UART_SetConfig+0x210>
 8008bc8:	4b57      	ldr	r3, [pc, #348]	; (8008d28 <UART_SetConfig+0x328>)
 8008bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bcc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008bd0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008bd4:	d012      	beq.n	8008bfc <UART_SetConfig+0x1fc>
 8008bd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008bda:	d802      	bhi.n	8008be2 <UART_SetConfig+0x1e2>
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d007      	beq.n	8008bf0 <UART_SetConfig+0x1f0>
 8008be0:	e012      	b.n	8008c08 <UART_SetConfig+0x208>
 8008be2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008be6:	d00c      	beq.n	8008c02 <UART_SetConfig+0x202>
 8008be8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008bec:	d003      	beq.n	8008bf6 <UART_SetConfig+0x1f6>
 8008bee:	e00b      	b.n	8008c08 <UART_SetConfig+0x208>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	77fb      	strb	r3, [r7, #31]
 8008bf4:	e00e      	b.n	8008c14 <UART_SetConfig+0x214>
 8008bf6:	2302      	movs	r3, #2
 8008bf8:	77fb      	strb	r3, [r7, #31]
 8008bfa:	e00b      	b.n	8008c14 <UART_SetConfig+0x214>
 8008bfc:	2304      	movs	r3, #4
 8008bfe:	77fb      	strb	r3, [r7, #31]
 8008c00:	e008      	b.n	8008c14 <UART_SetConfig+0x214>
 8008c02:	2308      	movs	r3, #8
 8008c04:	77fb      	strb	r3, [r7, #31]
 8008c06:	e005      	b.n	8008c14 <UART_SetConfig+0x214>
 8008c08:	2310      	movs	r3, #16
 8008c0a:	77fb      	strb	r3, [r7, #31]
 8008c0c:	bf00      	nop
 8008c0e:	e001      	b.n	8008c14 <UART_SetConfig+0x214>
 8008c10:	2310      	movs	r3, #16
 8008c12:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	69db      	ldr	r3, [r3, #28]
 8008c18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c1c:	f040 808e 	bne.w	8008d3c <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8008c20:	7ffb      	ldrb	r3, [r7, #31]
 8008c22:	2b08      	cmp	r3, #8
 8008c24:	d85e      	bhi.n	8008ce4 <UART_SetConfig+0x2e4>
 8008c26:	a201      	add	r2, pc, #4	; (adr r2, 8008c2c <UART_SetConfig+0x22c>)
 8008c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c2c:	08008c51 	.word	0x08008c51
 8008c30:	08008c71 	.word	0x08008c71
 8008c34:	08008c91 	.word	0x08008c91
 8008c38:	08008ce5 	.word	0x08008ce5
 8008c3c:	08008cad 	.word	0x08008cad
 8008c40:	08008ce5 	.word	0x08008ce5
 8008c44:	08008ce5 	.word	0x08008ce5
 8008c48:	08008ce5 	.word	0x08008ce5
 8008c4c:	08008ccd 	.word	0x08008ccd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c50:	f7fd ff08 	bl	8006a64 <HAL_RCC_GetPCLK1Freq>
 8008c54:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	005a      	lsls	r2, r3, #1
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	685b      	ldr	r3, [r3, #4]
 8008c5e:	085b      	lsrs	r3, r3, #1
 8008c60:	441a      	add	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	61bb      	str	r3, [r7, #24]
        break;
 8008c6e:	e03c      	b.n	8008cea <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c70:	f7fd ff1a 	bl	8006aa8 <HAL_RCC_GetPCLK2Freq>
 8008c74:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	005a      	lsls	r2, r3, #1
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	085b      	lsrs	r3, r3, #1
 8008c80:	441a      	add	r2, r3
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	61bb      	str	r3, [r7, #24]
        break;
 8008c8e:	e02c      	b.n	8008cea <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	085b      	lsrs	r3, r3, #1
 8008c96:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8008c9a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8008c9e:	687a      	ldr	r2, [r7, #4]
 8008ca0:	6852      	ldr	r2, [r2, #4]
 8008ca2:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	61bb      	str	r3, [r7, #24]
        break;
 8008caa:	e01e      	b.n	8008cea <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008cac:	f7fd fe64 	bl	8006978 <HAL_RCC_GetSysClockFreq>
 8008cb0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	005a      	lsls	r2, r3, #1
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	085b      	lsrs	r3, r3, #1
 8008cbc:	441a      	add	r2, r3
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	61bb      	str	r3, [r7, #24]
        break;
 8008cca:	e00e      	b.n	8008cea <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	085b      	lsrs	r3, r3, #1
 8008cd2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	685b      	ldr	r3, [r3, #4]
 8008cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cde:	b29b      	uxth	r3, r3
 8008ce0:	61bb      	str	r3, [r7, #24]
        break;
 8008ce2:	e002      	b.n	8008cea <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	75fb      	strb	r3, [r7, #23]
        break;
 8008ce8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008cea:	69bb      	ldr	r3, [r7, #24]
 8008cec:	2b0f      	cmp	r3, #15
 8008cee:	d916      	bls.n	8008d1e <UART_SetConfig+0x31e>
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cf6:	d212      	bcs.n	8008d1e <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	f023 030f 	bic.w	r3, r3, #15
 8008d00:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008d02:	69bb      	ldr	r3, [r7, #24]
 8008d04:	085b      	lsrs	r3, r3, #1
 8008d06:	b29b      	uxth	r3, r3
 8008d08:	f003 0307 	and.w	r3, r3, #7
 8008d0c:	b29a      	uxth	r2, r3
 8008d0e:	897b      	ldrh	r3, [r7, #10]
 8008d10:	4313      	orrs	r3, r2
 8008d12:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	897a      	ldrh	r2, [r7, #10]
 8008d1a:	60da      	str	r2, [r3, #12]
 8008d1c:	e07e      	b.n	8008e1c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8008d1e:	2301      	movs	r3, #1
 8008d20:	75fb      	strb	r3, [r7, #23]
 8008d22:	e07b      	b.n	8008e1c <UART_SetConfig+0x41c>
 8008d24:	40013800 	.word	0x40013800
 8008d28:	40021000 	.word	0x40021000
 8008d2c:	40004400 	.word	0x40004400
 8008d30:	40004800 	.word	0x40004800
 8008d34:	40004c00 	.word	0x40004c00
 8008d38:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 8008d3c:	7ffb      	ldrb	r3, [r7, #31]
 8008d3e:	2b08      	cmp	r3, #8
 8008d40:	d85b      	bhi.n	8008dfa <UART_SetConfig+0x3fa>
 8008d42:	a201      	add	r2, pc, #4	; (adr r2, 8008d48 <UART_SetConfig+0x348>)
 8008d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d48:	08008d6d 	.word	0x08008d6d
 8008d4c:	08008d8b 	.word	0x08008d8b
 8008d50:	08008da9 	.word	0x08008da9
 8008d54:	08008dfb 	.word	0x08008dfb
 8008d58:	08008dc5 	.word	0x08008dc5
 8008d5c:	08008dfb 	.word	0x08008dfb
 8008d60:	08008dfb 	.word	0x08008dfb
 8008d64:	08008dfb 	.word	0x08008dfb
 8008d68:	08008de3 	.word	0x08008de3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d6c:	f7fd fe7a 	bl	8006a64 <HAL_RCC_GetPCLK1Freq>
 8008d70:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	085a      	lsrs	r2, r3, #1
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	441a      	add	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d84:	b29b      	uxth	r3, r3
 8008d86:	61bb      	str	r3, [r7, #24]
        break;
 8008d88:	e03a      	b.n	8008e00 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d8a:	f7fd fe8d 	bl	8006aa8 <HAL_RCC_GetPCLK2Freq>
 8008d8e:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	685b      	ldr	r3, [r3, #4]
 8008d94:	085a      	lsrs	r2, r3, #1
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	441a      	add	r2, r3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	685b      	ldr	r3, [r3, #4]
 8008d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	61bb      	str	r3, [r7, #24]
        break;
 8008da6:	e02b      	b.n	8008e00 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	685b      	ldr	r3, [r3, #4]
 8008dac:	085b      	lsrs	r3, r3, #1
 8008dae:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8008db2:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	6852      	ldr	r2, [r2, #4]
 8008dba:	fbb3 f3f2 	udiv	r3, r3, r2
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	61bb      	str	r3, [r7, #24]
        break;
 8008dc2:	e01d      	b.n	8008e00 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dc4:	f7fd fdd8 	bl	8006978 <HAL_RCC_GetSysClockFreq>
 8008dc8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	085a      	lsrs	r2, r3, #1
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	441a      	add	r2, r3
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	61bb      	str	r3, [r7, #24]
        break;
 8008de0:	e00e      	b.n	8008e00 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	685b      	ldr	r3, [r3, #4]
 8008de6:	085b      	lsrs	r3, r3, #1
 8008de8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	685b      	ldr	r3, [r3, #4]
 8008df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008df4:	b29b      	uxth	r3, r3
 8008df6:	61bb      	str	r3, [r7, #24]
        break;
 8008df8:	e002      	b.n	8008e00 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	75fb      	strb	r3, [r7, #23]
        break;
 8008dfe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e00:	69bb      	ldr	r3, [r7, #24]
 8008e02:	2b0f      	cmp	r3, #15
 8008e04:	d908      	bls.n	8008e18 <UART_SetConfig+0x418>
 8008e06:	69bb      	ldr	r3, [r7, #24]
 8008e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e0c:	d204      	bcs.n	8008e18 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	69ba      	ldr	r2, [r7, #24]
 8008e14:	60da      	str	r2, [r3, #12]
 8008e16:	e001      	b.n	8008e1c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2200      	movs	r2, #0
 8008e26:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3720      	adds	r7, #32
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
 8008e32:	bf00      	nop

08008e34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e40:	f003 0301 	and.w	r3, r3, #1
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d00a      	beq.n	8008e5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	685b      	ldr	r3, [r3, #4]
 8008e4e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	430a      	orrs	r2, r1
 8008e5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e62:	f003 0302 	and.w	r3, r3, #2
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d00a      	beq.n	8008e80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	430a      	orrs	r2, r1
 8008e7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e84:	f003 0304 	and.w	r3, r3, #4
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d00a      	beq.n	8008ea2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	430a      	orrs	r2, r1
 8008ea0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ea6:	f003 0308 	and.w	r3, r3, #8
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d00a      	beq.n	8008ec4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	685b      	ldr	r3, [r3, #4]
 8008eb4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	430a      	orrs	r2, r1
 8008ec2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ec8:	f003 0310 	and.w	r3, r3, #16
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d00a      	beq.n	8008ee6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	689b      	ldr	r3, [r3, #8]
 8008ed6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	430a      	orrs	r2, r1
 8008ee4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eea:	f003 0320 	and.w	r3, r3, #32
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d00a      	beq.n	8008f08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	689b      	ldr	r3, [r3, #8]
 8008ef8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	430a      	orrs	r2, r1
 8008f06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d01a      	beq.n	8008f4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	685b      	ldr	r3, [r3, #4]
 8008f1a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	430a      	orrs	r2, r1
 8008f28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008f32:	d10a      	bne.n	8008f4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	430a      	orrs	r2, r1
 8008f48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d00a      	beq.n	8008f6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	430a      	orrs	r2, r1
 8008f6a:	605a      	str	r2, [r3, #4]
  }
}
 8008f6c:	bf00      	nop
 8008f6e:	370c      	adds	r7, #12
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr

08008f78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b086      	sub	sp, #24
 8008f7c:	af02      	add	r7, sp, #8
 8008f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008f86:	f7fa fce5 	bl	8003954 <HAL_GetTick>
 8008f8a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f003 0308 	and.w	r3, r3, #8
 8008f96:	2b08      	cmp	r3, #8
 8008f98:	d10e      	bne.n	8008fb8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008f9a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008f9e:	9300      	str	r3, [sp, #0]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 f82a 	bl	8009002 <UART_WaitOnFlagUntilTimeout>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d001      	beq.n	8008fb8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fb4:	2303      	movs	r3, #3
 8008fb6:	e020      	b.n	8008ffa <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f003 0304 	and.w	r3, r3, #4
 8008fc2:	2b04      	cmp	r3, #4
 8008fc4:	d10e      	bne.n	8008fe4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008fc6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008fca:	9300      	str	r3, [sp, #0]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f000 f814 	bl	8009002 <UART_WaitOnFlagUntilTimeout>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d001      	beq.n	8008fe4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008fe0:	2303      	movs	r3, #3
 8008fe2:	e00a      	b.n	8008ffa <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2220      	movs	r2, #32
 8008fe8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	2220      	movs	r2, #32
 8008fee:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008ff8:	2300      	movs	r3, #0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b084      	sub	sp, #16
 8009006:	af00      	add	r7, sp, #0
 8009008:	60f8      	str	r0, [r7, #12]
 800900a:	60b9      	str	r1, [r7, #8]
 800900c:	603b      	str	r3, [r7, #0]
 800900e:	4613      	mov	r3, r2
 8009010:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009012:	e05d      	b.n	80090d0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800901a:	d059      	beq.n	80090d0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800901c:	f7fa fc9a 	bl	8003954 <HAL_GetTick>
 8009020:	4602      	mov	r2, r0
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	1ad3      	subs	r3, r2, r3
 8009026:	69ba      	ldr	r2, [r7, #24]
 8009028:	429a      	cmp	r2, r3
 800902a:	d302      	bcc.n	8009032 <UART_WaitOnFlagUntilTimeout+0x30>
 800902c:	69bb      	ldr	r3, [r7, #24]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d11b      	bne.n	800906a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	681a      	ldr	r2, [r3, #0]
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009040:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	689a      	ldr	r2, [r3, #8]
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f022 0201 	bic.w	r2, r2, #1
 8009050:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	2220      	movs	r2, #32
 8009056:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2220      	movs	r2, #32
 800905c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2200      	movs	r2, #0
 8009062:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8009066:	2303      	movs	r3, #3
 8009068:	e042      	b.n	80090f0 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f003 0304 	and.w	r3, r3, #4
 8009074:	2b00      	cmp	r3, #0
 8009076:	d02b      	beq.n	80090d0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	69db      	ldr	r3, [r3, #28]
 800907e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009082:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009086:	d123      	bne.n	80090d0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009090:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80090a0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	689a      	ldr	r2, [r3, #8]
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f022 0201 	bic.w	r2, r2, #1
 80090b0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2220      	movs	r2, #32
 80090b6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2220      	movs	r2, #32
 80090bc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2220      	movs	r2, #32
 80090c2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 80090cc:	2303      	movs	r3, #3
 80090ce:	e00f      	b.n	80090f0 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	69da      	ldr	r2, [r3, #28]
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	4013      	ands	r3, r2
 80090da:	68ba      	ldr	r2, [r7, #8]
 80090dc:	429a      	cmp	r2, r3
 80090de:	bf0c      	ite	eq
 80090e0:	2301      	moveq	r3, #1
 80090e2:	2300      	movne	r3, #0
 80090e4:	b2db      	uxtb	r3, r3
 80090e6:	461a      	mov	r2, r3
 80090e8:	79fb      	ldrb	r3, [r7, #7]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d092      	beq.n	8009014 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80090ee:	2300      	movs	r3, #0
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3710      	adds	r7, #16
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}

080090f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b083      	sub	sp, #12
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	681a      	ldr	r2, [r3, #0]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800910e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	689a      	ldr	r2, [r3, #8]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f022 0201 	bic.w	r2, r2, #1
 800911e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2220      	movs	r2, #32
 8009124:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2200      	movs	r2, #0
 800912a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800912c:	bf00      	nop
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b084      	sub	sp, #16
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009144:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2200      	movs	r2, #0
 800914a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	2200      	movs	r2, #0
 8009152:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009156:	68f8      	ldr	r0, [r7, #12]
 8009158:	f7ff fc48 	bl	80089ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800915c:	bf00      	nop
 800915e:	3710      	adds	r7, #16
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b082      	sub	sp, #8
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800917a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2220      	movs	r2, #32
 8009180:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2200      	movs	r2, #0
 8009186:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f7ff fc25 	bl	80089d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800918e:	bf00      	nop
 8009190:	3708      	adds	r7, #8
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}

08009196 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009196:	b480      	push	{r7}
 8009198:	b083      	sub	sp, #12
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800919e:	bf00      	nop
 80091a0:	370c      	adds	r7, #12
 80091a2:	46bd      	mov	sp, r7
 80091a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a8:	4770      	bx	lr
	...

080091ac <__libc_init_array>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	4e0d      	ldr	r6, [pc, #52]	; (80091e4 <__libc_init_array+0x38>)
 80091b0:	4c0d      	ldr	r4, [pc, #52]	; (80091e8 <__libc_init_array+0x3c>)
 80091b2:	1ba4      	subs	r4, r4, r6
 80091b4:	10a4      	asrs	r4, r4, #2
 80091b6:	2500      	movs	r5, #0
 80091b8:	42a5      	cmp	r5, r4
 80091ba:	d109      	bne.n	80091d0 <__libc_init_array+0x24>
 80091bc:	4e0b      	ldr	r6, [pc, #44]	; (80091ec <__libc_init_array+0x40>)
 80091be:	4c0c      	ldr	r4, [pc, #48]	; (80091f0 <__libc_init_array+0x44>)
 80091c0:	f000 f82c 	bl	800921c <_init>
 80091c4:	1ba4      	subs	r4, r4, r6
 80091c6:	10a4      	asrs	r4, r4, #2
 80091c8:	2500      	movs	r5, #0
 80091ca:	42a5      	cmp	r5, r4
 80091cc:	d105      	bne.n	80091da <__libc_init_array+0x2e>
 80091ce:	bd70      	pop	{r4, r5, r6, pc}
 80091d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80091d4:	4798      	blx	r3
 80091d6:	3501      	adds	r5, #1
 80091d8:	e7ee      	b.n	80091b8 <__libc_init_array+0xc>
 80091da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80091de:	4798      	blx	r3
 80091e0:	3501      	adds	r5, #1
 80091e2:	e7f2      	b.n	80091ca <__libc_init_array+0x1e>
 80091e4:	080098d0 	.word	0x080098d0
 80091e8:	080098d0 	.word	0x080098d0
 80091ec:	080098d0 	.word	0x080098d0
 80091f0:	080098d4 	.word	0x080098d4

080091f4 <memcpy>:
 80091f4:	b510      	push	{r4, lr}
 80091f6:	1e43      	subs	r3, r0, #1
 80091f8:	440a      	add	r2, r1
 80091fa:	4291      	cmp	r1, r2
 80091fc:	d100      	bne.n	8009200 <memcpy+0xc>
 80091fe:	bd10      	pop	{r4, pc}
 8009200:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009204:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009208:	e7f7      	b.n	80091fa <memcpy+0x6>

0800920a <memset>:
 800920a:	4402      	add	r2, r0
 800920c:	4603      	mov	r3, r0
 800920e:	4293      	cmp	r3, r2
 8009210:	d100      	bne.n	8009214 <memset+0xa>
 8009212:	4770      	bx	lr
 8009214:	f803 1b01 	strb.w	r1, [r3], #1
 8009218:	e7f9      	b.n	800920e <memset+0x4>
	...

0800921c <_init>:
 800921c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800921e:	bf00      	nop
 8009220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009222:	bc08      	pop	{r3}
 8009224:	469e      	mov	lr, r3
 8009226:	4770      	bx	lr

08009228 <_fini>:
 8009228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800922a:	bf00      	nop
 800922c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800922e:	bc08      	pop	{r3}
 8009230:	469e      	mov	lr, r3
 8009232:	4770      	bx	lr
