

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">lm3s_memmap.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S1968 memory map.  
<a href="#details">More...</a></p>

<p><a href="lm3s__memmap_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b03c881c009285dc481d31c08796df4"></a><!-- doxytag: member="lm3s_memmap.h::WATCHDOG_BASE" ref="a2b03c881c009285dc481d31c08796df4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a2b03c881c009285dc481d31c08796df4">WATCHDOG_BASE</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23a9099a5f8fc9c6e253c0eecb2be8db"></a><!-- doxytag: member="lm3s_memmap.h::FLASH_BASE" ref="a23a9099a5f8fc9c6e253c0eecb2be8db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05e8f3d2e5868754a7cd88614955aecc"></a><!-- doxytag: member="lm3s_memmap.h::SRAM_BASE" ref="a05e8f3d2e5868754a7cd88614955aecc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95da316067408147e6f89de0ad73ae1e"></a><!-- doxytag: member="lm3s_memmap.h::WATCHDOG0_BASE" ref="a95da316067408147e6f89de0ad73ae1e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a95da316067408147e6f89de0ad73ae1e">WATCHDOG0_BASE</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace7c9e88f049d47b71808c4d23f505fe"></a><!-- doxytag: member="lm3s_memmap.h::WATCHDOG1_BASE" ref="ace7c9e88f049d47b71808c4d23f505fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ace7c9e88f049d47b71808c4d23f505fe">WATCHDOG1_BASE</a>&#160;&#160;&#160;0x40001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c61187ea27529365f33309d4529c653"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTA_BASE" ref="a6c61187ea27529365f33309d4529c653" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a6c61187ea27529365f33309d4529c653">GPIO_PORTA_BASE</a>&#160;&#160;&#160;0x40004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a152af0727c1bf21ee82bfcc2ff03b276"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTB_BASE" ref="a152af0727c1bf21ee82bfcc2ff03b276" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a152af0727c1bf21ee82bfcc2ff03b276">GPIO_PORTB_BASE</a>&#160;&#160;&#160;0x40005000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaeb2c7c866efad0e5ba6f377b1f3e266"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTC_BASE" ref="aaeb2c7c866efad0e5ba6f377b1f3e266" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#aaeb2c7c866efad0e5ba6f377b1f3e266">GPIO_PORTC_BASE</a>&#160;&#160;&#160;0x40006000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaba786b03c51885c309f1c5057958053"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTD_BASE" ref="aaba786b03c51885c309f1c5057958053" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#aaba786b03c51885c309f1c5057958053">GPIO_PORTD_BASE</a>&#160;&#160;&#160;0x40007000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4d3af97208d1f383e6fc55b2cf22274"></a><!-- doxytag: member="lm3s_memmap.h::SSI0_BASE" ref="ad4d3af97208d1f383e6fc55b2cf22274" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ad4d3af97208d1f383e6fc55b2cf22274">SSI0_BASE</a>&#160;&#160;&#160;0x40008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d1c681e3321c27f2de198ed8ca2ce95"></a><!-- doxytag: member="lm3s_memmap.h::SSI1_BASE" ref="a1d1c681e3321c27f2de198ed8ca2ce95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a1d1c681e3321c27f2de198ed8ca2ce95">SSI1_BASE</a>&#160;&#160;&#160;0x40009000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a07348b4332ff6b88abf6092347deba"></a><!-- doxytag: member="lm3s_memmap.h::UART0_BASE" ref="a7a07348b4332ff6b88abf6092347deba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;0x4000C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a383bf0c4670c3a7fa72df80f66331a46"></a><!-- doxytag: member="lm3s_memmap.h::UART1_BASE" ref="a383bf0c4670c3a7fa72df80f66331a46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;0x4000D000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9998d643534960b684d45a60b998421"></a><!-- doxytag: member="lm3s_memmap.h::UART2_BASE" ref="ac9998d643534960b684d45a60b998421" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ac9998d643534960b684d45a60b998421">UART2_BASE</a>&#160;&#160;&#160;0x4000E000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25963ee970e1900fdd748dde0f2ca196"></a><!-- doxytag: member="lm3s_memmap.h::I2C0_MASTER_BASE" ref="a25963ee970e1900fdd748dde0f2ca196" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a25963ee970e1900fdd748dde0f2ca196">I2C0_MASTER_BASE</a>&#160;&#160;&#160;0x40020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d347b929eb09747efb71b3b8161e495"></a><!-- doxytag: member="lm3s_memmap.h::I2C0_SLAVE_BASE" ref="a3d347b929eb09747efb71b3b8161e495" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a3d347b929eb09747efb71b3b8161e495">I2C0_SLAVE_BASE</a>&#160;&#160;&#160;0x40020800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace2ef20870a6ee80ff9db0de8a1c8468"></a><!-- doxytag: member="lm3s_memmap.h::I2C1_MASTER_BASE" ref="ace2ef20870a6ee80ff9db0de8a1c8468" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ace2ef20870a6ee80ff9db0de8a1c8468">I2C1_MASTER_BASE</a>&#160;&#160;&#160;0x40021000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1064acd9c29c48bedca3b7ff00688d51"></a><!-- doxytag: member="lm3s_memmap.h::I2C1_SLAVE_BASE" ref="a1064acd9c29c48bedca3b7ff00688d51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a1064acd9c29c48bedca3b7ff00688d51">I2C1_SLAVE_BASE</a>&#160;&#160;&#160;0x40021800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa291e6ea695d4c54a39a4ceb67ad7646"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTE_BASE" ref="aa291e6ea695d4c54a39a4ceb67ad7646" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#aa291e6ea695d4c54a39a4ceb67ad7646">GPIO_PORTE_BASE</a>&#160;&#160;&#160;0x40024000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b2f67242c2f03a60c1010c751360b15"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTF_BASE" ref="a0b2f67242c2f03a60c1010c751360b15" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a0b2f67242c2f03a60c1010c751360b15">GPIO_PORTF_BASE</a>&#160;&#160;&#160;0x40025000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3da734db224cf4b7c72d8b64e7ef55f"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTG_BASE" ref="ad3da734db224cf4b7c72d8b64e7ef55f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ad3da734db224cf4b7c72d8b64e7ef55f">GPIO_PORTG_BASE</a>&#160;&#160;&#160;0x40026000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35549cafe96c3229a47c994d4aec9e02"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTH_BASE" ref="a35549cafe96c3229a47c994d4aec9e02" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a35549cafe96c3229a47c994d4aec9e02">GPIO_PORTH_BASE</a>&#160;&#160;&#160;0x40027000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cf172d973c15b32c647a80557010e0c"></a><!-- doxytag: member="lm3s_memmap.h::PWM_BASE" ref="a1cf172d973c15b32c647a80557010e0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a>&#160;&#160;&#160;0x40028000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc871697a01b3cee42cea0ed1ab840cd"></a><!-- doxytag: member="lm3s_memmap.h::QEI0_BASE" ref="adc871697a01b3cee42cea0ed1ab840cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#adc871697a01b3cee42cea0ed1ab840cd">QEI0_BASE</a>&#160;&#160;&#160;0x4002C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0e16103fb45ac4705ab5a1d8935cfdd"></a><!-- doxytag: member="lm3s_memmap.h::QEI1_BASE" ref="ae0e16103fb45ac4705ab5a1d8935cfdd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ae0e16103fb45ac4705ab5a1d8935cfdd">QEI1_BASE</a>&#160;&#160;&#160;0x4002D000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a5c55fc79dee34c91502b0503404375"></a><!-- doxytag: member="lm3s_memmap.h::TIMER0_BASE" ref="a7a5c55fc79dee34c91502b0503404375" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a7a5c55fc79dee34c91502b0503404375">TIMER0_BASE</a>&#160;&#160;&#160;0x40030000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a4bd01d91a70285f0bec70f4e9e88bb"></a><!-- doxytag: member="lm3s_memmap.h::TIMER1_BASE" ref="a7a4bd01d91a70285f0bec70f4e9e88bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a>&#160;&#160;&#160;0x40031000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a933376d74e94dae8f42e17c09bd91faa"></a><!-- doxytag: member="lm3s_memmap.h::TIMER2_BASE" ref="a933376d74e94dae8f42e17c09bd91faa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a933376d74e94dae8f42e17c09bd91faa">TIMER2_BASE</a>&#160;&#160;&#160;0x40032000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bcbc0fe8296511a1a9d12caff242819"></a><!-- doxytag: member="lm3s_memmap.h::TIMER3_BASE" ref="a2bcbc0fe8296511a1a9d12caff242819" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a2bcbc0fe8296511a1a9d12caff242819">TIMER3_BASE</a>&#160;&#160;&#160;0x40033000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0aa6c0c068af7a61c770bc6d4322d63e"></a><!-- doxytag: member="lm3s_memmap.h::ADC0_BASE" ref="a0aa6c0c068af7a61c770bc6d4322d63e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>&#160;&#160;&#160;0x40038000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a695c9a2f892363a1c942405c8d351b91"></a><!-- doxytag: member="lm3s_memmap.h::ADC1_BASE" ref="a695c9a2f892363a1c942405c8d351b91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;0x40039000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9f5d2999c6918e385d7a526c4f6b1d3"></a><!-- doxytag: member="lm3s_memmap.h::COMP_BASE" ref="aa9f5d2999c6918e385d7a526c4f6b1d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#aa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>&#160;&#160;&#160;0x4003C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8528b3ab6fa7b5d753d7fb2236e86f1"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTJ_BASE" ref="ab8528b3ab6fa7b5d753d7fb2236e86f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ab8528b3ab6fa7b5d753d7fb2236e86f1">GPIO_PORTJ_BASE</a>&#160;&#160;&#160;0x4003D000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af28059909d16b304a2d26930aac760fd"></a><!-- doxytag: member="lm3s_memmap.h::CAN0_BASE" ref="af28059909d16b304a2d26930aac760fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#af28059909d16b304a2d26930aac760fd">CAN0_BASE</a>&#160;&#160;&#160;0x40040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8e45ea6c032d9fce1b0516fff9d8eaa"></a><!-- doxytag: member="lm3s_memmap.h::CAN1_BASE" ref="ad8e45ea6c032d9fce1b0516fff9d8eaa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ad8e45ea6c032d9fce1b0516fff9d8eaa">CAN1_BASE</a>&#160;&#160;&#160;0x40041000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7b8267b0d439f8f3e82f86be4b9fba1"></a><!-- doxytag: member="lm3s_memmap.h::CAN2_BASE" ref="af7b8267b0d439f8f3e82f86be4b9fba1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#af7b8267b0d439f8f3e82f86be4b9fba1">CAN2_BASE</a>&#160;&#160;&#160;0x40042000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad965a7b1106ece575ed3da10c45c65cc"></a><!-- doxytag: member="lm3s_memmap.h::ETH_BASE" ref="ad965a7b1106ece575ed3da10c45c65cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a>&#160;&#160;&#160;0x40048000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab206577f21e07067cede70a3cf62cfcd"></a><!-- doxytag: member="lm3s_memmap.h::MAC_BASE" ref="ab206577f21e07067cede70a3cf62cfcd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ab206577f21e07067cede70a3cf62cfcd">MAC_BASE</a>&#160;&#160;&#160;0x40048000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa47acf4992407a85e79d911ca1055d17"></a><!-- doxytag: member="lm3s_memmap.h::USB0_BASE" ref="aa47acf4992407a85e79d911ca1055d17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#aa47acf4992407a85e79d911ca1055d17">USB0_BASE</a>&#160;&#160;&#160;0x40050000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7441a9fd88c69575185aa87244e12f85"></a><!-- doxytag: member="lm3s_memmap.h::I2S0_BASE" ref="a7441a9fd88c69575185aa87244e12f85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a7441a9fd88c69575185aa87244e12f85">I2S0_BASE</a>&#160;&#160;&#160;0x40054000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d6086e8fceaea3148367e1cdb635e5d"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTA_AHB_BASE" ref="a5d6086e8fceaea3148367e1cdb635e5d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a5d6086e8fceaea3148367e1cdb635e5d">GPIO_PORTA_AHB_BASE</a>&#160;&#160;&#160;0x40058000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cf7b7222584a8fccbea2d07fd54bbfd"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTB_AHB_BASE" ref="a4cf7b7222584a8fccbea2d07fd54bbfd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a4cf7b7222584a8fccbea2d07fd54bbfd">GPIO_PORTB_AHB_BASE</a>&#160;&#160;&#160;0x40059000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a398383ee8bc6ca7b0484861adba74050"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTC_AHB_BASE" ref="a398383ee8bc6ca7b0484861adba74050" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a398383ee8bc6ca7b0484861adba74050">GPIO_PORTC_AHB_BASE</a>&#160;&#160;&#160;0x4005A000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada5b74e6e65ef5b6fe6751be1e926a97"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTD_AHB_BASE" ref="ada5b74e6e65ef5b6fe6751be1e926a97" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ada5b74e6e65ef5b6fe6751be1e926a97">GPIO_PORTD_AHB_BASE</a>&#160;&#160;&#160;0x4005B000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6cef786f3d9c83d4d20916e30928ab6"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTE_AHB_BASE" ref="aa6cef786f3d9c83d4d20916e30928ab6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#aa6cef786f3d9c83d4d20916e30928ab6">GPIO_PORTE_AHB_BASE</a>&#160;&#160;&#160;0x4005C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94679d9015be4b4bdc58ecc6453187af"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTF_AHB_BASE" ref="a94679d9015be4b4bdc58ecc6453187af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a94679d9015be4b4bdc58ecc6453187af">GPIO_PORTF_AHB_BASE</a>&#160;&#160;&#160;0x4005D000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f7d2dd82a6b1a6a168c7d5b9ca48bef"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTG_AHB_BASE" ref="a4f7d2dd82a6b1a6a168c7d5b9ca48bef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a4f7d2dd82a6b1a6a168c7d5b9ca48bef">GPIO_PORTG_AHB_BASE</a>&#160;&#160;&#160;0x4005E000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b39c776cd627067677b95abcc75d0d5"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTH_AHB_BASE" ref="a5b39c776cd627067677b95abcc75d0d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a5b39c776cd627067677b95abcc75d0d5">GPIO_PORTH_AHB_BASE</a>&#160;&#160;&#160;0x4005F000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b719b386e59b11d8ded06adde2fbf1e"></a><!-- doxytag: member="lm3s_memmap.h::GPIO_PORTJ_AHB_BASE" ref="a6b719b386e59b11d8ded06adde2fbf1e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a6b719b386e59b11d8ded06adde2fbf1e">GPIO_PORTJ_AHB_BASE</a>&#160;&#160;&#160;0x40060000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17519eee3f6761696196069467f68c87"></a><!-- doxytag: member="lm3s_memmap.h::EPI0_BASE" ref="a17519eee3f6761696196069467f68c87" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a17519eee3f6761696196069467f68c87">EPI0_BASE</a>&#160;&#160;&#160;0x400D0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff14de2ec5e59cbe3ea4af6bb4745ff3"></a><!-- doxytag: member="lm3s_memmap.h::HIB_BASE" ref="aff14de2ec5e59cbe3ea4af6bb4745ff3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#aff14de2ec5e59cbe3ea4af6bb4745ff3">HIB_BASE</a>&#160;&#160;&#160;0x400FC000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adde0bc58fc27b91071eb807bc302ad04"></a><!-- doxytag: member="lm3s_memmap.h::FLASH_CTRL_BASE" ref="adde0bc58fc27b91071eb807bc302ad04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#adde0bc58fc27b91071eb807bc302ad04">FLASH_CTRL_BASE</a>&#160;&#160;&#160;0x400FD000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a568834119b9aae01b7f69e8a012d3bf9"></a><!-- doxytag: member="lm3s_memmap.h::SYSCTL_BASE" ref="a568834119b9aae01b7f69e8a012d3bf9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a>&#160;&#160;&#160;0x400FE000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac42bce4556b769feee2e5603584980d8"></a><!-- doxytag: member="lm3s_memmap.h::UDMA_BASE" ref="ac42bce4556b769feee2e5603584980d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ac42bce4556b769feee2e5603584980d8">UDMA_BASE</a>&#160;&#160;&#160;0x400FF000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add76251e412a195ec0a8f47227a8359e"></a><!-- doxytag: member="lm3s_memmap.h::ITM_BASE" ref="add76251e412a195ec0a8f47227a8359e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#add76251e412a195ec0a8f47227a8359e">ITM_BASE</a>&#160;&#160;&#160;0xE0000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdab534f961bf8935eb456cb7700dcd2"></a><!-- doxytag: member="lm3s_memmap.h::DWT_BASE" ref="afdab534f961bf8935eb456cb7700dcd2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#afdab534f961bf8935eb456cb7700dcd2">DWT_BASE</a>&#160;&#160;&#160;0xE0001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1440e877246ef758651cb36c42fb9bf9"></a><!-- doxytag: member="lm3s_memmap.h::FPB_BASE" ref="a1440e877246ef758651cb36c42fb9bf9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#a1440e877246ef758651cb36c42fb9bf9">FPB_BASE</a>&#160;&#160;&#160;0xE0002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0288691785a5f868238e0468b39523d"></a><!-- doxytag: member="lm3s_memmap.h::NVIC_BASE" ref="aa0288691785a5f868238e0468b39523d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#aa0288691785a5f868238e0468b39523d">NVIC_BASE</a>&#160;&#160;&#160;0xE000E000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac31eb263a737e50fdd1425663545a14c"></a><!-- doxytag: member="lm3s_memmap.h::TPIU_BASE" ref="ac31eb263a737e50fdd1425663545a14c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__memmap_8h.html#ac31eb263a737e50fdd1425663545a14c">TPIU_BASE</a>&#160;&#160;&#160;0xE0040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the base address of the memories and peripherals. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S1968 memory map. </p>

<p>Definition in file <a class="el" href="lm3s__memmap_8h_source.html">lm3s_memmap.h</a>.</p>
</div></div>


