
ubuntu-preinstalled/last:     file format elf32-littlearm


Disassembly of section .init:

000011ac <.init>:
    11ac:	push	{r3, lr}
    11b0:	bl	1dd4 <ftello64@plt+0x828>
    11b4:	pop	{r3, pc}

Disassembly of section .plt:

000011b8 <raise@plt-0x14>:
    11b8:	push	{lr}		; (str lr, [sp, #-4]!)
    11bc:	ldr	lr, [pc, #4]	; 11c8 <raise@plt-0x4>
    11c0:	add	lr, pc, lr
    11c4:	ldr	pc, [lr, #8]!
    11c8:			; <UNDEFINED> instruction: 0x00015cb0

000011cc <raise@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #86016	; 0x15000
    11d4:	ldr	pc, [ip, #3248]!	; 0xcb0

000011d8 <gmtime_r@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #86016	; 0x15000
    11e0:	ldr	pc, [ip, #3240]!	; 0xca8

000011e4 <getpwnam@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #86016	; 0x15000
    11ec:	ldr	pc, [ip, #3232]!	; 0xca0

000011f0 <__strncat_chk@plt>:
    11f0:	add	ip, pc, #0, 12
    11f4:	add	ip, ip, #86016	; 0x15000
    11f8:	ldr	pc, [ip, #3224]!	; 0xc98

000011fc <strcmp@plt>:
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #86016	; 0x15000
    1204:	ldr	pc, [ip, #3216]!	; 0xc90

00001208 <__cxa_finalize@plt>:
    1208:	add	ip, pc, #0, 12
    120c:	add	ip, ip, #86016	; 0x15000
    1210:	ldr	pc, [ip, #3208]!	; 0xc88

00001214 <strtol@plt>:
    1214:	add	ip, pc, #0, 12
    1218:	add	ip, ip, #86016	; 0x15000
    121c:	ldr	pc, [ip, #3200]!	; 0xc80

00001220 <strcspn@plt>:
    1220:	add	ip, pc, #0, 12
    1224:	add	ip, ip, #86016	; 0x15000
    1228:	ldr	pc, [ip, #3192]!	; 0xc78

0000122c <__isoc99_fscanf@plt>:
    122c:	add	ip, pc, #0, 12
    1230:	add	ip, ip, #86016	; 0x15000
    1234:	ldr	pc, [ip, #3184]!	; 0xc70

00001238 <mktime@plt>:
    1238:	add	ip, pc, #0, 12
    123c:	add	ip, ip, #86016	; 0x15000
    1240:	ldr	pc, [ip, #3176]!	; 0xc68

00001244 <free@plt>:
    1244:	add	ip, pc, #0, 12
    1248:	add	ip, ip, #86016	; 0x15000
    124c:	ldr	pc, [ip, #3168]!	; 0xc60

00001250 <ferror@plt>:
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #86016	; 0x15000
    1258:	ldr	pc, [ip, #3160]!	; 0xc58

0000125c <strndup@plt>:
    125c:			; <UNDEFINED> instruction: 0xe7fd4778
    1260:	add	ip, pc, #0, 12
    1264:	add	ip, ip, #86016	; 0x15000
    1268:	ldr	pc, [ip, #3148]!	; 0xc4c

0000126c <clock_gettime@plt>:
    126c:	add	ip, pc, #0, 12
    1270:	add	ip, ip, #86016	; 0x15000
    1274:	ldr	pc, [ip, #3140]!	; 0xc44

00001278 <_exit@plt>:
    1278:	add	ip, pc, #0, 12
    127c:	add	ip, ip, #86016	; 0x15000
    1280:	ldr	pc, [ip, #3132]!	; 0xc3c

00001284 <memcpy@plt>:
    1284:	add	ip, pc, #0, 12
    1288:	add	ip, ip, #86016	; 0x15000
    128c:	ldr	pc, [ip, #3124]!	; 0xc34

00001290 <__strtoull_internal@plt>:
    1290:	add	ip, pc, #0, 12
    1294:	add	ip, ip, #86016	; 0x15000
    1298:	ldr	pc, [ip, #3116]!	; 0xc2c

0000129c <signal@plt>:
    129c:			; <UNDEFINED> instruction: 0xe7fd4778
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #86016	; 0x15000
    12a8:	ldr	pc, [ip, #3104]!	; 0xc20

000012ac <time@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #86016	; 0x15000
    12b4:	ldr	pc, [ip, #3096]!	; 0xc18

000012b8 <ctime@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #86016	; 0x15000
    12c0:	ldr	pc, [ip, #3088]!	; 0xc10

000012c4 <dcgettext@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #86016	; 0x15000
    12cc:	ldr	pc, [ip, #3080]!	; 0xc08

000012d0 <strdup@plt>:
    12d0:			; <UNDEFINED> instruction: 0xe7fd4778
    12d4:	add	ip, pc, #0, 12
    12d8:	add	ip, ip, #86016	; 0x15000
    12dc:	ldr	pc, [ip, #3068]!	; 0xbfc

000012e0 <__stack_chk_fail@plt>:
    12e0:	add	ip, pc, #0, 12
    12e4:	add	ip, ip, #86016	; 0x15000
    12e8:	ldr	pc, [ip, #3060]!	; 0xbf4

000012ec <strptime@plt>:
    12ec:	add	ip, pc, #0, 12
    12f0:	add	ip, ip, #86016	; 0x15000
    12f4:	ldr	pc, [ip, #3052]!	; 0xbec

000012f8 <localtime_r@plt>:
    12f8:	add	ip, pc, #0, 12
    12fc:	add	ip, ip, #86016	; 0x15000
    1300:	ldr	pc, [ip, #3044]!	; 0xbe4

00001304 <textdomain@plt>:
    1304:	add	ip, pc, #0, 12
    1308:	add	ip, ip, #86016	; 0x15000
    130c:	ldr	pc, [ip, #3036]!	; 0xbdc

00001310 <err@plt>:
    1310:	add	ip, pc, #0, 12
    1314:	add	ip, ip, #86016	; 0x15000
    1318:	ldr	pc, [ip, #3028]!	; 0xbd4

0000131c <__fxstat64@plt>:
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #86016	; 0x15000
    1324:	ldr	pc, [ip, #3020]!	; 0xbcc

00001328 <__memcpy_chk@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #86016	; 0x15000
    1330:	ldr	pc, [ip, #3012]!	; 0xbc4

00001334 <strtoll@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #86016	; 0x15000
    133c:	ldr	pc, [ip, #3004]!	; 0xbbc

00001340 <gettimeofday@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #86016	; 0x15000
    1348:	ldr	pc, [ip, #2996]!	; 0xbb4

0000134c <fread@plt>:
    134c:			; <UNDEFINED> instruction: 0xe7fd4778
    1350:	add	ip, pc, #0, 12
    1354:	add	ip, ip, #86016	; 0x15000
    1358:	ldr	pc, [ip, #2984]!	; 0xba8

0000135c <__fpending@plt>:
    135c:	add	ip, pc, #0, 12
    1360:	add	ip, ip, #86016	; 0x15000
    1364:	ldr	pc, [ip, #2976]!	; 0xba0

00001368 <sysinfo@plt>:
    1368:	add	ip, pc, #0, 12
    136c:	add	ip, ip, #86016	; 0x15000
    1370:	ldr	pc, [ip, #2968]!	; 0xb98

00001374 <malloc@plt>:
    1374:	add	ip, pc, #0, 12
    1378:	add	ip, ip, #86016	; 0x15000
    137c:	ldr	pc, [ip, #2960]!	; 0xb90

00001380 <__libc_start_main@plt>:
    1380:	add	ip, pc, #0, 12
    1384:	add	ip, ip, #86016	; 0x15000
    1388:	ldr	pc, [ip, #2952]!	; 0xb88

0000138c <strftime@plt>:
    138c:	add	ip, pc, #0, 12
    1390:	add	ip, ip, #86016	; 0x15000
    1394:	ldr	pc, [ip, #2944]!	; 0xb80

00001398 <localtime@plt>:
    1398:	add	ip, pc, #0, 12
    139c:	add	ip, ip, #86016	; 0x15000
    13a0:	ldr	pc, [ip, #2936]!	; 0xb78

000013a4 <__gmon_start__@plt>:
    13a4:	add	ip, pc, #0, 12
    13a8:	add	ip, ip, #86016	; 0x15000
    13ac:	ldr	pc, [ip, #2928]!	; 0xb70

000013b0 <getopt_long@plt>:
    13b0:	add	ip, pc, #0, 12
    13b4:	add	ip, ip, #86016	; 0x15000
    13b8:	ldr	pc, [ip, #2920]!	; 0xb68

000013bc <__ctype_b_loc@plt>:
    13bc:	add	ip, pc, #0, 12
    13c0:	add	ip, ip, #86016	; 0x15000
    13c4:	ldr	pc, [ip, #2912]!	; 0xb60

000013c8 <exit@plt>:
    13c8:	add	ip, pc, #0, 12
    13cc:	add	ip, ip, #86016	; 0x15000
    13d0:	ldr	pc, [ip, #2904]!	; 0xb58

000013d4 <strtoul@plt>:
    13d4:	add	ip, pc, #0, 12
    13d8:	add	ip, ip, #86016	; 0x15000
    13dc:	ldr	pc, [ip, #2896]!	; 0xb50

000013e0 <strlen@plt>:
    13e0:	add	ip, pc, #0, 12
    13e4:	add	ip, ip, #86016	; 0x15000
    13e8:	ldr	pc, [ip, #2888]!	; 0xb48

000013ec <strchr@plt>:
    13ec:	add	ip, pc, #0, 12
    13f0:	add	ip, ip, #86016	; 0x15000
    13f4:	ldr	pc, [ip, #2880]!	; 0xb40

000013f8 <warnx@plt>:
    13f8:	add	ip, pc, #0, 12
    13fc:	add	ip, ip, #86016	; 0x15000
    1400:	ldr	pc, [ip, #2872]!	; 0xb38

00001404 <__errno_location@plt>:
    1404:	add	ip, pc, #0, 12
    1408:	add	ip, ip, #86016	; 0x15000
    140c:	ldr	pc, [ip, #2864]!	; 0xb30

00001410 <strncasecmp@plt>:
    1410:	add	ip, pc, #0, 12
    1414:	add	ip, ip, #86016	; 0x15000
    1418:	ldr	pc, [ip, #2856]!	; 0xb28

0000141c <__sprintf_chk@plt>:
    141c:	add	ip, pc, #0, 12
    1420:	add	ip, ip, #86016	; 0x15000
    1424:	ldr	pc, [ip, #2848]!	; 0xb20

00001428 <snprintf@plt>:
    1428:	add	ip, pc, #0, 12
    142c:	add	ip, ip, #86016	; 0x15000
    1430:	ldr	pc, [ip, #2840]!	; 0xb18

00001434 <__cxa_atexit@plt>:
    1434:			; <UNDEFINED> instruction: 0xe7fd4778
    1438:	add	ip, pc, #0, 12
    143c:	add	ip, ip, #86016	; 0x15000
    1440:	ldr	pc, [ip, #2828]!	; 0xb0c

00001444 <__vasprintf_chk@plt>:
    1444:	add	ip, pc, #0, 12
    1448:	add	ip, ip, #86016	; 0x15000
    144c:	ldr	pc, [ip, #2820]!	; 0xb04

00001450 <setvbuf@plt>:
    1450:	add	ip, pc, #0, 12
    1454:	add	ip, ip, #86016	; 0x15000
    1458:	ldr	pc, [ip, #2812]!	; 0xafc

0000145c <memset@plt>:
    145c:	add	ip, pc, #0, 12
    1460:	add	ip, ip, #86016	; 0x15000
    1464:	ldr	pc, [ip, #2804]!	; 0xaf4

00001468 <__xpg_basename@plt>:
    1468:	add	ip, pc, #0, 12
    146c:	add	ip, ip, #86016	; 0x15000
    1470:	ldr	pc, [ip, #2796]!	; 0xaec

00001474 <fgetc@plt>:
    1474:	add	ip, pc, #0, 12
    1478:	add	ip, ip, #86016	; 0x15000
    147c:	ldr	pc, [ip, #2788]!	; 0xae4

00001480 <__printf_chk@plt>:
    1480:	add	ip, pc, #0, 12
    1484:	add	ip, ip, #86016	; 0x15000
    1488:	ldr	pc, [ip, #2780]!	; 0xadc

0000148c <strtod@plt>:
    148c:	add	ip, pc, #0, 12
    1490:	add	ip, ip, #86016	; 0x15000
    1494:	ldr	pc, [ip, #2772]!	; 0xad4

00001498 <fileno@plt>:
    1498:	add	ip, pc, #0, 12
    149c:	add	ip, ip, #86016	; 0x15000
    14a0:	ldr	pc, [ip, #2764]!	; 0xacc

000014a4 <__fprintf_chk@plt>:
    14a4:	add	ip, pc, #0, 12
    14a8:	add	ip, ip, #86016	; 0x15000
    14ac:	ldr	pc, [ip, #2756]!	; 0xac4

000014b0 <access@plt>:
    14b0:	add	ip, pc, #0, 12
    14b4:	add	ip, ip, #86016	; 0x15000
    14b8:	ldr	pc, [ip, #2748]!	; 0xabc

000014bc <fclose@plt>:
    14bc:	add	ip, pc, #0, 12
    14c0:	add	ip, ip, #86016	; 0x15000
    14c4:	ldr	pc, [ip, #2740]!	; 0xab4

000014c8 <fseeko64@plt>:
    14c8:	add	ip, pc, #0, 12
    14cc:	add	ip, ip, #86016	; 0x15000
    14d0:	ldr	pc, [ip, #2732]!	; 0xaac

000014d4 <__fread_chk@plt>:
    14d4:	add	ip, pc, #0, 12
    14d8:	add	ip, ip, #86016	; 0x15000
    14dc:	ldr	pc, [ip, #2724]!	; 0xaa4

000014e0 <setlocale@plt>:
    14e0:	add	ip, pc, #0, 12
    14e4:	add	ip, ip, #86016	; 0x15000
    14e8:	ldr	pc, [ip, #2716]!	; 0xa9c

000014ec <errx@plt>:
    14ec:	add	ip, pc, #0, 12
    14f0:	add	ip, ip, #86016	; 0x15000
    14f4:	ldr	pc, [ip, #2708]!	; 0xa94

000014f8 <getnameinfo@plt>:
    14f8:	add	ip, pc, #0, 12
    14fc:	add	ip, ip, #86016	; 0x15000
    1500:	ldr	pc, [ip, #2700]!	; 0xa8c

00001504 <warn@plt>:
    1504:	add	ip, pc, #0, 12
    1508:	add	ip, ip, #86016	; 0x15000
    150c:	ldr	pc, [ip, #2692]!	; 0xa84

00001510 <fputc@plt>:
    1510:	add	ip, pc, #0, 12
    1514:	add	ip, ip, #86016	; 0x15000
    1518:	ldr	pc, [ip, #2684]!	; 0xa7c

0000151c <localeconv@plt>:
    151c:	add	ip, pc, #0, 12
    1520:	add	ip, ip, #86016	; 0x15000
    1524:	ldr	pc, [ip, #2676]!	; 0xa74

00001528 <putc@plt>:
    1528:	add	ip, pc, #0, 12
    152c:	add	ip, ip, #86016	; 0x15000
    1530:	ldr	pc, [ip, #2668]!	; 0xa6c

00001534 <__strtoll_internal@plt>:
    1534:	add	ip, pc, #0, 12
    1538:	add	ip, ip, #86016	; 0x15000
    153c:	ldr	pc, [ip, #2660]!	; 0xa64

00001540 <fopen64@plt>:
    1540:	add	ip, pc, #0, 12
    1544:	add	ip, ip, #86016	; 0x15000
    1548:	ldr	pc, [ip, #2652]!	; 0xa5c

0000154c <bindtextdomain@plt>:
    154c:	add	ip, pc, #0, 12
    1550:	add	ip, ip, #86016	; 0x15000
    1554:	ldr	pc, [ip, #2644]!	; 0xa54

00001558 <__xstat64@plt>:
    1558:	add	ip, pc, #0, 12
    155c:	add	ip, ip, #86016	; 0x15000
    1560:	ldr	pc, [ip, #2636]!	; 0xa4c

00001564 <fputs@plt>:
    1564:	add	ip, pc, #0, 12
    1568:	add	ip, ip, #86016	; 0x15000
    156c:	ldr	pc, [ip, #2628]!	; 0xa44

00001570 <strncmp@plt>:
    1570:	add	ip, pc, #0, 12
    1574:	add	ip, ip, #86016	; 0x15000
    1578:	ldr	pc, [ip, #2620]!	; 0xa3c

0000157c <abort@plt>:
    157c:	add	ip, pc, #0, 12
    1580:	add	ip, ip, #86016	; 0x15000
    1584:	ldr	pc, [ip, #2612]!	; 0xa34

00001588 <__snprintf_chk@plt>:
    1588:	add	ip, pc, #0, 12
    158c:	add	ip, ip, #86016	; 0x15000
    1590:	ldr	pc, [ip, #2604]!	; 0xa2c

00001594 <strspn@plt>:
    1594:	add	ip, pc, #0, 12
    1598:	add	ip, ip, #86016	; 0x15000
    159c:	ldr	pc, [ip, #2596]!	; 0xa24

000015a0 <__assert_fail@plt>:
    15a0:	add	ip, pc, #0, 12
    15a4:	add	ip, ip, #86016	; 0x15000
    15a8:	ldr	pc, [ip, #2588]!	; 0xa1c

000015ac <ftello64@plt>:
    15ac:	add	ip, pc, #0, 12
    15b0:	add	ip, ip, #86016	; 0x15000
    15b4:	ldr	pc, [ip, #2580]!	; 0xa14

Disassembly of section .text:

000015b8 <.text>:
    15b8:	svcmi	0x00f0e92d
    15bc:	sfm	f2, 4, [sp, #-160]!	; 0xffffff60
    15c0:	strmi	r8, [r5], -r2, lsl #22
    15c4:			; <UNDEFINED> instruction: 0x76d0f8df
    15c8:			; <UNDEFINED> instruction: 0xf8df460e
    15cc:	ldrdcs	r3, [r0, -r0]
    15d0:			; <UNDEFINED> instruction: 0xf8df447f
    15d4:	addslt	r4, r7, ip, asr #13
    15d8:			; <UNDEFINED> instruction: 0x96c8f8df
    15dc:	beq	83da18 <ftello64@plt+0x83c46c>
    15e0:	ldrbtmi	r5, [ip], #-2299	; 0xfffff705
    15e4:			; <UNDEFINED> instruction: 0x46502710
    15e8:	tstls	r5, #1769472	; 0x1b0000
    15ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    15f0:	svc	0x0034f7ff
    15f4:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    15f8:	andcs	r2, r6, r0, lsl #6
    15fc:			; <UNDEFINED> instruction: 0xf04f4479
    1600:			; <UNDEFINED> instruction: 0xf04f0e04
    1604:	andcs	r0, r1, #8, 24	; 0x800
    1608:	eor	pc, r0, sp, lsl #17
    160c:			; <UNDEFINED> instruction: 0xf8cd469b
    1610:	ldrbtmi	ip, [r9], #36	; 0x24
    1614:	tstls	r4, #536870913	; 0x20000001
    1618:	adceq	r9, fp, r3, lsl r3
    161c:	movwls	r9, #18186	; 0x470a
    1620:	svc	0x005ef7ff
    1624:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    1628:			; <UNDEFINED> instruction: 0xf8df4620
    162c:	ldrbtmi	r8, [r9], #-1668	; 0xfffff97c
    1630:	svc	0x008cf7ff
    1634:			; <UNDEFINED> instruction: 0xf7ff4620
    1638:			; <UNDEFINED> instruction: 0xf8dfee66
    163c:			; <UNDEFINED> instruction: 0xf8df0678
    1640:	ldrbtmi	r4, [r8], #1656	; 0x678
    1644:			; <UNDEFINED> instruction: 0xf0034478
    1648:			; <UNDEFINED> instruction: 0xf8dffef5
    164c:			; <UNDEFINED> instruction: 0xf8cd3670
    1650:	ldrbtmi	fp, [ip], #-8
    1654:			; <UNDEFINED> instruction: 0x1668f8df
    1658:			; <UNDEFINED> instruction: 0xf8593450
    165c:	ldrbtmi	r3, [r9], #-3
    1660:	movwls	r6, #14360	; 0x3818
    1664:	stcl	7, cr15, [sl, #1020]	; 0x3fc
    1668:	mlacc	r0, sp, r8, pc	; <UNPREDICTABLE>
    166c:			; <UNDEFINED> instruction: 0xf080fab0
    1670:	vmls.i32	q8, q0, q0
    1674:			; <UNDEFINED> instruction: 0xf88d0300
    1678:	andcs	r3, r0, #32
    167c:	andls	r4, r0, #36700160	; 0x2300000
    1680:			; <UNDEFINED> instruction: 0x46424631
    1684:			; <UNDEFINED> instruction: 0xf7ff4628
    1688:	mcrrne	14, 9, lr, r2, cr4
    168c:	orrhi	pc, r9, r0
    1690:	ldcle	8, cr2, [r0, #-276]	; 0xfffffeec
    1694:			; <UNDEFINED> instruction: 0x262cf8df
    1698:	ldrbtmi	r2, [sl], #-838	; 0xfffffcba
    169c:	mlsle	r2, r8, r2, r4
    16a0:	svccc	0x0004f852
    16a4:	svclt	0x00b44298
    16a8:	mrscs	r2, (UNDEF: 17)
    16ac:	svclt	0x00082b00
    16b0:	stmdbcs	r0, {r8, sp}
    16b4:			; <UNDEFINED> instruction: 0xf1a0d1f2
    16b8:	blcs	1402380 <ftello64@plt+0x1400dd4>
    16bc:			; <UNDEFINED> instruction: 0x81b2f200
    16c0:			; <UNDEFINED> instruction: 0xf013e8df
    16c4:	umullseq	r0, r7, r7, r0
    16c8:	umullseq	r0, r7, r7, r0
    16cc:	umullseq	r0, r7, r7, r0
    16d0:	umullseq	r0, r7, r7, r0
    16d4:	umullseq	r0, r7, r7, r0
    16d8:	lsrseq	r0, r0	; <illegal shifter operand>
    16dc:	lsrseq	r0, r0	; <illegal shifter operand>
    16e0:	lsrseq	r0, r0	; <illegal shifter operand>
    16e4:	lsrseq	r0, r0	; <illegal shifter operand>
    16e8:	lsrseq	r0, r0	; <illegal shifter operand>
    16ec:	lsrseq	r0, r0	; <illegal shifter operand>
    16f0:			; <UNDEFINED> instruction: 0x01b0009e
    16f4:	lsrseq	r0, r0	; <illegal shifter operand>
    16f8:	lsrseq	r0, r0	; <illegal shifter operand>
    16fc:	lsrseq	r0, r0	; <illegal shifter operand>
    1700:	lsrseq	r0, r0	; <illegal shifter operand>
    1704:	lsrseq	r0, r0	; <illegal shifter operand>
    1708:	ldrheq	r0, [r0, r4]!
    170c:	lsrseq	r0, r0	; <illegal shifter operand>
    1710:	lsrseq	r0, r1, #1
    1714:	lsrseq	r0, r0	; <illegal shifter operand>
    1718:	lsrseq	r0, r0	; <illegal shifter operand>
    171c:	lsrseq	r0, r0	; <illegal shifter operand>
    1720:	lsrseq	r0, r0	; <illegal shifter operand>
    1724:	ldrheq	r0, [r4], #16
    1728:	lsrseq	r0, r0	; <illegal shifter operand>
    172c:	asrseq	r0, sp, #1
    1730:	ldrheq	r0, [r0, fp]!
    1734:	smulbteq	r8, r4, r1
    1738:	lsrseq	r0, r0	; <illegal shifter operand>
    173c:	lsrseq	r0, r0	; <illegal shifter operand>
    1740:	asrseq	r0, r8, r1
    1744:	asrseq	r0, r3, #2
    1748:			; <UNDEFINED> instruction: 0x012e01b0
    174c:	lslseq	r0, r9, r1
    1750:			; <UNDEFINED> instruction: 0x010c01b0
    1754:	lslseq	r0, r5, #2
    1758:	lsrseq	r0, r0	; <illegal shifter operand>
    175c:	lsrseq	r0, r0	; <illegal shifter operand>
    1760:	lsrseq	r0, r0	; <illegal shifter operand>
    1764:	blls	4c1ad8 <ftello64@plt+0x4c052c>
    1768:	andsls	fp, r3, fp, lsl #18
    176c:	addsmi	lr, r8, #42729472	; 0x28c0000
    1770:			; <UNDEFINED> instruction: 0xf8dfd0a1
    1774:	andcs	r3, r5, #84, 10	; 0x15000000
    1778:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    177c:			; <UNDEFINED> instruction: 0xf8df2000
    1780:	strcs	r5, [pc], #-1360	; 1788 <ftello64@plt+0x1dc>
    1784:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1788:			; <UNDEFINED> instruction: 0xf8df4479
    178c:	ldrbtmi	r7, [sp], #-1352	; 0xfffffab8
    1790:	strbls	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1794:	ldrdvs	pc, [r0], -r8
    1798:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    179c:	tstcs	r1, r3, lsl #22
    17a0:	ldrbtmi	r4, [r9], #1151	; 0x47f
    17a4:			; <UNDEFINED> instruction: 0x4602681b
    17a8:			; <UNDEFINED> instruction: 0xf7ff4630
    17ac:			; <UNDEFINED> instruction: 0xf8dfee7c
    17b0:	ldrbtmi	r6, [lr], #-1324	; 0xfffffad4
    17b4:	bleq	13f910 <ftello64@plt+0x13e364>
    17b8:			; <UNDEFINED> instruction: 0xf107b198
    17bc:			; <UNDEFINED> instruction: 0x46330250
    17c0:			; <UNDEFINED> instruction: 0xf852e004
    17c4:	blcs	1140c <ftello64@plt+0xfe60>
    17c8:	eorshi	pc, sp, #0
    17cc:	addmi	r6, r8, #13697024	; 0xd10000
    17d0:			; <UNDEFINED> instruction: 0xf8d8d1f7
    17d4:	strbmi	r0, [sl], -r0
    17d8:			; <UNDEFINED> instruction: 0xf7ff2101
    17dc:	stccc	14, cr14, [r1], {100}	; 0x64
    17e0:			; <UNDEFINED> instruction: 0xf8d8d1e8
    17e4:	andcs	r1, sl, r0
    17e8:	mrc	7, 4, APSR_nzcv, cr2, cr15, {7}
    17ec:			; <UNDEFINED> instruction: 0xf7ff2001
    17f0:	blls	2fcfa8 <ftello64@plt+0x2fb9fc>
    17f4:	blx	8a026 <ftello64@plt+0x88a7a>
    17f8:	blcc	c0240c <ftello64@plt+0xc00e60>
    17fc:	ldr	r9, [ip, -fp, lsl #6]!
    1800:	tstls	r2, #134217728	; 0x8000000
    1804:			; <UNDEFINED> instruction: 0xf8dfe739
    1808:	andcs	r1, r5, #216, 8	; 0xd8000000
    180c:	ldrbtmi	r2, [r9], #-0
    1810:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1814:	ldmdavs	sl, {r0, r1, r8, r9, fp, ip, pc}
    1818:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    181c:			; <UNDEFINED> instruction: 0x4601447b
    1820:			; <UNDEFINED> instruction: 0xf7ff2001
    1824:	andcs	lr, r0, lr, lsr #28
    1828:	stcl	7, cr15, [lr, #1020]	; 0x3fc
    182c:	mlacc	r0, sp, r8, pc	; <UNPREDICTABLE>
    1830:	orreq	pc, r2, #-1140850687	; 0xbc000001
    1834:	eorcc	pc, r0, sp, lsl #17
    1838:	blls	bb4bc <ftello64@plt+0xb9f10>
    183c:			; <UNDEFINED> instruction: 0xf0002b00
    1840:			; <UNDEFINED> instruction: 0xf8df80ec
    1844:			; <UNDEFINED> instruction: 0xf10b34a4
    1848:			; <UNDEFINED> instruction: 0xf8590701
    184c:	ldmdavs	r8, {r0, r1, ip, sp}
    1850:	blx	e3d85a <ftello64@plt+0xe3c2ae>
    1854:			; <UNDEFINED> instruction: 0xf8439b02
    1858:	ldrtmi	r0, [fp], fp, lsr #32
    185c:			; <UNDEFINED> instruction: 0xf89de70d
    1860:			; <UNDEFINED> instruction: 0xf0433020
    1864:			; <UNDEFINED> instruction: 0xf88d0310
    1868:	str	r3, [r6, -r0, lsr #32]
    186c:	mlacc	r0, sp, r8, pc	; <UNPREDICTABLE>
    1870:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    1874:	eorcc	pc, r0, sp, lsl #17
    1878:			; <UNDEFINED> instruction: 0xf8dfe6ff
    187c:	andcs	r3, r0, #108, 8	; 0x6c000000
    1880:	strbtvc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1884:	bmi	43d0ac <ftello64@plt+0x43bb00>
    1888:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    188c:			; <UNDEFINED> instruction: 0xf8cd447f
    1890:			; <UNDEFINED> instruction: 0x46919014
    1894:			; <UNDEFINED> instruction: 0x461c681b
    1898:			; <UNDEFINED> instruction: 0x46216838
    189c:	stc	7, cr15, [lr], #1020	; 0x3fc
    18a0:			; <UNDEFINED> instruction: 0xf0002800
    18a4:			; <UNDEFINED> instruction: 0xf10980b3
    18a8:	ldrcc	r0, [r4, -r1, lsl #18]
    18ac:	svceq	0x0004f1b9
    18b0:			; <UNDEFINED> instruction: 0xf8dfd1f2
    18b4:	andcs	r1, r5, #60, 8	; 0x3c000000
    18b8:	strls	r2, [r2], #-0
    18bc:			; <UNDEFINED> instruction: 0xf7ff4479
    18c0:	blls	bccd0 <ftello64@plt+0xbb724>
    18c4:			; <UNDEFINED> instruction: 0x4601461a
    18c8:			; <UNDEFINED> instruction: 0xf7ff2001
    18cc:			; <UNDEFINED> instruction: 0xf89dee10
    18d0:			; <UNDEFINED> instruction: 0xf0433020
    18d4:			; <UNDEFINED> instruction: 0xf88d0302
    18d8:	strb	r3, [lr], r0, lsr #32
    18dc:	blcs	7e8508 <ftello64@plt+0x7e6f5c>
    18e0:			; <UNDEFINED> instruction: 0x2320bf9c
    18e4:	blls	2a6510 <ftello64@plt+0x2a4f64>
    18e8:			; <UNDEFINED> instruction: 0xf63f2bff
    18ec:			; <UNDEFINED> instruction: 0xf44faec6
    18f0:	movwls	r7, #41856	; 0xa380
    18f4:	blmi	fff3b400 <ftello64@plt+0xfff39e54>
    18f8:			; <UNDEFINED> instruction: 0xf859a906
    18fc:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    1900:			; <UNDEFINED> instruction: 0xf862f003
    1904:	vmlal.s8	q9, d0, d0
    1908:	ldmib	sp, {r1, r4, r5, r7, r8, pc}^
    190c:	vrhadd.s8	d16, d4, d6
    1910:	movwcs	r2, #576	; 0x240
    1914:	andeq	pc, pc, #192, 4
    1918:	ldc2	0, cr15, [lr], #12
    191c:	ssat	r9, #13, r0
    1920:	stmdbge	r6, {r0, r4, r5, r6, r7, r8, r9, fp, lr}
    1924:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1928:			; <UNDEFINED> instruction: 0xf0036838
    192c:	stmdacs	r0, {r0, r2, r3, r6, fp, ip, sp, lr, pc}
    1930:			; <UNDEFINED> instruction: 0x81aaf2c0
    1934:	ldrdeq	lr, [r6, -sp]
    1938:	subcs	pc, r0, #68, 4	; 0x40000004
    193c:	vsubw.s8	q9, q0, d0
    1940:			; <UNDEFINED> instruction: 0xf003020f
    1944:	andls	pc, pc, r9, lsr #25
    1948:	blmi	ff9fb3ac <ftello64@plt+0xff9f9e00>
    194c:			; <UNDEFINED> instruction: 0xf859a906
    1950:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    1954:			; <UNDEFINED> instruction: 0xf838f003
    1958:	vmlal.s8	q9, d0, d0
    195c:	ldmib	sp, {r0, r3, r4, r7, r8, pc}^
    1960:	vrhadd.s8	d16, d4, d6
    1964:	movwcs	r2, #576	; 0x240
    1968:	andeq	pc, pc, #192, 4
    196c:	ldc2	0, cr15, [r4], {3}
    1970:	pkhbt	r9, r2, r1
    1974:	andcs	r4, r5, #220, 22	; 0x37000
    1978:	ldrdcs	r4, [r0], -lr
    197c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1980:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    1984:	ldc	7, cr15, [lr], {255}	; 0xff
    1988:	ldrtmi	r4, [r8], -r1, lsl #12
    198c:			; <UNDEFINED> instruction: 0xf8acf002
    1990:	ldrbt	r9, [r2], -fp
    1994:	mlacc	r0, sp, r8, pc	; <UNPREDICTABLE>
    1998:	nopeq	{67}	; 0x43
    199c:	eorcc	pc, r0, sp, lsl #17
    19a0:	blmi	ff57b354 <ftello64@plt+0xff579da8>
    19a4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    19a8:	adcmi	r6, fp, #1769472	; 0x1b0000
    19ac:	bl	1b1894 <ftello64@plt+0x1b02e8>
    19b0:	blls	833c4 <ftello64@plt+0x81e18>
    19b4:			; <UNDEFINED> instruction: 0x960cbfb8
    19b8:			; <UNDEFINED> instruction: 0xf0002b00
    19bc:			; <UNDEFINED> instruction: 0xf1bb8131
    19c0:	andsle	r0, r1, r0, lsl #30
    19c4:	cdpge	12, 0, cr9, cr13, cr2, {0}
    19c8:	bleq	fe2fc5e0 <ftello64@plt+0xfe2fb034>
    19cc:			; <UNDEFINED> instruction: 0xf0014630
    19d0:			; <UNDEFINED> instruction: 0xf854fb9d
    19d4:	ldrbmi	r5, [r0], -r4, lsl #22
    19d8:			; <UNDEFINED> instruction: 0xf0014629
    19dc:	strtmi	pc, [r8], -r7, lsr #16
    19e0:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    19e4:	mvnsle	r4, ip, asr r5
    19e8:			; <UNDEFINED> instruction: 0xf7ff9802
    19ec:	bmi	ff0fcaa4 <ftello64@plt+0xff0fb4f8>
    19f0:	ldrbtmi	r4, [sl], #-2986	; 0xfffff456
    19f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    19f8:	subsmi	r9, sl, r5, lsl fp
    19fc:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    1a00:	andslt	r2, r7, r0
    1a04:	blhi	bcd00 <ftello64@plt+0xbb754>
    1a08:	svchi	0x00f0e8bd
    1a0c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    1a10:			; <UNDEFINED> instruction: 0xf8dd4a10
    1a14:	andsls	r9, r2, #20
    1a18:	stmdals	r4, {r0, r1, r2, r3, r5, r9, sl, sp, lr, pc}
    1a1c:	blx	fbda24 <ftello64@plt+0xfbc478>
    1a20:	str	r9, [lr, -r2]
    1a24:	andcs	r4, r5, #168, 22	; 0x2a000
    1a28:			; <UNDEFINED> instruction: 0x200049b5
    1a2c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1a30:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1a34:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1a38:	tstcs	r1, r3, lsl #22
    1a3c:			; <UNDEFINED> instruction: 0x4602681b
    1a40:			; <UNDEFINED> instruction: 0xf7ff4620
    1a44:	andcs	lr, r1, r0, lsr sp
    1a48:	ldc	7, cr15, [lr], #1020	; 0x3fc
    1a4c:	andcs	r4, r5, #177152	; 0x2b400
    1a50:	andcs	r4, r0, sp, lsr #19
    1a54:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1a58:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1a5c:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    1a60:			; <UNDEFINED> instruction: 0xf7ff4621
    1a64:	stmibmi	r9!, {r7, r8, sl, fp, sp, lr, pc}
    1a68:	andcs	r2, r0, r5, lsl #4
    1a6c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a70:	blls	fcb20 <ftello64@plt+0xfb574>
    1a74:	ldmdavs	fp, {r0, r8, sp}
    1a78:	strtmi	r4, [r0], -r2, lsl #12
    1a7c:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1a80:	andcs	r4, sl, r1, lsr #12
    1a84:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1a88:	andcs	r4, r5, #2637824	; 0x284000
    1a8c:	ldrbtmi	r2, [r9], #-0
    1a90:	ldc	7, cr15, [r8], {255}	; 0xff
    1a94:			; <UNDEFINED> instruction: 0xf7ff4621
    1a98:	ldmibmi	lr, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}
    1a9c:	andcs	r2, r0, r5, lsl #4
    1aa0:			; <UNDEFINED> instruction: 0xf7ff4479
    1aa4:			; <UNDEFINED> instruction: 0x4621ec10
    1aa8:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    1aac:	andcs	r4, r5, #2523136	; 0x268000
    1ab0:	ldrbtmi	r2, [r9], #-0
    1ab4:	stc	7, cr15, [r6], {255}	; 0xff
    1ab8:			; <UNDEFINED> instruction: 0xf7ff4621
    1abc:	ldmibmi	r7, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    1ac0:	andcs	r2, r0, r5, lsl #4
    1ac4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ac8:			; <UNDEFINED> instruction: 0x4621ebfe
    1acc:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    1ad0:	andcs	r4, r5, #2408448	; 0x24c000
    1ad4:	ldrbtmi	r2, [r9], #-0
    1ad8:	bl	ffd3fadc <ftello64@plt+0xffd3e530>
    1adc:			; <UNDEFINED> instruction: 0xf7ff4621
    1ae0:	ldmibmi	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
    1ae4:	andcs	r2, r0, r5, lsl #4
    1ae8:			; <UNDEFINED> instruction: 0xf7ff4479
    1aec:			; <UNDEFINED> instruction: 0xf89debec
    1af0:	strmi	r3, [r2], -r0, lsr #32
    1af4:			; <UNDEFINED> instruction: 0xf10007d8
    1af8:	blmi	fe2e1ddc <ftello64@plt+0xfe2e0830>
    1afc:	tstcs	r1, fp, ror r4
    1b00:			; <UNDEFINED> instruction: 0xf7ff4620
    1b04:	stmibmi	r9, {r4, r6, r7, sl, fp, sp, lr, pc}
    1b08:	andcs	r2, r0, r5, lsl #4
    1b0c:			; <UNDEFINED> instruction: 0xf7ff4479
    1b10:			; <UNDEFINED> instruction: 0x4621ebda
    1b14:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1b18:	andcs	r4, r5, #2179072	; 0x214000
    1b1c:	ldrbtmi	r2, [r9], #-0
    1b20:	bl	ff43fb24 <ftello64@plt+0xff43e578>
    1b24:			; <UNDEFINED> instruction: 0xf7ff4621
    1b28:	stmibmi	r2, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    1b2c:	andcs	r2, r0, r5, lsl #4
    1b30:			; <UNDEFINED> instruction: 0xf7ff4479
    1b34:	strtmi	lr, [r1], -r8, asr #23
    1b38:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    1b3c:	andcs	r4, r5, #2064384	; 0x1f8000
    1b40:	ldrbtmi	r2, [r9], #-0
    1b44:	bl	fefbfb48 <ftello64@plt+0xfefbe59c>
    1b48:			; <UNDEFINED> instruction: 0xf7ff4621
    1b4c:	ldmdbmi	fp!, {r2, r3, r8, sl, fp, sp, lr, pc}^
    1b50:	andcs	r2, r0, r5, lsl #4
    1b54:			; <UNDEFINED> instruction: 0xf7ff4479
    1b58:			; <UNDEFINED> instruction: 0x4621ebb6
    1b5c:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1b60:	andcs	r4, r5, #1949696	; 0x1dc000
    1b64:	ldrbtmi	r2, [r9], #-0
    1b68:	bl	feb3fb6c <ftello64@plt+0xfeb3e5c0>
    1b6c:			; <UNDEFINED> instruction: 0xf7ff4621
    1b70:	ldmdbmi	r4!, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    1b74:	andcs	r2, r0, r5, lsl #4
    1b78:			; <UNDEFINED> instruction: 0xf7ff4479
    1b7c:	strtmi	lr, [r1], -r4, lsr #23
    1b80:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1b84:	andcs	r4, r5, #112, 18	; 0x1c0000
    1b88:	ldrbtmi	r2, [r9], #-0
    1b8c:	bl	fe6bfb90 <ftello64@plt+0xfe6be5e4>
    1b90:			; <UNDEFINED> instruction: 0xf7ff4621
    1b94:	stmdbmi	sp!, {r3, r5, r6, r7, sl, fp, sp, lr, pc}^
    1b98:	andcs	r2, r0, r5, lsl #4
    1b9c:			; <UNDEFINED> instruction: 0xf7ff4479
    1ba0:			; <UNDEFINED> instruction: 0x4621eb92
    1ba4:	ldcl	7, cr15, [lr], {255}	; 0xff
    1ba8:	andcs	r4, r5, #1720320	; 0x1a4000
    1bac:	ldrbtmi	r2, [r9], #-0
    1bb0:	bl	fe23fbb4 <ftello64@plt+0xfe23e608>
    1bb4:			; <UNDEFINED> instruction: 0xf7ff4621
    1bb8:			; <UNDEFINED> instruction: 0x4621ecd6
    1bbc:			; <UNDEFINED> instruction: 0xf7ff200a
    1bc0:	stmdbmi	r4!, {r3, r5, r7, sl, fp, sp, lr, pc}^
    1bc4:	andcs	r2, r0, r5, lsl #4
    1bc8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bcc:	stmdbmi	r2!, {r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    1bd0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1bd4:	andcs	r4, r0, r3, lsl #12
    1bd8:			; <UNDEFINED> instruction: 0xf7ff9302
    1bdc:	ldmdbmi	pc, {r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1be0:	ldrbtmi	r4, [r9], #-2655	; 0xfffff5a1
    1be4:	ldmdbmi	pc, {r8, ip, pc}^	; <UNPREDICTABLE>
    1be8:	blls	92dd8 <ftello64@plt+0x9182c>
    1bec:	andls	r4, r1, r9, ror r4
    1bf0:			; <UNDEFINED> instruction: 0xf7ff2001
    1bf4:	ldmdbmi	ip, {r1, r2, r6, sl, fp, sp, lr, pc}^
    1bf8:	andcs	r2, r0, r5, lsl #4
    1bfc:			; <UNDEFINED> instruction: 0xf7ff4479
    1c00:	bmi	16bc990 <ftello64@plt+0x16bb3e4>
    1c04:			; <UNDEFINED> instruction: 0x4601447a
    1c08:			; <UNDEFINED> instruction: 0xf7ff2001
    1c0c:	blmi	bbccfc <ftello64@plt+0xbbb750>
    1c10:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1c14:	blne	5bc7c <ftello64@plt+0x5a6d0>
    1c18:	cmpmi	r8, r8, asr #4
    1c1c:	bl	ff53fc20 <ftello64@plt+0xff53e674>
    1c20:			; <UNDEFINED> instruction: 0xf0002004
    1c24:			; <UNDEFINED> instruction: 0xf89df93b
    1c28:	ldrbeq	r3, [fp, r0, lsr #32]
    1c2c:	ldrle	r9, [r8], #-2
    1c30:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    1c34:			; <UNDEFINED> instruction: 0xf946f000
    1c38:			; <UNDEFINED> instruction: 0xf10b9b02
    1c3c:			; <UNDEFINED> instruction: 0xf8430401
    1c40:	strtmi	r0, [r3], fp, lsr #32
    1c44:			; <UNDEFINED> instruction: 0xf1a0e6bb
    1c48:	blcs	17428d4 <ftello64@plt+0x1741328>
    1c4c:	stclge	6, cr15, [r7, #252]	; 0xfc
    1c50:	strmi	r4, [r3], -r8, asr #20
    1c54:			; <UNDEFINED> instruction: 0xf8d82101
    1c58:	ldrbtmi	r0, [sl], #-0
    1c5c:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    1c60:	stmdami	r5, {r0, r2, r3, r4, r5, r7, r8, sl, sp, lr, pc}^
    1c64:			; <UNDEFINED> instruction: 0xe7e54478
    1c68:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
    1c6c:	stmdbmi	r4, {r0, r1, r2, r6, r8, r9, sl, sp, lr, pc}^
    1c70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1c74:			; <UNDEFINED> instruction: 0xf7ff2000
    1c78:	ldmdavs	sl!, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    1c7c:	andcs	r4, r1, r1, lsl #12
    1c80:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    1c84:	bl	b3fc88 <ftello64@plt+0xb3e6dc>
    1c88:	andcs	r4, r5, #1015808	; 0xf8000
    1c8c:			; <UNDEFINED> instruction: 0xe7f14479
    1c90:	andcs	r4, r5, #999424	; 0xf4000
    1c94:			; <UNDEFINED> instruction: 0xe7ed4479
    1c98:	andeq	r5, r1, r4, lsr #17
    1c9c:	andeq	r0, r0, r0, ror #2
    1ca0:	andeq	r4, r0, lr, asr #2
    1ca4:	andeq	r5, r1, r2, ror #16
    1ca8:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    1cac:	andeq	r4, r0, lr, ror #1
    1cb0:	andeq	r4, r0, lr, asr r6
    1cb4:	andeq	r1, r0, r9, lsl r3
    1cb8:	andeq	r5, r1, r2, lsr #7
    1cbc:	andeq	r0, r0, ip, ror r1
    1cc0:	ldrdeq	r4, [r0], -lr
    1cc4:			; <UNDEFINED> instruction: 0x000046be
    1cc8:	andeq	r0, r0, r8, ror #2
    1ccc:			; <UNDEFINED> instruction: 0x00003fbc
    1cd0:	andeq	r4, r0, sl, asr #11
    1cd4:	andeq	r5, r1, r4, asr r2
    1cd8:	andeq	r4, r0, lr, lsl r5
    1cdc:	andeq	r3, r0, r2, asr #30
    1ce0:	andeq	r4, r0, r6, lsl #8
    1ce4:	andeq	r4, r0, r4, lsl #8
    1ce8:	andeq	r0, r0, r4, lsl #3
    1cec:	andeq	r5, r1, r8, ror #2
    1cf0:	andeq	r4, r0, r4, lsr #7
    1cf4:			; <UNDEFINED> instruction: 0x000042b0
    1cf8:	andeq	r0, r0, r4, ror #2
    1cfc:	andeq	r5, r1, r2, lsl #9
    1d00:	andeq	r4, r0, r8, asr #4
    1d04:	andeq	r0, r0, r4, ror r1
    1d08:	andeq	r3, r0, r8, lsl sp
    1d0c:	andeq	r3, r0, r0, lsl sp
    1d10:	andeq	r3, r0, sl, lsl sp
    1d14:	andeq	r3, r0, r4, lsr sp
    1d18:	andeq	r3, r0, lr, lsr #26
    1d1c:	andeq	r3, r0, ip, asr #26
    1d20:	andeq	r3, r0, r6, ror sp
    1d24:	andeq	r3, r0, r8, lsr #27
    1d28:	andeq	r3, r0, r0, lsl ip
    1d2c:	andeq	r3, r0, r0, asr #27
    1d30:	strdeq	r3, [r0], -r2
    1d34:	andeq	r3, r0, r8, lsr #28
    1d38:	andeq	r3, r0, r6, asr #28
    1d3c:	andeq	r3, r0, ip, ror #28
    1d40:	muleq	r0, lr, lr
    1d44:	ldrdeq	r3, [r0], -r0
    1d48:	andeq	r3, r0, r6, lsl #30
    1d4c:	andeq	r3, r0, r0, lsr pc
    1d50:	andeq	r3, r0, lr, ror #30
    1d54:	ldrdeq	r3, [r0], -r4
    1d58:	ldrdeq	r3, [r0], -lr
    1d5c:	strdeq	r3, [r0], -lr
    1d60:	ldrdeq	r3, [r0], -r8
    1d64:	andeq	r3, r0, r0, ror #31
    1d68:	strdeq	r3, [r0], -r4
    1d6c:	andeq	r4, r0, r8
    1d70:	ldrdeq	r3, [r0], -sl
    1d74:	andeq	r3, r0, lr, lsl #22
    1d78:	muleq	r0, r8, sl
    1d7c:	muleq	r0, r2, sl
    1d80:	ldrdeq	r3, [r0], -r6
    1d84:			; <UNDEFINED> instruction: 0x00003fbc
    1d88:			; <UNDEFINED> instruction: 0x00003fb4
    1d8c:	bleq	3ded0 <ftello64@plt+0x3c924>
    1d90:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1d94:	strbtmi	fp, [sl], -r2, lsl #24
    1d98:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1d9c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1da0:	ldrmi	sl, [sl], #776	; 0x308
    1da4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1da8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1dac:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1db0:			; <UNDEFINED> instruction: 0xf85a4b06
    1db4:	stmdami	r6, {r0, r1, ip, sp}
    1db8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1dbc:	b	ff83fdc0 <ftello64@plt+0xff83e814>
    1dc0:	bl	ff73fdc4 <ftello64@plt+0xff73e818>
    1dc4:	strheq	r5, [r1], -r4
    1dc8:	andeq	r0, r0, r4, asr r1
    1dcc:	andeq	r0, r0, r0, ror r1
    1dd0:	andeq	r0, r0, r8, ror r1
    1dd4:	ldr	r3, [pc, #20]	; 1df0 <ftello64@plt+0x844>
    1dd8:	ldr	r2, [pc, #20]	; 1df4 <ftello64@plt+0x848>
    1ddc:	add	r3, pc, r3
    1de0:	ldr	r2, [r3, r2]
    1de4:	cmp	r2, #0
    1de8:	bxeq	lr
    1dec:	b	13a4 <__gmon_start__@plt>
    1df0:	muleq	r1, r4, r0
    1df4:	andeq	r0, r0, ip, ror #2
    1df8:	blmi	1d3e18 <ftello64@plt+0x1d286c>
    1dfc:	bmi	1d2fe4 <ftello64@plt+0x1d1a38>
    1e00:	addmi	r4, r3, #2063597568	; 0x7b000000
    1e04:	andle	r4, r3, sl, ror r4
    1e08:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e0c:	ldrmi	fp, [r8, -r3, lsl #2]
    1e10:	svclt	0x00004770
    1e14:	andeq	r5, r1, ip, lsl #4
    1e18:	andeq	r5, r1, r8, lsl #4
    1e1c:	andeq	r5, r1, r0, ror r0
    1e20:	andeq	r0, r0, ip, asr r1
    1e24:	stmdbmi	r9, {r3, fp, lr}
    1e28:	bmi	253010 <ftello64@plt+0x251a64>
    1e2c:	bne	253018 <ftello64@plt+0x251a6c>
    1e30:	svceq	0x00cb447a
    1e34:			; <UNDEFINED> instruction: 0x01a1eb03
    1e38:	andle	r1, r3, r9, asr #32
    1e3c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1e40:	ldrmi	fp, [r8, -r3, lsl #2]
    1e44:	svclt	0x00004770
    1e48:	andeq	r5, r1, r0, ror #3
    1e4c:	ldrdeq	r5, [r1], -ip
    1e50:	andeq	r5, r1, r4, asr #32
    1e54:	andeq	r0, r0, r0, lsl #3
    1e58:	blmi	2af280 <ftello64@plt+0x2adcd4>
    1e5c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1e60:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1e64:	blmi	270418 <ftello64@plt+0x26ee6c>
    1e68:	ldrdlt	r5, [r3, -r3]!
    1e6c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1e70:			; <UNDEFINED> instruction: 0xf7ff6818
    1e74:			; <UNDEFINED> instruction: 0xf7ffe9ca
    1e78:	blmi	1c1d7c <ftello64@plt+0x1c07d0>
    1e7c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1e80:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1e84:	andeq	r5, r1, lr, lsr #3
    1e88:	andeq	r5, r1, r4, lsl r0
    1e8c:	andeq	r0, r0, r8, asr r1
    1e90:	muleq	r1, r2, r1
    1e94:	andeq	r5, r1, lr, lsl #3
    1e98:	svclt	0x0000e7c4
    1e9c:			; <UNDEFINED> instruction: 0x4604b510
    1ea0:	b	1a3fea4 <ftello64@plt+0x1a3e8f8>
    1ea4:	svclt	0x00181e23
    1ea8:	stmdacs	r0, {r0, r8, r9, sp}
    1eac:	movwcs	fp, #3864	; 0xf18
    1eb0:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
    1eb4:	strtmi	r4, [r2], -r2, lsl #18
    1eb8:	ldrbtmi	r2, [r9], #-1
    1ebc:	b	a3fec0 <ftello64@plt+0xa3e914>
    1ec0:	muleq	r0, r2, r5
    1ec4:	tstlt	r0, r8, lsl #10
    1ec8:	b	13fecc <ftello64@plt+0x13e920>
    1ecc:	stfltd	f3, [r8, #-0]
    1ed0:	andcs	r4, r1, r2, lsl #18
    1ed4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ed8:	svclt	0x0000ea1c
    1edc:	muleq	r0, r4, r5
    1ee0:	andcs	r4, r5, #12, 18	; 0x30000
    1ee4:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    1ee8:			; <UNDEFINED> instruction: 0xf7ff2000
    1eec:	strmi	lr, [r4], -ip, ror #19
    1ef0:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    1ef4:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ef8:	strmi	r2, [r1], -r0, lsl #6
    1efc:	strvc	r4, [fp], #-1568	; 0xfffff9e0
    1f00:	b	1ebff04 <ftello64@plt+0x1ebe958>
    1f04:	pop	{r0, r2, r8, fp, lr}
    1f08:	ldrbtmi	r4, [r9], #-16
    1f0c:			; <UNDEFINED> instruction: 0xf7ff2003
    1f10:	svclt	0x0000b9c5
    1f14:	muleq	r0, sl, r5
    1f18:	andeq	r5, r1, r2, lsr #2
    1f1c:			; <UNDEFINED> instruction: 0xffffffd3
    1f20:	andcs	r4, r5, #163840	; 0x28000
    1f24:	ldrbtmi	fp, [r9], #-1280	; 0xfffffb00
    1f28:	andcs	fp, r0, r3, lsl #1
    1f2c:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f30:	stmdami	r7, {r0, r9, sl, lr}
    1f34:	ldrbtmi	r9, [r8], #-257	; 0xfffffeff
    1f38:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f3c:	stmdbls	r1, {r8, r9, sp}
    1f40:	strvc	r4, [r3], #-1538	; 0xfffff9fe
    1f44:			; <UNDEFINED> instruction: 0xf7ff2001
    1f48:	svclt	0x0000ead2
    1f4c:	andeq	r3, r0, sl, asr r5
    1f50:	ldrdeq	r5, [r1], -lr
    1f54:	svcmi	0x00f0e92d
    1f58:	bmi	1ad37bc <ftello64@plt+0x1ad2210>
    1f5c:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    1f60:	strmi	r4, [sp], -sl, ror #22
    1f64:			; <UNDEFINED> instruction: 0x4606447a
    1f68:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f6c:	ldrcc	pc, [r4], #-2253	; 0xfffff733
    1f70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1f74:	rsble	r2, sp, r0, lsl #18
    1f78:	ldrbtmi	r4, [ip], #-3173	; 0xfffff39b
    1f7c:	stmdavs	r0!, {r1, r5, r8, fp, sp, lr}^
    1f80:			; <UNDEFINED> instruction: 0x61231a13
    1f84:	ble	114cb8c <ftello64@plt+0x114b5e0>
    1f88:	ldrdcc	lr, [r2, -r4]
    1f8c:	stmmi	r0, {r0, r1, r4, r5, r7, r8, sl, ip, sp, lr, pc}
    1f90:	ldmibcc	pc!, {r0, r6, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1f94:	svceq	0x0000f1b8
    1f98:	movweq	pc, #377	; 0x179	; <UNPREDICTABLE>
    1f9c:	stmdbhi	r2, {r2, r6, r7, r8, fp, sp, lr, pc}
    1fa0:			; <UNDEFINED> instruction: 0xf8dfdb2a
    1fa4:	blge	16e56c <ftello64@plt+0x16cfc0>
    1fa8:			; <UNDEFINED> instruction: 0xf04f1a80
    1fac:	ldrbtmi	r0, [fp], #2560	; 0xa00
    1fb0:	movwls	r4, #13336	; 0x3418
    1fb4:			; <UNDEFINED> instruction: 0xf7ff4659
    1fb8:	strbmi	lr, [r2], -r6, ror #18
    1fbc:	ldrtmi	r4, [r0], -fp, asr #12
    1fc0:	andge	pc, r0, sp, asr #17
    1fc4:	b	fe03ffc8 <ftello64@plt+0xfe03ea1c>
    1fc8:	vorr.i32	q10, #0	; 0x00000000
    1fcc:	ldrtmi	r8, [r3], -r8, lsl #1
    1fd0:	vst1.8	{d18-d21}, [pc], r1
    1fd4:	ldrbmi	r4, [r8], -r0, lsl #3
    1fd8:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fdc:	strmi	r2, [r6], -r1, lsl #16
    1fe0:	stmdbmi	sp, {r1, r5, ip, lr, pc}^
    1fe4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1fe8:			; <UNDEFINED> instruction: 0xf7ff4650
    1fec:	ldrtmi	lr, [r9], -ip, ror #18
    1ff0:	b	fe23fff4 <ftello64@plt+0xfe23ea48>
    1ff4:	and	r4, r0, r0, asr r6
    1ff8:	bmi	120a000 <ftello64@plt+0x1208a54>
    1ffc:	ldrbtmi	r4, [sl], #-2883	; 0xfffff4bd
    2000:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2004:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    2008:	cmnle	fp, sl, asr r0
    200c:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    2010:	svchi	0x00f0e8bd
    2014:	strtmi	r4, [r8], -r2, asr #18
    2018:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    201c:	ldrmi	r4, [r9], #-1145	; 0xfffffb87
    2020:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2024:	strb	r2, [r8, r1]!
    2028:	vst2.8	{d22,d24}, [pc :128], r2
    202c:			; <UNDEFINED> instruction: 0xf8dd6380
    2030:			; <UNDEFINED> instruction: 0xf502800c
    2034:	subsmi	r4, r2, #128, 14	; 0x2000000
    2038:	tsteq	r7, fp, lsl #22
    203c:			; <UNDEFINED> instruction: 0xf7ff4640
    2040:			; <UNDEFINED> instruction: 0x4641e974
    2044:	vst1.8	{d20-d22}, [pc :128], r8
    2048:	smlawtvs	r7, r0, r2, r7
    204c:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2050:			; <UNDEFINED> instruction: 0xe7d24630
    2054:	andcs	r4, r0, #13056	; 0x3300
    2058:	bicvc	pc, r0, pc, asr #8
    205c:	ldrbtmi	r2, [ip], #-770	; 0xfffffcfe
    2060:	movwcs	r9, #768	; 0x300
    2064:			; <UNDEFINED> instruction: 0xf7ff6061
    2068:			; <UNDEFINED> instruction: 0x4630ea30
    206c:	b	fe7c0070 <ftello64@plt+0xfe7beac4>
    2070:	strmi	r4, [fp], -r2, lsl #12
    2074:	tsteq	r3, r2, asr sl
    2078:	movwcs	lr, #10692	; 0x29c4
    207c:			; <UNDEFINED> instruction: 0xf112d0bc
    2080:			; <UNDEFINED> instruction: 0x46303eff
    2084:	ldfccp	f7, [pc], #268	; 2198 <ftello64@plt+0xbec>
    2088:	b	13e7490 <ftello64@plt+0x13e5ee4>
    208c:	vmlal.u<illegal width 8>	<illegal reg q11.5>, d18, d0[7]
    2090:	bl	4828cc <ftello64@plt+0x481320>
    2094:	bl	11428d4 <ftello64@plt+0x1141328>
    2098:	bleq	fe482cd0 <ftello64@plt+0xfe481724>
    209c:	ldmdapl	pc!, {r0, r1, r5, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    20a0:	addmi	lr, r3, #270336	; 0x42000
    20a4:	ldmdaeq	pc!, {r3, r5, ip, sp, lr, pc}	; <UNPREDICTABLE>
    20a8:	ldmmi	r2, {r3, r6, r9, fp, sp, lr, pc}
    20ac:	stmibcc	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    20b0:	strbmi	r4, [sl], -r3, asr #12
    20b4:	b	2400b8 <ftello64@plt+0x23eb0c>
    20b8:	blle	7cc0c0 <ftello64@plt+0x7cab14>
    20bc:	movwcs	r6, #6306	; 0x18a2
    20c0:	vst2.8	{d20-d21}, [pc :64], r9
    20c4:	bl	fe8926cc <ftello64@plt+0xfe891120>
    20c8:	strls	r0, [r0], -r9, lsl #4
    20cc:			; <UNDEFINED> instruction: 0x61224478
    20d0:	b	400d4 <ftello64@plt+0x3eb28>
    20d4:	tstle	r6, r1, lsl #16
    20d8:	stmdals	r2, {r2, r6, r7, r8, fp, sp, lr, pc}
    20dc:	ldmdbmi	r3, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    20e0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    20e4:	ldmdbmi	r2, {r7, r8, r9, sl, sp, lr, pc}
    20e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    20ec:			; <UNDEFINED> instruction: 0xf7ff4628
    20f0:	ldrtmi	lr, [r9], -sl, ror #17
    20f4:	b	1c00f8 <ftello64@plt+0x1beb4c>
    20f8:	ldrb	r4, [lr, -r8, lsr #12]!
    20fc:	andcs	r4, r5, #212992	; 0x34000
    2100:			; <UNDEFINED> instruction: 0xe7f34479
    2104:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2108:	andeq	r4, r1, r0, lsl pc
    210c:	andeq	r0, r0, r0, ror #2
    2110:	muleq	r1, sl, r0
    2114:	andeq	r5, r1, r2, lsl #1
    2118:			; <UNDEFINED> instruction: 0x000034be
    211c:	andeq	r4, r1, r6, ror lr
    2120:	andeq	r5, r1, r4, lsl r0
    2124:			; <UNDEFINED> instruction: 0x00014fb6
    2128:	andeq	r4, r1, r4, ror #30
    212c:	andeq	r3, r0, lr, lsr #7
    2130:			; <UNDEFINED> instruction: 0x000033ba
    2134:	muleq	r0, r0, r3
    2138:	cfmvdhrne	mvd12, fp
    213c:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    2140:	svclt	0x000c2a00
    2144:	strcs	r4, [r0, #-1573]	; 0xfffff9db
    2148:			; <UNDEFINED> instruction: 0xbc30b915
    214c:	smlad	r1, sl, r6, r4
    2150:	andcs	r4, r1, #3145728	; 0x300000
    2154:	vst1.8	{d20-d22}, [pc], r8
    2158:	ldflts	f7, [r0], #-768	; 0xfffffd00
    215c:	ldmlt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2160:			; <UNDEFINED> instruction: 0x4604b5f0
    2164:	strmi	fp, [sp], -r5, lsl #1
    2168:			; <UNDEFINED> instruction: 0x46184616
    216c:	stmdale	r4, {r2, sl, fp, sp}^
    2170:			; <UNDEFINED> instruction: 0xf004e8df
    2174:	stcne	3, cr4, [r4], #-12
    2178:	strtmi	r0, [r0], -r8
    217c:	eorvc	r2, fp, r0, lsl #6
    2180:	ldcllt	0, cr11, [r0, #20]!
    2184:	stmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2188:	shadd16mi	r4, r1, sp
    218c:	mvnscc	pc, #79	; 0x4f
    2190:	stmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    2194:	strtmi	r4, [r8], -r4, lsl #12
    2198:	andcs	r9, r1, #536870912	; 0x20000000
    219c:	stmib	sp, {r2, r5, r7, fp, sp, lr}^
    21a0:			; <UNDEFINED> instruction: 0xf7ff7400
    21a4:	strdcs	lr, [r0], -r2
    21a8:	ldcllt	0, cr11, [r0, #20]!
    21ac:	ldrtmi	r4, [r3], -sl, lsl #12
    21b0:	andlt	r2, r5, r7, lsr #2
    21b4:	ldrhtmi	lr, [r0], #141	; 0x8d
    21b8:	svclt	0x0066f002
    21bc:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21c0:			; <UNDEFINED> instruction: 0x46314a10
    21c4:			; <UNDEFINED> instruction: 0x4603447a
    21c8:			; <UNDEFINED> instruction: 0xf7ff4628
    21cc:	strtmi	lr, [r8], -lr, lsr #18
    21d0:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21d4:	strmi	r1, [r4], -lr, lsr #16
    21d8:	sbcle	r2, lr, r0, lsl #24
    21dc:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21e0:	stcne	8, cr15, [r1, #-88]	; 0xffffffa8
    21e4:	stmdavs	r2, {r0, r1, r5, r6, r9, sl, fp, ip}
    21e8:	andscs	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    21ec:	strle	r0, [r1, #-1170]	; 0xfffffb6e
    21f0:			; <UNDEFINED> instruction: 0xe7f1461c
    21f4:	strtmi	r4, [r0], -r5, lsr #8
    21f8:			; <UNDEFINED> instruction: 0xf7ffe7c0
    21fc:	svclt	0x0000e9c0
    2200:	andeq	r3, r0, r4, lsr #6
    2204:	andeq	r3, r0, ip, ror #5
    2208:	svcmi	0x00f0e92d
    220c:	sfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
    2210:			; <UNDEFINED> instruction: 0xe6c8f8df
    2214:			; <UNDEFINED> instruction: 0xf8dfac36
    2218:	strmi	ip, [r7], -r8, asr #13
    221c:	andsls	r4, r1, #-33554432	; 0xfe000000
    2220:	eorcs	r4, r0, #13631488	; 0xd00000
    2224:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2228:	ldrmi	r3, [fp], r8, lsl #2
    222c:			; <UNDEFINED> instruction: 0x23214620
    2230:	ldrdgt	pc, [r0], -ip
    2234:	mvnsgt	pc, #13434880	; 0xcd0000
    2238:	stceq	0, cr15, [r0], {79}	; 0x4f
    223c:	stceq	0, cr15, [r0], {79}	; 0x4f
    2240:	andgt	pc, r0, r4, lsl #17
    2244:	svc	0x00d4f7fe
    2248:			; <UNDEFINED> instruction: 0xf8df7823
    224c:	mrcge	6, 0, r2, cr1, cr8, {4}
    2250:	ldrbtmi	r2, [sl], #-2918	; 0xfffff49a
    2254:	tstle	r3, pc, lsl #4
    2258:	blcs	1d203ec <ftello64@plt+0x1d1ee40>
    225c:	rschi	pc, r6, r0
    2260:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    2264:	strtmi	r2, [r0], -r4, lsl #4
    2268:			; <UNDEFINED> instruction: 0xf7ff4479
    226c:	strmi	lr, [r0], r2, lsl #19
    2270:			; <UNDEFINED> instruction: 0xf7ffb950
    2274:			; <UNDEFINED> instruction: 0xf994e8a4
    2278:	stmdavs	r3, {r2, sp}
    227c:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    2280:	svclt	0x0048051b
    2284:	andhi	pc, r4, r4, lsl #17
    2288:			; <UNDEFINED> instruction: 0x8010f8d7
    228c:	svceq	0x0000f1b8
    2290:			; <UNDEFINED> instruction: 0xf8d8d026
    2294:			; <UNDEFINED> instruction: 0xf1051000
    2298:			; <UNDEFINED> instruction: 0xf10d092c
    229c:	stmiblt	r1, {r0, r1, r3, r4, r6, r7, r9, fp}^
    22a0:	stmdbls	lr, {r0, r2, r4, r5, r6, r7, sp, lr, pc}
    22a4:			; <UNDEFINED> instruction: 0xf7fe4620
    22a8:	biclt	lr, r8, sl, lsr #31
    22ac:	blcs	1d20340 <ftello64@plt+0x1d1ed94>
    22b0:	stmdavc	r3!, {r1, r3, r8, ip, lr, pc}^
    22b4:	tstle	r7, r4, ror fp
    22b8:	blcs	1e6054c <ftello64@plt+0x1e5efa0>
    22bc:	stmdbls	lr, {r2, r8, ip, lr, pc}
    22c0:			; <UNDEFINED> instruction: 0xf7fe4650
    22c4:			; <UNDEFINED> instruction: 0xb158ef9c
    22c8:	svcne	0x0004f858
    22cc:			; <UNDEFINED> instruction: 0xf0002900
    22d0:	eorcs	r8, r0, #222	; 0xde
    22d4:	tstls	lr, r8, asr #12
    22d8:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22dc:	mvnle	r2, r0, lsl #16
    22e0:	ldrsbcs	pc, [r4, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
    22e4:	beq	123e720 <ftello64@plt+0x123d174>
    22e8:	ldrdcc	lr, [r9, -r7]
    22ec:	andcs	pc, r0, sl, asr #17
    22f0:	cmplt	r3, lr, lsl #2
    22f4:	vqsub.u8	d4, d16, d10
    22f8:	ldmdavs	r2!, {r1, r3, r6, r7, pc}
    22fc:	svclt	0x00c84293
    2300:	vpmax.u8	d2, d0, d0
    2304:			; <UNDEFINED> instruction: 0xf8df80c4
    2308:			; <UNDEFINED> instruction: 0xf04f95e4
    230c:	stmdbls	lr, {r2, r4, sl, fp}
    2310:	ldrbtmi	sl, [r9], #2078	; 0x81e
    2314:			; <UNDEFINED> instruction: 0x46539010
    2318:	blx	30aba2 <ftello64@plt+0x3095f6>
    231c:	strmi	r9, [r1], -r1, lsl #18
    2320:	ldrdeq	pc, [r8], -r9
    2324:			; <UNDEFINED> instruction: 0xff1cf7ff
    2328:	vmlal.s8	q9, d0, d0
    232c:			; <UNDEFINED> instruction: 0xf8df82c7
    2330:			; <UNDEFINED> instruction: 0xf10d35c0
    2334:			; <UNDEFINED> instruction: 0xf10d019a
    2338:			; <UNDEFINED> instruction: 0xf8d90898
    233c:	ldrbtmi	r0, [fp], #-16
    2340:			; <UNDEFINED> instruction: 0xf8da221e
    2344:			; <UNDEFINED> instruction: 0xf8d39000
    2348:	ldrtmi	ip, [r3], -r0
    234c:	ldrdge	pc, [r0], -r6
    2350:	vnmlami.f32	s28, s24, s30
    2354:	andgt	pc, r0, r8, lsr #17
    2358:	and	pc, r0, r1, lsl #17
    235c:			; <UNDEFINED> instruction: 0xff00f7ff
    2360:	vmlal.s8	q9, d0, d0
    2364:			; <UNDEFINED> instruction: 0xf8df82b5
    2368:	ldmdavs	r2!, {r2, r3, r7, r8, sl, ip, sp}
    236c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2370:	mlsle	sp, sl, r2, r4
    2374:	andeq	lr, r9, #174080	; 0x2a800
    2378:	biccc	pc, r5, #-1342177276	; 0xb0000004
    237c:	streq	pc, [r9], r8, asr #12
    2380:			; <UNDEFINED> instruction: 0x13a2f2c9
    2384:	streq	pc, [r8], r8, asr #13
    2388:	vfmsvc.f32	s29, s4, s30
    238c:	movwne	pc, #11139	; 0x2b83	; <UNPREDICTABLE>
    2390:	stccs	6, cr15, [fp], #296	; 0x128
    2394:	andne	pc, r2, r6, lsl #23
    2398:			; <UNDEFINED> instruction: 0xf6c24413
    239c:	ldrmi	r2, [r0], #-3242	; 0xfffff356
    23a0:	mvncs	lr, #210944	; 0x33800
    23a4:	rsbne	lr, r0, lr, asr #23
    23a8:	bne	1011e0 <ftello64@plt+0xffc34>
    23ac:	vstmiavc	r0!, {s29-s107}
    23b0:	strne	pc, [r0], -r6, lsl #23
    23b4:	tstpl	r7, r4, asr #4	; <UNPREDICTABLE>
    23b8:	smlawtcs	lr, ip, r2, pc	; <UNPREDICTABLE>
    23bc:	blx	fe0533de <ftello64@plt+0xfe051e32>
    23c0:	bl	ff3267d0 <ftello64@plt+0xff325224>
    23c4:	b	13c7d64 <ftello64@plt+0x13c67b8>
    23c8:			; <UNDEFINED> instruction: 0xf04f7ce3
    23cc:	ldrmi	r0, [r1], #-2364	; 0xfffff6c4
    23d0:	vstmiaeq	sl!, {d14-<overflow reg d51>}
    23d4:	ldreq	pc, [r6], -r9, lsl #22
    23d8:	ldrdmi	lr, [r1, -lr]!	; <UNPREDICTABLE>
    23dc:	andseq	pc, r8, pc, asr #32
    23e0:	ldmibeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    23e4:			; <UNDEFINED> instruction: 0x3c1cfb00
    23e8:	andhi	pc, fp, #64	; 0x40
    23ec:	svceq	0x0000f1bc
    23f0:	msrhi	CPSR_fs, r0, asr #32
    23f4:	vmlsl.s8	q9, d0, d0
    23f8:			; <UNDEFINED> instruction: 0xf8df8216
    23fc:	eorcs	r3, r0, #252, 8	; 0xfc000000
    2400:	tstcs	r1, r8, asr #12
    2404:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2408:			; <UNDEFINED> instruction: 0xf7ffc600
    240c:			; <UNDEFINED> instruction: 0xf10be808
    2410:			; <UNDEFINED> instruction: 0xf1bb3bff
    2414:	vmax.f32	d0, d0, d6
    2418:	ldm	pc, {r0, r1, r2, r3, r4, r6, r9, pc}^	; <UNPREDICTABLE>
    241c:	subeq	pc, r8, fp, lsl r0	; <UNPREDICTABLE>
    2420:	subeq	r0, pc, sp, asr #2
    2424:	subeq	r0, pc, sl, asr r1	; <UNPREDICTABLE>
    2428:	cmpeq	r4, sp, ror #2
    242c:	mulhi	r2, r4, r8
    2430:	ldmdaeq	r0!, {r3, r4, r5, r7, r8, ip, sp, lr, pc}^
    2434:	svcge	0x0014f47f
    2438:	svc	0x00c0f7fe
    243c:	mulcs	r3, r4, r9
    2440:			; <UNDEFINED> instruction: 0xf8336803
    2444:	ldreq	r3, [sl, #-18]	; 0xffffffee
    2448:			; <UNDEFINED> instruction: 0xf884bf48
    244c:	str	r8, [r7, -r3]
    2450:			; <UNDEFINED> instruction: 0x2e016abe
    2454:	tsthi	r8, r0, asr #4	; <UNPREDICTABLE>
    2458:	strtcc	pc, [r0], #2271	; 0x8df
    245c:	ldmibeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2460:	blcc	ffffe894 <ftello64@plt+0xffffd2e8>
    2464:	stceq	0, cr15, [r0], {79}	; 0x4f
    2468:			; <UNDEFINED> instruction: 0xf889447b
    246c:	blgt	3f2474 <ftello64@plt+0x3f0ec8>
    2470:	andeq	lr, pc, r8, lsl #17
    2474:	svceq	0x0006f1bb
    2478:	eorhi	pc, lr, #0, 4
    247c:			; <UNDEFINED> instruction: 0xf01be8df
    2480:	tsteq	ip, r7, lsl r0
    2484:			; <UNDEFINED> instruction: 0x012d001e
    2488:	teqeq	sp, lr, lsl r0
    248c:	andcs	r0, r0, r3, lsr #2
    2490:	strbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2494:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2498:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    249c:	blls	fffdc50c <ftello64@plt+0xfffdaf60>
    24a0:			; <UNDEFINED> instruction: 0xf040405a
    24a4:	vhsub.s8	d8, d13, d9
    24a8:	pop	{r2, r8, sl, fp, lr}
    24ac:			; <UNDEFINED> instruction: 0xf8df8ff0
    24b0:	ldrbtmi	r3, [fp], #-1108	; 0xfffffbac
    24b4:	muleq	r3, r3, r8
    24b8:	andeq	lr, r3, r8, lsl #17
    24bc:	mullt	r0, r7, r8
    24c0:	svceq	0x0030f01b
    24c4:			; <UNDEFINED> instruction: 0xf10dbf08
    24c8:			; <UNDEFINED> instruction: 0xf0000afc
    24cc:			; <UNDEFINED> instruction: 0xf8d5813a
    24d0:	vsra.u8	<illegal reg q9.5>, q6, #5
    24d4:			; <UNDEFINED> instruction: 0xf8d51b40
    24d8:	blcs	aa60 <ftello64@plt+0x94b4>
    24dc:	orrhi	pc, fp, r0, asr #32
    24e0:			; <UNDEFINED> instruction: 0xf8d5b95a
    24e4:			; <UNDEFINED> instruction: 0xf5122164
    24e8:			; <UNDEFINED> instruction: 0xf0003f80
    24ec:	stmdblt	r2!, {r1, r2, r3, r4, r5, r7, r8, pc}
    24f0:	ldrdcs	pc, [r8, #-133]!	; 0xffffff7b
    24f4:			; <UNDEFINED> instruction: 0xf0002a00
    24f8:			; <UNDEFINED> instruction: 0xf50581a2
    24fc:			; <UNDEFINED> instruction: 0xf10d73ae
    2500:			; <UNDEFINED> instruction: 0xae190a5c
    2504:	cdpeq	0, 1, cr15, cr12, cr15, {2}
    2508:	ldrbmi	ip, [r4], pc, lsl #22
    250c:	andeq	lr, pc, r6, lsl #17
    2510:	movwcs	r2, #41472	; 0xa200
    2514:	stmib	sp, {r0, r2, r3, r4, r9, ip, pc}^
    2518:			; <UNDEFINED> instruction: 0xf10d3217
    251c:			; <UNDEFINED> instruction: 0x26000afc
    2520:	andlt	pc, r8, sp, asr #17
    2524:			; <UNDEFINED> instruction: 0x46604671
    2528:	vst1.16	{d20-d22}, [pc :64], r2
    252c:	strls	r7, [r1], -r0, lsl #7
    2530:			; <UNDEFINED> instruction: 0xf7fe9600
    2534:			; <UNDEFINED> instruction: 0xf897efe2
    2538:	adcsmi	fp, r0, #0
    253c:	smlabthi	r1, r0, r2, pc	; <UNPREDICTABLE>
    2540:	andscs	r4, r4, #246784	; 0x3c400
    2544:			; <UNDEFINED> instruction: 0xf01b990e
    2548:	ldrbtmi	r0, [fp], #-3844	; 0xfffff0fc
    254c:	ldrd	pc, [r4], -r7
    2550:	strteq	pc, [ip], -r5, lsl #2
    2554:	movwcc	pc, #6914	; 0x1b02	; <UNPREDICTABLE>
    2558:	ldrdgt	pc, [r4], -r3
    255c:			; <UNDEFINED> instruction: 0xf00068da
    2560:			; <UNDEFINED> instruction: 0xf01b8126
    2564:			; <UNDEFINED> instruction: 0xf0400f08
    2568:	ldmvs	fp!, {r0, r2, r8, pc}
    256c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, pc}^
    2570:	bls	40ad9c <ftello64@plt+0x4097f0>
    2574:			; <UNDEFINED> instruction: 0xf8cd4628
    2578:			; <UNDEFINED> instruction: 0xf8df802c
    257c:	movwls	r8, #17296	; 0x4390
    2580:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2584:	andls	r4, r8, #248, 8	; 0xf8000000
    2588:	andhi	pc, r0, sp, asr #17
    258c:	andcs	r4, r1, #26214400	; 0x1900000
    2590:	eorsls	pc, r0, sp, asr #17
    2594:			; <UNDEFINED> instruction: 0xcc06e9cd
    2598:	andsge	pc, r4, sp, asr #17
    259c:	strvs	lr, [r2], #-2509	; 0xfffff633
    25a0:	and	pc, r4, sp, asr #17
    25a4:	svc	0x00f0f7fe
    25a8:			; <UNDEFINED> instruction: 0xf9954680
    25ac:	strtmi	r3, [ip], -r0
    25b0:			; <UNDEFINED> instruction: 0xf0402b00
    25b4:	movwcs	r8, #41137	; 0xa0b1
    25b8:			; <UNDEFINED> instruction: 0xf9957023
    25bc:	movwcs	r2, #0
    25c0:	orrlt	r7, sl, #99	; 0x63
    25c4:			; <UNDEFINED> instruction: 0xf7fe920e
    25c8:	bls	3fe1b8 <ftello64@plt+0x3fcc0c>
    25cc:	ldmdbpl	sl, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
    25d0:			; <UNDEFINED> instruction: 0xf8df4bcf
    25d4:	ldmpl	r6, {r6, r8, r9, sp, pc}^
    25d8:	bls	3939c8 <ftello64@plt+0x39241c>
    25dc:	pkhbtmi	r4, r3, r4, lsl #12
    25e0:	stccs	0, cr14, [r0], {10}
    25e4:	adcshi	pc, r7, r0, lsl #5
    25e8:	ldrbmi	r9, [r2], -lr, lsl #16
    25ec:			; <UNDEFINED> instruction: 0xf7fe2101
    25f0:			; <UNDEFINED> instruction: 0xf915ef5a
    25f4:			; <UNDEFINED> instruction: 0xb1bc4f01
    25f8:	ldrdcc	pc, [r0], -fp
    25fc:			; <UNDEFINED> instruction: 0xf8336832
    2600:	andls	r3, lr, #20
    2604:	strle	r0, [r7], #-1113	; 0xfffffba7
    2608:	blcs	36f19c <ftello64@plt+0x36dbf0>
    260c:	blx	a789b8 <ftello64@plt+0xa7740c>
    2610:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    2614:	addshi	pc, pc, r0, asr #2
    2618:	stmdbls	lr, {r5, r9, sl, lr}
    261c:	svc	0x0084f7fe
    2620:	svcmi	0x0001f915
    2624:	mvnle	r2, r0, lsl #24
    2628:	svcvc	0x0000f5b8
    262c:	sbcshi	pc, fp, r0, lsl #1
    2630:	ldmvs	sl!, {r0, r3, r4, r5, r7, r8, fp, lr}^
    2634:	stmibvs	fp, {r0, r3, r4, r5, r6, sl, lr}
    2638:	orrvs	r3, fp, r1, lsl #6
    263c:	svclt	0x00344293
    2640:	andcs	r2, r1, r0
    2644:	svclt	0x00082a00
    2648:	str	r2, [r1, -r0]!
    264c:	vmovcs.16	d16[0], r4
    2650:	rsbsmi	fp, r6, #184, 30	; 0x2e0
    2654:	ldrbtmi	r2, [fp], #-544	; 0xfffffde0
    2658:	tstcs	r1, r8, asr #12
    265c:	andgt	pc, r0, sp, asr #17
    2660:			; <UNDEFINED> instruction: 0xf7fe9601
    2664:			; <UNDEFINED> instruction: 0xe6d2eedc
    2668:			; <UNDEFINED> instruction: 0xf10d4aad
    266c:	blmi	feb44d54 <ftello64@plt+0xfeb437a8>
    2670:	blcc	ffffeaa4 <ftello64@plt+0xffffd4f8>
    2674:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2678:	muleq	r3, r2, r8
    267c:	andeq	lr, r3, r8, lsl #17
    2680:	muleq	r3, r3, r8
    2684:	andeq	lr, r3, r9, lsl #17
    2688:	svceq	0x0006f1bb
    268c:	msrhi	R12_usr, r0
    2690:			; <UNDEFINED> instruction: 0xf853a302
    2694:	ldrmi	r2, [r3], #-43	; 0xffffffd5
    2698:	svclt	0x00004718
    269c:			; <UNDEFINED> instruction: 0xfffffe13
    26a0:	andeq	r0, r0, sp, lsl r0
    26a4:			; <UNDEFINED> instruction: 0xfffffe21
    26a8:			; <UNDEFINED> instruction: 0x000001b7
    26ac:			; <UNDEFINED> instruction: 0xfffffe21
    26b0:	andeq	r0, r0, pc, asr r0
    26b4:	andeq	r0, r0, fp, lsr #32
    26b8:	ldrbtmi	r4, [fp], #-2971	; 0xfffff465
    26bc:	muleq	r3, r3, r8
    26c0:	andeq	lr, r3, r8, lsl #17
    26c4:	movwcs	lr, #1786	; 0x6fa
    26c8:	andcc	pc, r0, r8, lsl #17
    26cc:	andcc	pc, r0, r9, lsl #17
    26d0:	bvs	feefc2a8 <ftello64@plt+0xfeefacfc>
    26d4:	vqdmulh.s<illegal width 8>	d18, d0, d1
    26d8:			; <UNDEFINED> instruction: 0xf8df80bc
    26dc:	movwcs	ip, #592	; 0x250
    26e0:	andcc	pc, r0, r9, lsl #17
    26e4:	ldrbtmi	r4, [ip], #1606	; 0x646
    26e8:			; <UNDEFINED> instruction: 0x000fe8bc
    26ec:	ldrdgt	pc, [r0], -ip
    26f0:			; <UNDEFINED> instruction: 0xf8a6c60f
    26f4:	strbt	ip, [r1], r0
    26f8:			; <UNDEFINED> instruction: 0x2e016abe
    26fc:	sbchi	pc, sl, r0, lsl #4
    2700:	adcshi	pc, fp, r0
    2704:	smlabbcs	r0, sl, sl, r4
    2708:	andne	pc, r0, r8, lsl #17
    270c:	ldrbtmi	r4, [sl], #-1611	; 0xfffff9b5
    2710:	movwgt	ip, #14855	; 0x3a07
    2714:			; <UNDEFINED> instruction: 0xe6d1801a
    2718:	svccc	0x0001f914
    271c:	mvnsle	r2, r0, lsl #22
    2720:			; <UNDEFINED> instruction: 0xf67f42ac
    2724:			; <UNDEFINED> instruction: 0xf7feaf48
    2728:			; <UNDEFINED> instruction: 0xf914ee4a
    272c:	cdpne	12, 6, cr1, cr3, cr1, {0}
    2730:			; <UNDEFINED> instruction: 0xf8326802
    2734:	ldreq	r2, [r6], #17
    2738:	adcmi	sp, fp, #436207616	; 0x1a000000
    273c:	sadd8mi	fp, ip, r8
    2740:			; <UNDEFINED> instruction: 0xf105e739
    2744:	rscscs	r0, pc, #76, 2
    2748:			; <UNDEFINED> instruction: 0xf7fe4650
    274c:	movwcs	lr, #3484	; 0xd9c
    2750:	rscscc	pc, pc, sl, lsl #17
    2754:	stmdbls	lr, {r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    2758:			; <UNDEFINED> instruction: 0xf7fe202a
    275c:	mcrrne	14, 14, lr, r3, cr6
    2760:	svcge	0x0047f43f
    2764:			; <UNDEFINED> instruction: 0xf084990e
    2768:			; <UNDEFINED> instruction: 0xf7fe0040
    276c:			; <UNDEFINED> instruction: 0xe740eede
    2770:	bfi	r4, ip, #12, #10
    2774:	andcs	lr, r7, #3358720	; 0x334000
    2778:	bls	42dd7c <ftello64@plt+0x42c7d0>
    277c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2780:	asrslt	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    2784:	stmib	sp, {r3, r5, r9, sl, lr}^
    2788:	ldrmi	r8, [r9], -r9, lsl #18
    278c:	ldrbtmi	r9, [fp], #518	; 0x206
    2790:			; <UNDEFINED> instruction: 0xf8cd2201
    2794:	stmib	sp, {r2, r3, r5, sp, pc}^
    2798:	stmib	sp, {r2, sl, fp, lr, pc}^
    279c:			; <UNDEFINED> instruction: 0xf8cd6402
    27a0:			; <UNDEFINED> instruction: 0xf8cde004
    27a4:			; <UNDEFINED> instruction: 0xf7feb000
    27a8:			; <UNDEFINED> instruction: 0x4680eef0
    27ac:	stmib	sp, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    27b0:	ldclge	8, cr2, [pc, #-32]!	; 2798 <ftello64@plt+0x11ec>
    27b4:	vst1.8	{d25-d28}, [pc], r7
    27b8:	bls	41f3c0 <ftello64@plt+0x41de14>
    27bc:			; <UNDEFINED> instruction: 0xf8df4628
    27c0:			; <UNDEFINED> instruction: 0x4619a178
    27c4:	eorls	pc, r8, sp, asr #17
    27c8:	ldrbtmi	r9, [sl], #518	; 0x206
    27cc:	stmib	sp, {r0, r9, sp}^
    27d0:	stmib	sp, {r2, sl, fp, lr, pc}^
    27d4:			; <UNDEFINED> instruction: 0xf8cd6402
    27d8:			; <UNDEFINED> instruction: 0xf8cde004
    27dc:			; <UNDEFINED> instruction: 0xf7fea000
    27e0:	pkhtbmi	lr, r0, r4, asr #29
    27e4:	bls	3fc370 <ftello64@plt+0x3fadc4>
    27e8:	blmi	124a818 <ftello64@plt+0x124926c>
    27ec:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    27f0:	mrc	7, 4, APSR_nzcv, cr10, cr14, {7}
    27f4:	bcs	3c46c <ftello64@plt+0x3aec0>
    27f8:	mrcge	4, 3, APSR_nzcv, cr15, cr15, {3}
    27fc:	ldrdcs	pc, [r4, #-133]!	; 0xffffff7b
    2800:	mcrcs	6, 0, lr, cr0, cr5, {3}
    2804:	mvnvc	lr, #140, 20	; 0x8c000
    2808:	mvnvc	lr, #166912	; 0x28c00
    280c:	rsbsmi	fp, r6, #184, 30	; 0x2e0
    2810:	strcc	lr, [r1], -sp, asr #19
    2814:	blmi	125413c <ftello64@plt+0x1252b90>
    2818:	tstls	r0, r0, lsr #4
    281c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2820:	ldcl	7, cr15, [ip, #1016]!	; 0x3f8
    2824:	blmi	11bbff8 <ftello64@plt+0x11baa4c>
    2828:	svclt	0x00b82e00
    282c:	eorcs	r4, r0, #1610612743	; 0x60000007
    2830:			; <UNDEFINED> instruction: 0x4648447b
    2834:	strls	r2, [r0], -r1, lsl #2
    2838:	ldcl	7, cr15, [r0, #1016]!	; 0x3f8
    283c:			; <UNDEFINED> instruction: 0xf10de5e7
    2840:	andcs	r0, r2, #76, 24	; 0x4c00
    2844:	andcs	pc, r0, ip, asr #17
    2848:	cdpeq	0, 1, cr15, cr0, cr15, {2}
    284c:	andcc	pc, r4, ip, asr #17
    2850:	ldmdbmi	ip!, {r0, r1, r5, r6, r9, sl, sp, lr, pc}
    2854:	bmi	f14188 <ftello64@plt+0xf12bdc>
    2858:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    285c:	stm	r8, {r0, r1, r8, fp, lr, pc}
    2860:	bgt	1c2874 <ftello64@plt+0x1c12c8>
    2864:	andshi	ip, sl, r3, lsl #6
    2868:			; <UNDEFINED> instruction: 0xf10de628
    286c:	andcs	r0, r2, #76, 24	; 0x4c00
    2870:	ldrdcc	pc, [r8, #-133]!	; 0xffffff7b
    2874:	andcs	pc, r0, ip, asr #17
    2878:	bmi	d3c818 <ftello64@plt+0xd3b26c>
    287c:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    2880:	ldm	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    2884:	stm	r8, {r0, r1}
    2888:	ldm	r3, {r0, r1}
    288c:	stm	r9, {r0, r1, r2}
    2890:	ldr	r0, [r3], -r7
    2894:	ldrsbtgt	pc, [ip], pc	; <UNPREDICTABLE>
    2898:			; <UNDEFINED> instruction: 0xf8892300
    289c:	strbmi	r3, [r6], -r0
    28a0:	ldm	ip!, {r2, r3, r4, r5, r6, r7, sl, lr}
    28a4:			; <UNDEFINED> instruction: 0xf8dc000f
    28a8:	strgt	ip, [pc], -r0
    28ac:	tstmi	ip, #323584	; 0x4f000
    28b0:	blgt	c0950 <ftello64@plt+0xbf3a4>
    28b4:			; <UNDEFINED> instruction: 0xe6017033
    28b8:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    28bc:	andcs	r4, r5, #622592	; 0x98000
    28c0:	andcs	r4, r0, r9, ror r4
    28c4:	ldcl	7, cr15, [lr], #1016	; 0x3f8
    28c8:	andcs	r4, r1, r1, lsl #12
    28cc:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    28d0:	andcs	r4, r5, #557056	; 0x88000
    28d4:			; <UNDEFINED> instruction: 0xe7f44479
    28d8:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    28dc:	andeq	r4, r1, r8, asr ip
    28e0:	andeq	r0, r0, r0, ror #2
    28e4:	andeq	r4, r1, r2, lsr #24
    28e8:	andeq	r3, r0, r8, asr r2
    28ec:	andeq	r4, r1, r2, ror #13
    28f0:	andeq	r3, r0, r6, lsr #3
    28f4:	andeq	r4, r1, r8, lsr #25
    28f8:	andeq	r3, r0, ip, lsl #2
    28fc:	andeq	r3, r0, r0, lsl #1
    2900:	ldrdeq	r4, [r1], -ip
    2904:	andeq	r3, r0, sl, ror r0
    2908:	andeq	r4, r1, sl, lsr #9
    290c:	andeq	r3, r0, r0
    2910:	andeq	r0, r0, r4, ror r1
    2914:	andeq	r3, r0, r8, lsr #32
    2918:	andeq	r4, r1, r0, ror #19
    291c:			; <UNDEFINED> instruction: 0x00002eba
    2920:	andeq	r2, r0, r4, lsl #29
    2924:	andeq	r2, r0, sl, ror lr
    2928:	andeq	r2, r0, sl, ror lr
    292c:	andeq	r2, r0, r6, asr lr
    2930:	andeq	r2, r0, sl, ror #28
    2934:	andeq	r2, r0, r2, lsr #28
    2938:	andeq	r2, r0, r2, lsl lr
    293c:	andeq	r2, r0, r2, ror #25
    2940:	strdeq	r2, [r0], -r0
    2944:	andeq	r2, r0, r0, lsr #25
    2948:	andeq	r2, r0, sl, ror #25
    294c:	andeq	r2, r0, r6, ror #25
    2950:	andeq	r2, r0, ip, ror #25
    2954:			; <UNDEFINED> instruction: 0x00002cb0
    2958:	andeq	r2, r0, r8, lsl #24
    295c:	strdeq	r2, [r0], -r4
    2960:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    2964:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    2968:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    296c:			; <UNDEFINED> instruction: 0xf7fe4620
    2970:			; <UNDEFINED> instruction: 0x4607ecf6
    2974:			; <UNDEFINED> instruction: 0xf7fe4620
    2978:	strmi	lr, [r6], -ip, ror #24
    297c:			; <UNDEFINED> instruction: 0xf7fe4620
    2980:			; <UNDEFINED> instruction: 0x4604ed9e
    2984:			; <UNDEFINED> instruction: 0xb128bb66
    2988:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    298c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    2990:	tstle	r7, r9, lsl #22
    2994:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    2998:			; <UNDEFINED> instruction: 0x4620681c
    299c:	ldcl	7, cr15, [lr], {254}	; 0xfe
    29a0:	strtmi	r4, [r0], -r6, lsl #12
    29a4:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    29a8:	strtmi	r4, [r0], -r5, lsl #12
    29ac:	stc	7, cr15, [r6, #1016]	; 0x3f8
    29b0:	bllt	f541c8 <ftello64@plt+0xf52c1c>
    29b4:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    29b8:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    29bc:	blcs	25c9d0 <ftello64@plt+0x25b424>
    29c0:	ldfltp	f5, [r8, #44]!	; 0x2c
    29c4:	rscle	r2, r5, r0, lsr #22
    29c8:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    29cc:	andcs	r2, r0, r5, lsl #4
    29d0:			; <UNDEFINED> instruction: 0xf7fe4479
    29d4:			; <UNDEFINED> instruction: 0xf7feec78
    29d8:	mulcs	r1, r6, sp
    29dc:	mcrr	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    29e0:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    29e4:	stccs	8, cr6, [r0], {3}
    29e8:	blcs	8371a0 <ftello64@plt+0x835bf4>
    29ec:	andvs	fp, r4, r8, lsl pc
    29f0:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    29f4:	andcs	r2, r0, r5, lsl #4
    29f8:			; <UNDEFINED> instruction: 0xf7fe4479
    29fc:			; <UNDEFINED> instruction: 0xf7feec64
    2a00:			; <UNDEFINED> instruction: 0xe7eaecfc
    2a04:	mvnle	r2, r0, lsl #16
    2a08:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    2a0c:	blcs	81ca20 <ftello64@plt+0x81b474>
    2a10:	andvs	fp, r4, r8, lsl pc
    2a14:	svclt	0x0000e7e1
    2a18:	andeq	r4, r1, lr, lsl #10
    2a1c:	andeq	r0, r0, r4, ror r1
    2a20:	andeq	r0, r0, r8, ror #2
    2a24:	andeq	r2, r0, r8, lsr ip
    2a28:	andeq	r2, r0, r0, lsl ip
    2a2c:	svcmi	0x00f0e92d
    2a30:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
    2a34:	strmi	r8, [sl], r2, lsl #22
    2a38:			; <UNDEFINED> instruction: 0x2668f8df
    2a3c:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
    2a40:	cfldr32vc	mvfx15, [r7, #-692]!	; 0xfffffd4c
    2a44:			; <UNDEFINED> instruction: 0xf10dab11
    2a48:	movwls	r0, #22860	; 0x594c
    2a4c:			; <UNDEFINED> instruction: 0x4618461d
    2a50:			; <UNDEFINED> instruction: 0x3654f8df
    2a54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2a58:			; <UNDEFINED> instruction: 0xf04f93b5
    2a5c:			; <UNDEFINED> instruction: 0xf8c90300
    2a60:			; <UNDEFINED> instruction: 0xf7fe4000
    2a64:			; <UNDEFINED> instruction: 0xf8dfec24
    2a68:	stmdavs	sl!, {r2, r6, r9, sl, ip, sp}
    2a6c:			; <UNDEFINED> instruction: 0xf8df2002
    2a70:	ldrbtmi	r1, [fp], #-1600	; 0xfffff9c0
    2a74:	andls	r4, r9, #2030043136	; 0x79000000
    2a78:	andsvs	r6, sl, sl, asr r1
    2a7c:	ldc	7, cr15, [r0], {254}	; 0xfe
    2a80:			; <UNDEFINED> instruction: 0x1630f8df
    2a84:	ldrbtmi	r2, [r9], #-3
    2a88:	stc	7, cr15, [sl], {254}	; 0xfe
    2a8c:			; <UNDEFINED> instruction: 0x1628f8df
    2a90:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    2a94:	ldcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    2a98:			; <UNDEFINED> instruction: 0xf0002800
    2a9c:	sfmge	f0, 3, [r9, #-1016]	; 0xfffffc08
    2aa0:	vst1.8	{d20-d22}, [pc], r7
    2aa4:	strtmi	r4, [r2], -r0, lsl #7
    2aa8:			; <UNDEFINED> instruction: 0xf7fe4621
    2aac:			; <UNDEFINED> instruction: 0x4629ecd2
    2ab0:			; <UNDEFINED> instruction: 0x46224653
    2ab4:			; <UNDEFINED> instruction: 0xf7ff4638
    2ab8:	stmdacs	r1, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    2abc:	andshi	pc, r7, #64	; 0x40
    2ac0:	ldrsbcc	pc, [r4, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
    2ac4:	andls	sl, ip, #73728	; 0x12000
    2ac8:	andcs	r9, r0, #1207959552	; 0x48000000
    2acc:			; <UNDEFINED> instruction: 0x46114653
    2ad0:			; <UNDEFINED> instruction: 0xf7ff4638
    2ad4:			; <UNDEFINED> instruction: 0xf8d9fb31
    2ad8:	blcs	eae0 <ftello64@plt+0xd534>
    2adc:	subshi	pc, ip, #64	; 0x40
    2ae0:			; <UNDEFINED> instruction: 0x461c46d0
    2ae4:	vmin.s8	d20, d22, d26
    2ae8:			; <UNDEFINED> instruction: 0xf6441264
    2aec:	vmla.f<illegal width 8>	d23, d6, d0[3]
    2af0:			; <UNDEFINED> instruction: 0xf6c45274
    2af4:	andls	r1, r3, #-1073741807	; 0xc0000011
    2af8:			; <UNDEFINED> instruction: 0xf646910e
    2afc:	vqsub.s8	q8, q3, <illegal reg q9.5>
    2b00:	vbic.i32	<illegal reg q10.5>, #114	; 0x00000072
    2b04:			; <UNDEFINED> instruction: 0xf6c64275
    2b08:	andls	r7, r6, #-2147483624	; 0x80000018
    2b0c:	vrhadd.s8	d25, d7, d8
    2b10:			; <UNDEFINED> instruction: 0xf6465272
    2b14:			; <UNDEFINED> instruction: 0xf6c67164
    2b18:			; <UNDEFINED> instruction: 0xf6c6426e
    2b1c:	movwls	r6, #29047	; 0x7177
    2b20:	tstls	sp, fp, lsl #4
    2b24:	strbmi	r9, [r3], -r4, lsl #6
    2b28:	strtmi	r4, [r9], -sl, asr #12
    2b2c:			; <UNDEFINED> instruction: 0xf7ff4650
    2b30:	stmdacs	r1, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
    2b34:			; <UNDEFINED> instruction: 0xf8dbd136
    2b38:			; <UNDEFINED> instruction: 0xf8d5301c
    2b3c:	tstlt	fp, r4, asr r1
    2b40:	sfmle	f4, 4, [fp], #-588	; 0xfffffdb4
    2b44:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    2b48:	addsmi	fp, r3, #-1073741822	; 0xc0000002
    2b4c:			; <UNDEFINED> instruction: 0xf89bdb26
    2b50:			; <UNDEFINED> instruction: 0xf8df0000
    2b54:	strbeq	r3, [r7, r8, ror #10]
    2b58:	andsvs	r4, sl, fp, ror r4
    2b5c:	cmnhi	r7, r0, lsl #2	; <UNPREDICTABLE>
    2b60:	blcs	1fa1414 <ftello64@plt+0x1f9fe68>
    2b64:	rschi	pc, r0, r0
    2b68:			; <UNDEFINED> instruction: 0x6000f9b5
    2b6c:			; <UNDEFINED> instruction: 0xf995af54
    2b70:	cdpcs	0, 0, cr1, cr8, cr12, {1}
    2b74:	stmdbcs	r0, {r0, r1, ip, lr, pc}
    2b78:	blcs	327e0 <ftello64@plt+0x31234>
    2b7c:	stmdbcs	r0, {r0, r5, r6, r8, ip, lr, pc}
    2b80:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    2b84:	adflss	f2, f3, #0.0
    2b88:	ldmdavs	r9!, {r0, r3, r5, pc}
    2b8c:			; <UNDEFINED> instruction: 0xf00042b1
    2b90:			; <UNDEFINED> instruction: 0xf9958186
    2b94:	blcs	ebbc <ftello64@plt+0xd610>
    2b98:	adchi	pc, r8, r0, asr #32
    2b9c:	ldrdeq	pc, [r0], -r9
    2ba0:	sbcle	r2, r0, r0, lsl #16
    2ba4:	ldrdpl	pc, [r8], -fp	; <UNPREDICTABLE>
    2ba8:			; <UNDEFINED> instruction: 0x46c24657
    2bac:			; <UNDEFINED> instruction: 0xf1bab36d
    2bb0:	andle	r0, r6, r0, lsl #30
    2bb4:			; <UNDEFINED> instruction: 0xf7fe4650
    2bb8:	strmi	lr, [r2], lr, lsl #23
    2bbc:			; <UNDEFINED> instruction: 0xf0002800
    2bc0:			; <UNDEFINED> instruction: 0xf8df824a
    2bc4:			; <UNDEFINED> instruction: 0x211404fc
    2bc8:	eorcs	sl, r0, #2704	; 0xa90
    2bcc:	blls	313db4 <ftello64@plt+0x312808>
    2bd0:	streq	pc, [r5, #-2817]	; 0xfffff4ff
    2bd4:	stmiavs	r8!, {r0, r4, r5, r9, sl, lr}
    2bd8:	blx	ff0c0bdc <ftello64@plt+0xff0bf630>
    2bdc:	stmdacs	r0, {r0, r2, r9, sp}
    2be0:	subhi	pc, r0, #192, 4
    2be4:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2be8:	ldrbtmi	r2, [r9], #-0
    2bec:	bl	1ac0bec <ftello64@plt+0x1abf640>
    2bf0:	ldrbmi	r9, [r0], -r3
    2bf4:	ldc	7, cr15, [r8], #-1016	; 0xfffffc08
    2bf8:	ldrtmi	r9, [r3], -r3, lsl #18
    2bfc:	andcs	r4, r1, r2, lsl #12
    2c00:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    2c04:			; <UNDEFINED> instruction: 0xf7fe4650
    2c08:			; <UNDEFINED> instruction: 0x4638eb1e
    2c0c:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    2c10:			; <UNDEFINED> instruction: 0x4620b134
    2c14:	ldrdmi	pc, [r0, r4]
    2c18:	bl	540c18 <ftello64@plt+0x53f66c>
    2c1c:	mvnsle	r2, r0, lsl #24
    2c20:	strtcs	pc, [r4], #2271	; 0x8df
    2c24:	strcc	pc, [r0], #2271	; 0x8df
    2c28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2c2c:	blls	fed5cc9c <ftello64@plt+0xfed5b6f0>
    2c30:			; <UNDEFINED> instruction: 0xf040405a
    2c34:			; <UNDEFINED> instruction: 0xf50d8215
    2c38:	ldc	13, cr7, [sp], #220	; 0xdc
    2c3c:	pop	{r1, r8, r9, fp, pc}
    2c40:	ldmdavs	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2c44:	adcsmi	r9, r1, #14, 28	; 0xe0
    2c48:	rschi	pc, r8, r0
    2c4c:	ldmdavs	r9!, {r0, r1, r2, r9, sl, sp}
    2c50:	cdpls	0, 0, cr8, cr3, cr14, {1}
    2c54:			; <UNDEFINED> instruction: 0xf00042b1
    2c58:	stfcsd	f0, [r0], {139}	; 0x8b
    2c5c:	orrshi	pc, sl, r0
    2c60:	andcs	sl, r0, #76800	; 0x12c00
    2c64:	bhi	43e48c <ftello64@plt+0x43cee0>
    2c68:	ldrmi	r9, [r0], pc, lsl #14
    2c6c:	ldrmi	r4, [sp], -pc, lsr #12
    2c70:			; <UNDEFINED> instruction: 0xf104940a
    2c74:	eorcs	r0, r0, #8
    2c78:	strtmi	r4, [r6], -r9, lsr #12
    2c7c:	ldcl	7, cr15, [r8], #-1016	; 0xfffffc08
    2c80:	ldrdmi	pc, [r0, r4]
    2c84:	strtmi	fp, [r2], -r8, lsr #19
    2c88:	svceq	0x0000f1b8
    2c8c:	rschi	pc, sl, r0
    2c90:	ldrdcc	pc, [r4, r6]
    2c94:			; <UNDEFINED> instruction: 0xf8c2b11a
    2c98:			; <UNDEFINED> instruction: 0xf8d63184
    2c9c:	blcs	f2b4 <ftello64@plt+0xdd08>
    2ca0:	rschi	pc, ip, r0
    2ca4:	orrcs	pc, r0, r3, asr #17
    2ca8:			; <UNDEFINED> instruction: 0xf04f4630
    2cac:			; <UNDEFINED> instruction: 0xf7fe0801
    2cb0:			; <UNDEFINED> instruction: 0x2c00eaca
    2cb4:			; <UNDEFINED> instruction: 0x4643d1dd
    2cb8:	mrc	6, 0, r4, cr8, cr13, {1}
    2cbc:	svcls	0x000f8a10
    2cc0:	blcs	29cf0 <ftello64@plt+0x28744>
    2cc4:	svcge	0x0065f47f
    2cc8:	blcs	298e0 <ftello64@plt+0x28334>
    2ccc:	cmphi	r5, r0	; <UNPREDICTABLE>
    2cd0:	bls	1298f4 <ftello64@plt+0x128348>
    2cd4:	ldrbmi	r4, [r8], -r9, lsr #12
    2cd8:			; <UNDEFINED> instruction: 0xf7ff9c0a
    2cdc:			; <UNDEFINED> instruction: 0xf995fa95
    2ce0:			; <UNDEFINED> instruction: 0xf8c93008
    2ce4:	blcs	2cec <ftello64@plt+0x1740>
    2ce8:	svcge	0x0058f43f
    2cec:	sbcvc	pc, r4, pc, asr #8
    2cf0:	bl	1040cf0 <ftello64@plt+0x103f744>
    2cf4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2cf8:	bichi	pc, r8, r0
    2cfc:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    2d00:			; <UNDEFINED> instruction: 0xf7fe4629
    2d04:	movwcs	lr, #2752	; 0xac0
    2d08:	ldrdeq	pc, [r0], -r9
    2d0c:	orrmi	pc, r0, r6, asr #17
    2d10:	orrcc	pc, r4, r6, asr #17
    2d14:			; <UNDEFINED> instruction: 0xf0002c00
    2d18:			; <UNDEFINED> instruction: 0xf8c48138
    2d1c:	ldrtmi	r6, [r4], -r4, lsl #3
    2d20:			; <UNDEFINED> instruction: 0xf43f2800
    2d24:	ldr	sl, [sp, -r0, lsl #30]!
    2d28:	svcge	0x00549906
    2d2c:	addmi	r6, fp, #3866624	; 0x3b0000
    2d30:	adchi	pc, r6, r0
    2d34:	stmdbls	r8, {r0, r1, r3, r4, r5, fp, sp, lr}
    2d38:	eorle	r4, r3, fp, lsl #5
    2d3c:	stmdbls	fp, {r0, r1, r3, r4, r5, fp, sp, lr}
    2d40:	suble	r4, r9, fp, lsl #5
    2d44:			; <UNDEFINED> instruction: 0x1000f9b5
    2d48:			; <UNDEFINED> instruction: 0xdc602909
    2d4c:	blle	180d154 <ftello64@plt+0x180bba8>
    2d50:	blcs	1ca684 <ftello64@plt+0x1c90d8>
    2d54:	svcge	0x0022f63f
    2d58:			; <UNDEFINED> instruction: 0xf856a602
    2d5c:	ldrmi	r3, [lr], #-35	; 0xffffffdd
    2d60:	svclt	0x00004730
    2d64:	andeq	r0, r0, r9, lsl #1
    2d68:	andeq	r0, r0, r1, lsr r0
    2d6c:	andeq	r0, r0, r1, asr #4
    2d70:	andeq	r0, r0, r1, asr #4
    2d74:			; <UNDEFINED> instruction: 0xfffffe39
    2d78:			; <UNDEFINED> instruction: 0xfffffe39
    2d7c:			; <UNDEFINED> instruction: 0xfffffef7
    2d80:			; <UNDEFINED> instruction: 0xfffffe2f
    2d84:	vtst.8	d24, d23, d25
    2d88:	addsmi	r4, r9, #-1140850687	; 0xbc000001
    2d8c:	movwcs	fp, #12036	; 0x2f04
    2d90:	bicsle	r8, r3, fp, lsr #32
    2d94:	vmlsge.f32	s9, s23, s26
    2d98:	ldrbtmi	r2, [sl], #-773	; 0xfffffcfb
    2d9c:	stm	r6, {r0, r1, r2, r9, fp, lr, pc}
    2da0:	strtmi	r0, [r9], -r7
    2da4:	ldrbmi	r9, [r8], -r5, lsl #20
    2da8:			; <UNDEFINED> instruction: 0xf7ff6812
    2dac:			; <UNDEFINED> instruction: 0xf8d5fa2d
    2db0:	movwls	r3, #16724	; 0x4154
    2db4:	andeq	pc, r0, r9, asr #17
    2db8:			; <UNDEFINED> instruction: 0x3000f9b5
    2dbc:	svclt	0x000c2bfe
    2dc0:	movwcs	r2, #4866	; 0x1302
    2dc4:	stccs	3, cr9, [r0], {7}
    2dc8:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
    2dcc:			; <UNDEFINED> instruction: 0xf8d44620
    2dd0:			; <UNDEFINED> instruction: 0xf7fe4180
    2dd4:			; <UNDEFINED> instruction: 0xe7f6ea38
    2dd8:	vtst.8	q11, <illegal reg q3.5>, <illegal reg q12.5>
    2ddc:			; <UNDEFINED> instruction: 0xf6c66365
    2de0:	addsmi	r4, r9, #-1811939327	; 0x94000001
    2de4:	movwcs	fp, #7940	; 0x1f04
    2de8:			; <UNDEFINED> instruction: 0xd1ab802b
    2dec:	stmdbvc	lr!, {r0, r1, r7, r8, r9, sl}
    2df0:	addshi	pc, r2, r0, lsl #2
    2df4:	svclt	0x00182e36
    2df8:	cmnle	r1, r0, lsr lr
    2dfc:	andls	r9, r4, #5120	; 0x1400
    2e00:	andsvs	r9, sl, r9, lsl #4
    2e04:	strdhi	r2, [fp], -lr	; <UNPREDICTABLE>
    2e08:	movwls	r2, #29442	; 0x7302
    2e0c:	ldmibcs	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    2e10:	stmiami	pc!, {r1, r2, r3, r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
    2e14:			; <UNDEFINED> instruction: 0xf7fe4478
    2e18:			; <UNDEFINED> instruction: 0xe6bfeaf0
    2e1c:	stmdbcs	lr, {r0, r3, r4, r5, r7, fp, pc}^
    2e20:	svcge	0x0014f47f
    2e24:	mcrls	8, 0, r6, cr3, cr9, {1}
    2e28:			; <UNDEFINED> instruction: 0xd18b42b1
    2e2c:	stmdbcs	r0, {r0, r3, r4, r5, r8, fp, ip, sp, lr}
    2e30:	blcs	1f37458 <ftello64@plt+0x1f35eac>
    2e34:	eorsle	fp, r9, r9, asr r2
    2e38:	orrle	r2, r3, fp, ror r9
    2e3c:			; <UNDEFINED> instruction: 0xf04f0780
    2e40:	eorhi	r0, fp, r3, lsl #6
    2e44:	mcrge	5, 5, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    2e48:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    2e4c:	movwcs	lr, #12342	; 0x3036
    2e50:	ldrbmi	r4, [r8], -r9, lsr #12
    2e54:			; <UNDEFINED> instruction: 0xf9d8f7ff
    2e58:	andeq	pc, r0, r9, asr #17
    2e5c:			; <UNDEFINED> instruction: 0xf43f2800
    2e60:	ldr	sl, [pc], r2, ror #28
    2e64:	ldrsbcs	pc, [r4, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    2e68:	ldrtmi	r2, [r9], -r3, lsl #6
    2e6c:			; <UNDEFINED> instruction: 0xf7ff4658
    2e70:			; <UNDEFINED> instruction: 0xf8d6f9cb
    2e74:			; <UNDEFINED> instruction: 0xf8c92180
    2e78:	str	r0, [r9, -r0]
    2e7c:	ldr	r9, [r3, -sl, lsl #4]
    2e80:	stmdbls	sp, {r0, r1, r3, r4, r5, r6, fp, sp, lr}
    2e84:	svclt	0x0004428b
    2e88:	strdhi	r2, [fp], -lr	; <UNPREDICTABLE>
    2e8c:	svcge	0x0052f47f
    2e90:	ldrble	r0, [r8], #-1921	; 0xfffff87f
    2e94:	andls	r9, r4, #5120	; 0x1400
    2e98:	andsvs	r9, sl, r9, lsl #4
    2e9c:	ldmdbvc	r9!, {r2, r3, r7, r8, r9, sl, sp, lr, pc}
    2ea0:			; <UNDEFINED> instruction: 0xf47f2900
    2ea4:	blcs	1f2e884 <ftello64@plt+0x1f2d2d8>
    2ea8:	bicle	fp, r5, r9, asr r2
    2eac:			; <UNDEFINED> instruction: 0xf04f0786
    2eb0:	eorhi	r0, fp, r4, lsl #6
    2eb4:	mrcge	5, 3, APSR_nzcv, cr2, cr15, {3}
    2eb8:	ldrbtmi	r4, [fp], #-2951	; 0xfffff479
    2ebc:	muleq	r7, r3, r8
    2ec0:	movwcs	sl, #32331	; 0x7e4b
    2ec4:	strtmi	ip, [r9], -r3, lsl #12
    2ec8:			; <UNDEFINED> instruction: 0x46587032
    2ecc:	ldmdavs	r2, {r0, r2, r9, fp, ip, pc}
    2ed0:			; <UNDEFINED> instruction: 0xf99af7ff
    2ed4:	andeq	pc, r0, r9, asr #17
    2ed8:			; <UNDEFINED> instruction: 0xf43f2800
    2edc:	strbt	sl, [r1], -r4, lsr #28
    2ee0:	ldrdeq	pc, [r0], -r9
    2ee4:	stmdacs	r0, {r0, r3, r9, ip, pc}
    2ee8:	mrcge	4, 0, APSR_nzcv, cr13, cr15, {1}
    2eec:			; <UNDEFINED> instruction: 0x4638e65a
    2ef0:			; <UNDEFINED> instruction: 0xf7feae14
    2ef4:			; <UNDEFINED> instruction: 0x4632ead2
    2ef8:	andcs	r4, r3, r1, lsl #12
    2efc:	b	3c0efc <ftello64@plt+0x3bf950>
    2f00:			; <UNDEFINED> instruction: 0xf0402800
    2f04:	bge	4a31ec <ftello64@plt+0x4a1c40>
    2f08:	andls	r6, ip, #11456	; 0x2cc0
    2f0c:	andcs	r4, r1, #17825792	; 0x1100000
    2f10:			; <UNDEFINED> instruction: 0xf8c9600b
    2f14:	ldrb	r2, [r8]
    2f18:	eorcs	r4, r0, #112, 22	; 0x1c000
    2f1c:	stmdage	fp, {r0, r8, sp}^
    2f20:			; <UNDEFINED> instruction: 0x9600447b
    2f24:	b	1ec0f24 <ftello64@plt+0x1ebf978>
    2f28:	movwcs	r9, #14857	; 0x3a09
    2f2c:	ldrbmi	r4, [r8], -r9, lsr #12
    2f30:			; <UNDEFINED> instruction: 0xf96af7ff
    2f34:	svclt	0x00182e36
    2f38:			; <UNDEFINED> instruction: 0xf8d52e30
    2f3c:			; <UNDEFINED> instruction: 0xf8c92154
    2f40:	bicle	r0, sp, r0
    2f44:	bmi	19bccb4 <ftello64@plt+0x19bb708>
    2f48:	movwcs	sl, #15947	; 0x3e4b
    2f4c:	bgt	1d413c <ftello64@plt+0x1d2b90>
    2f50:	andeq	lr, r7, r6, lsl #17
    2f54:	bls	114800 <ftello64@plt+0x113254>
    2f58:			; <UNDEFINED> instruction: 0xf7ff4658
    2f5c:			; <UNDEFINED> instruction: 0xf8d5f955
    2f60:	blls	14b4b8 <ftello64@plt+0x149f0c>
    2f64:	andsvs	r9, sl, r4, lsl #4
    2f68:			; <UNDEFINED> instruction: 0xf8c99209
    2f6c:	str	r0, [r3, -r0]!
    2f70:	stmdbcs	r0, {r0, r3, r4, r5, r8, fp, ip, sp, lr}
    2f74:	mrcge	4, 3, APSR_nzcv, cr1, cr15, {3}
    2f78:			; <UNDEFINED> instruction: 0xf8dbe75b
    2f7c:			; <UNDEFINED> instruction: 0xf8d52014
    2f80:	addsmi	r3, sl, #84, 2
    2f84:	movwcs	sp, #27927	; 0x6d17
    2f88:	ldrtmi	lr, [r4], -r3, lsr #13
    2f8c:			; <UNDEFINED> instruction: 0xf43f2800
    2f90:	str	sl, [r7], -sl, asr #27
    2f94:	ldr	r9, [r7], sl, lsl #8
    2f98:	ldrdpl	pc, [r8], -fp	; <UNPREDICTABLE>
    2f9c:	eorsle	r2, r7, r0, lsl #26
    2fa0:	str	r2, [r4], -r0, lsl #8
    2fa4:			; <UNDEFINED> instruction: 0xf57f0782
    2fa8:	stmdbcs	r3, {r0, r3, r4, r5, r6, r7, r8, sl, fp, sp, pc}
    2fac:	svcge	0x004cf43f
    2fb0:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    2fb4:	blls	13cdc4 <ftello64@plt+0x13b818>
    2fb8:			; <UNDEFINED> instruction: 0xf8854638
    2fbc:			; <UNDEFINED> instruction: 0xf7fe304b
    2fc0:			; <UNDEFINED> instruction: 0x4607e912
    2fc4:	sbcsle	r2, lr, r0, lsl #16
    2fc8:	stcge	8, cr6, [r9], #440	; 0x1b8
    2fcc:	tstcs	r1, r6, asr #22
    2fd0:			; <UNDEFINED> instruction: 0x46202230
    2fd4:			; <UNDEFINED> instruction: 0x9600447b
    2fd8:	b	840fd8 <ftello64@plt+0x83fa2c>
    2fdc:	tstcs	r4, r0, lsr #12
    2fe0:	b	19c0fe0 <ftello64@plt+0x19bfa34>
    2fe4:	stmdbmi	r1, {r6, r7, r8, fp, ip, sp, pc}^
    2fe8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2fec:	b	fea40fec <ftello64@plt+0xfea3fa40>
    2ff0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2ff4:	ldmdbmi	lr!, {r0, r1, r2, r6, r7, ip, lr, pc}
    2ff8:	ldrbtmi	sl, [r9], #-3118	; 0xfffff3d2
    2ffc:			; <UNDEFINED> instruction: 0xf7fe4622
    3000:	stmdacs	r1, {r1, r2, r4, r8, fp, sp, lr, pc}
    3004:	andsle	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
    3008:	b	1641008 <ftello64@plt+0x163fa5c>
    300c:	strbt	r2, [r0], -r6, lsl #6
    3010:			; <UNDEFINED> instruction: 0xf7fe4638
    3014:			; <UNDEFINED> instruction: 0xe603ea54
    3018:	vnmulge.f64	d10, d14, d11
    301c:			; <UNDEFINED> instruction: 0x46202230
    3020:	blmi	d1488c <ftello64@plt+0xd132e0>
    3024:	mrscs	r9, (UNDEF: 17)
    3028:			; <UNDEFINED> instruction: 0xf7fe447b
    302c:			; <UNDEFINED> instruction: 0x4621e9f8
    3030:	andcs	r4, r3, r2, lsr r6
    3034:	b	fe441034 <ftello64@plt+0xfe43fa88>
    3038:			; <UNDEFINED> instruction: 0xd1a42800
    303c:	ldmibvs	r3!, {r1, r3, r4, r5, r7, fp, sp, lr}
    3040:	lslle	r4, sl	; <illegal shifter operand>
    3044:	strb	r2, [r4], -r4, lsl #6
    3048:	b	e41048 <ftello64@plt+0xe3fa9c>
    304c:	stmdavs	r3!, {r1, r3, r4, r5, r7, fp, sp, lr}
    3050:			; <UNDEFINED> instruction: 0xd198429a
    3054:	stmdbmi	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3058:	ldrbtmi	r2, [r9], #-1
    305c:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3060:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3064:	andcs	r4, r0, r5, lsr #18
    3068:			; <UNDEFINED> instruction: 0xf7fe4479
    306c:	strmi	lr, [r1], -ip, lsr #18
    3070:			; <UNDEFINED> instruction: 0xf7fe2001
    3074:	stmdbmi	r2!, {r2, r3, r4, r5, r9, fp, sp, lr, pc}
    3078:	andcs	r4, r5, #32, 12	; 0x2000000
    307c:			; <UNDEFINED> instruction: 0xf7fe4479
    3080:	ldrbmi	lr, [r2], -r2, lsr #18
    3084:	andcs	r4, r1, r1, lsl #12
    3088:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    308c:	vst2.8	{d20,d22}, [pc :64]!
    3090:	andcs	r7, r1, r4, asr #5
    3094:			; <UNDEFINED> instruction: 0xf7fe4479
    3098:	ldmdbmi	fp, {r2, r3, r4, r5, r8, fp, sp, lr, pc}
    309c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    30a0:	svclt	0x0000e7ed
    30a4:	andeq	r4, r1, r6, lsr r4
    30a8:	andeq	r0, r0, r0, ror #2
    30ac:	andeq	r4, r1, r2, lsr #11
    30b0:			; <UNDEFINED> instruction: 0xfffff4a9
    30b4:			; <UNDEFINED> instruction: 0xfffff457
    30b8:	muleq	r0, sl, fp
    30bc:			; <UNDEFINED> instruction: 0x000144bc
    30c0:	andeq	r3, r1, r8, lsr #28
    30c4:	strdeq	r2, [r0], -sl
    30c8:	andeq	r4, r1, ip, asr #4
    30cc:	strdeq	r2, [r0], -r6
    30d0:			; <UNDEFINED> instruction: 0x000028b4
    30d4:	ldrdeq	r2, [r0], -r6
    30d8:	andeq	r2, r0, sl, asr r7
    30dc:	andeq	r2, r0, ip, ror r7
    30e0:	andeq	r2, r0, r8, lsr r7
    30e4:	andeq	r2, r0, r2, ror #12
    30e8:	ldrdeq	r2, [r0], -r4
    30ec:	andeq	r2, r0, r2, asr #12
    30f0:	andeq	r2, r0, r2, asr #13
    30f4:	muleq	r0, r8, r6
    30f8:	andeq	r2, r0, lr, lsl #8
    30fc:	andeq	r2, r0, r0, ror #8
    3100:	andeq	r2, r0, r4, asr #11
    3104:			; <UNDEFINED> instruction: 0x000023b8
    3108:	muleq	r0, r2, r5
    310c:	tstcs	r0, r5, lsr #20
    3110:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    3114:	addslt	fp, r6, r0, ror r5
    3118:			; <UNDEFINED> instruction: 0x460458d3
    311c:	ldmdavs	fp, {r0, r1, fp, sp, pc}
    3120:			; <UNDEFINED> instruction: 0xf04f9315
    3124:			; <UNDEFINED> instruction: 0xf7fe0300
    3128:	cmnlt	r8, ip, lsl #18
    312c:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3130:	submi	r6, r0, #0, 16
    3134:	blmi	7159b0 <ftello64@plt+0x714404>
    3138:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    313c:	blls	55d1ac <ftello64@plt+0x55bc00>
    3140:	qsuble	r4, sl, ip
    3144:	ldcllt	0, cr11, [r0, #-88]!	; 0xffffffa8
    3148:	andcs	sl, r7, r1, lsl #18
    314c:	stm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3150:	bls	b1898 <ftello64@plt+0xb02ec>
    3154:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
    3158:	strbeq	pc, [r2, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
    315c:	movwne	lr, #14813	; 0x39dd
    3160:	strvs	pc, [r2, #-2949]	; 0xfffff47b
    3164:	mcrls	7, 0, r1, cr1, cr2, {6}
    3168:	eorvs	r1, r1, r9, lsl #23
    316c:	adcne	lr, r5, #198656	; 0x30800
    3170:	mlsvs	r3, fp, sl, r1
    3174:	ble	ff74dd7c <ftello64@plt+0xff74c7d0>
    3178:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    317c:			; <UNDEFINED> instruction: 0xf5033901
    3180:	stmib	r4, {r4, r8, r9, ip, sp, lr}^
    3184:	ldrb	r1, [r5, r0, lsl #6]
    3188:			; <UNDEFINED> instruction: 0xf7fea805
    318c:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
    3190:	blls	f78c8 <ftello64@plt+0xf631c>
    3194:	rsbvs	r9, r0, r5, lsl #20
    3198:	mlavs	r3, fp, sl, r1
    319c:			; <UNDEFINED> instruction: 0xf7fee7ca
    31a0:	svclt	0x0000e8a0
    31a4:	andeq	r3, r1, r2, ror #26
    31a8:	andeq	r0, r0, r0, ror #2
    31ac:	andeq	r3, r1, ip, lsr sp
    31b0:	blmi	555a08 <ftello64@plt+0x55445c>
    31b4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    31b8:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    31bc:	stmdbge	r1, {r2, r9, sl, lr}
    31c0:	ldmdavs	fp, {r2, sp}
    31c4:			; <UNDEFINED> instruction: 0xf04f9303
    31c8:			; <UNDEFINED> instruction: 0xf7fe0300
    31cc:	stmdblt	r0!, {r4, r6, fp, sp, lr, pc}^
    31d0:			; <UNDEFINED> instruction: 0xf6449b02
    31d4:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    31d8:	stmdbls	r1, {r1, r5, r6, r9}
    31dc:	andgt	pc, r3, #133120	; 0x20800
    31e0:	ldrdvs	r1, [r1], -fp	; <UNPREDICTABLE>
    31e4:			; <UNDEFINED> instruction: 0x13a2ebc3
    31e8:	bmi	21b37c <ftello64@plt+0x219dd0>
    31ec:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    31f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    31f4:	subsmi	r9, sl, r3, lsl #22
    31f8:	andlt	sp, r4, r1, lsl #2
    31fc:			; <UNDEFINED> instruction: 0xf7febd10
    3200:	svclt	0x0000e870
    3204:	andeq	r3, r1, r0, asr #25
    3208:	andeq	r0, r0, r0, ror #2
    320c:	andeq	r3, r1, r6, lsl #25
    3210:	andvs	r2, fp, r0, lsl #6
    3214:			; <UNDEFINED> instruction: 0xb328b410
    3218:	mulmi	r0, r0, r9
    321c:	tstle	ip, pc, lsr #24
    3220:	mulcc	r1, r0, r9
    3224:	andcc	r4, r1, r4, lsl #12
    3228:	rscsle	r2, r9, pc, lsr #22
    322c:	andvs	r2, fp, r1, lsl #6
    3230:	mulcc	r1, r4, r9
    3234:	svclt	0x00182b2f
    3238:	andle	r2, sl, r0, lsl #22
    323c:			; <UNDEFINED> instruction: 0xf1c04603
    3240:	ldmdane	sl, {r1}
    3244:			; <UNDEFINED> instruction: 0xf913600a
    3248:	bcs	ee54 <ftello64@plt+0xd8a8>
    324c:	bcs	bf2eb4 <ftello64@plt+0xbf1908>
    3250:			; <UNDEFINED> instruction: 0x4620d1f7
    3254:	blmi	1413d0 <ftello64@plt+0x13fe24>
    3258:	stccs	7, cr4, [r0], {112}	; 0x70
    325c:			; <UNDEFINED> instruction: 0x4604d0f9
    3260:	strb	r3, [r3, r1]!
    3264:	ldrb	r4, [r4, r4, lsl #12]!
    3268:			; <UNDEFINED> instruction: 0x460eb570
    326c:	mulne	r0, r0, r9
    3270:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    3274:	cmplt	r1, r8, lsl #12
    3278:			; <UNDEFINED> instruction: 0x4630295c
    327c:			; <UNDEFINED> instruction: 0xf7fed008
    3280:	ldmdblt	r8!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}^
    3284:	strpl	r3, [r9, -r1, lsl #8]!
    3288:	stmdbcs	r0, {r5, r9, sl, lr}
    328c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    3290:			; <UNDEFINED> instruction: 0xf993192b
    3294:			; <UNDEFINED> instruction: 0xb12b3001
    3298:	strpl	r3, [r9, -r2, lsl #8]!
    329c:	stmdbcs	r0, {r5, r9, sl, lr}
    32a0:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    32a4:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    32a8:	mvnsmi	lr, sp, lsr #18
    32ac:	bmi	8d4b0c <ftello64@plt+0x8d3560>
    32b0:	blmi	8ef4c0 <ftello64@plt+0x8edf14>
    32b4:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    32b8:	strmi	r4, [r8], r4, lsl #12
    32bc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    32c0:			; <UNDEFINED> instruction: 0xf04f9301
    32c4:	strls	r0, [r0, -r0, lsl #6]
    32c8:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32cc:	tstlt	r4, r7
    32d0:	mulcc	r0, r4, r9
    32d4:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    32d8:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    32dc:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    32e0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    32e4:	stmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32e8:	ldrtmi	r4, [fp], -r5, lsl #12
    32ec:			; <UNDEFINED> instruction: 0x46694632
    32f0:			; <UNDEFINED> instruction: 0xf7fd4620
    32f4:	stmdavs	fp!, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    32f8:	blls	3194c <ftello64@plt+0x303a0>
    32fc:	rscle	r4, sl, r3, lsr #5
    3300:			; <UNDEFINED> instruction: 0xf993b11b
    3304:	blcs	f30c <ftello64@plt+0xdd60>
    3308:	bmi	437aa4 <ftello64@plt+0x4364f8>
    330c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    3310:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3314:	subsmi	r9, sl, r1, lsl #22
    3318:	andlt	sp, r2, sp, lsl #2
    331c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3320:	blcs	895b54 <ftello64@plt+0x8945a8>
    3324:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3328:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    332c:	strbmi	r4, [r2], -r3, lsr #12
    3330:			; <UNDEFINED> instruction: 0xf7fd4479
    3334:			; <UNDEFINED> instruction: 0xf7fdefee
    3338:	svclt	0x0000efd4
    333c:			; <UNDEFINED> instruction: 0x00013bbe
    3340:	andeq	r0, r0, r0, ror #2
    3344:	andeq	r3, r1, r6, lsr #26
    3348:	strdeq	r2, [r0], -r8
    334c:	andeq	r3, r1, r6, ror #22
    3350:	andeq	r3, r1, r0, ror #25
    3354:	andeq	r2, r0, r8, lsr #21
    3358:	addlt	fp, r3, r0, lsl #10
    335c:	tstls	r0, r7, lsl #24
    3360:			; <UNDEFINED> instruction: 0xf7fe9001
    3364:	ldrbtmi	lr, [ip], #-2128	; 0xfffff7b0
    3368:	ldmib	sp, {r1, r5, r8, sp}^
    336c:	andvs	r2, r1, r0, lsl #6
    3370:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    3374:			; <UNDEFINED> instruction: 0xf7fd4479
    3378:	svclt	0x0000efcc
    337c:	muleq	r1, lr, ip
    3380:	andeq	r2, r0, r4, ror #20
    3384:			; <UNDEFINED> instruction: 0x4604b538
    3388:			; <UNDEFINED> instruction: 0xf7ff460d
    338c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3390:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3394:	lfmlt	f5, 1, [r8, #-0]
    3398:	strtmi	r4, [r0], -r9, lsr #12
    339c:			; <UNDEFINED> instruction: 0xffdcf7ff
    33a0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    33a4:			; <UNDEFINED> instruction: 0x47706018
    33a8:	andeq	r3, r1, r2, ror #24
    33ac:	svcmi	0x00f0e92d
    33b0:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    33b4:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    33b8:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    33bc:			; <UNDEFINED> instruction: 0xf8df2500
    33c0:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    33c4:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    33c8:	movwls	r6, #55323	; 0xd81b
    33cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    33d0:	strmi	lr, [r0, #-2505]	; 0xfffff637
    33d4:	strmi	r9, [r5], -r2, lsl #4
    33d8:	ldmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33dc:	stccs	6, cr4, [r0, #-16]
    33e0:	adchi	pc, r9, r0
    33e4:	mulvs	r0, r5, r9
    33e8:			; <UNDEFINED> instruction: 0xf0002e00
    33ec:			; <UNDEFINED> instruction: 0xf7fd80a4
    33f0:	strtmi	lr, [sl], -r6, ror #31
    33f4:	strmi	r6, [r2], r1, lsl #16
    33f8:			; <UNDEFINED> instruction: 0xf912e001
    33fc:	rscslt	r6, r3, #1, 30
    3400:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    3404:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    3408:	mcrcs	1, 1, sp, cr13, cr7, {7}
    340c:	addshi	pc, r3, r0
    3410:	bleq	c3f84c <ftello64@plt+0xc3e2a0>
    3414:	ldrmi	r4, [sl], -r8, lsr #12
    3418:	ldrbmi	r6, [r9], -r3, lsr #32
    341c:			; <UNDEFINED> instruction: 0xf7fd930c
    3420:	mcrls	15, 0, lr, cr12, cr8, {1}
    3424:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    3428:	smlabteq	r0, sp, r9, lr
    342c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    3430:			; <UNDEFINED> instruction: 0xf0402d00
    3434:	mcrcs	0, 0, r8, cr0, cr3, {4}
    3438:	tsthi	r6, r0	; <UNPREDICTABLE>
    343c:	mulpl	r0, r6, r9
    3440:			; <UNDEFINED> instruction: 0xf0002d00
    3444:	andcs	r8, r0, #12, 2
    3448:	cdp	3, 0, cr2, cr8, cr0, {0}
    344c:			; <UNDEFINED> instruction: 0x4657ba10
    3450:	andsls	pc, r8, sp, asr #17
    3454:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3458:			; <UNDEFINED> instruction: 0x469246b1
    345c:			; <UNDEFINED> instruction: 0xf999469b
    3460:	bcs	1a4b46c <ftello64@plt+0x1a49ec0>
    3464:	addhi	pc, sp, r0
    3468:	msreq	CPSR_, r2, lsr #32
    346c:			; <UNDEFINED> instruction: 0xf0402942
    3470:			; <UNDEFINED> instruction: 0xf99980e9
    3474:	bcs	b484 <ftello64@plt+0x9ed8>
    3478:	bicshi	pc, r3, r0
    347c:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3480:	subsle	r2, r8, r0, lsl #16
    3484:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    3488:			; <UNDEFINED> instruction: 0x4630d055
    348c:	svc	0x00a8f7fd
    3490:	movweq	lr, #47706	; 0xba5a
    3494:	cmple	lr, r5, lsl #12
    3498:	mulne	r0, r9, r9
    349c:	suble	r2, sl, r0, lsl #18
    34a0:			; <UNDEFINED> instruction: 0x462a4630
    34a4:			; <UNDEFINED> instruction: 0xf7fe4649
    34a8:	stmdacs	r0, {r2, r5, r6, fp, sp, lr, pc}
    34ac:			; <UNDEFINED> instruction: 0xf919d143
    34b0:	strbmi	ip, [sp], #-5
    34b4:	svceq	0x0030f1bc
    34b8:			; <UNDEFINED> instruction: 0xf108d10a
    34bc:	bl	fea054c8 <ftello64@plt+0xfea03f1c>
    34c0:	bl	1440dc <ftello64@plt+0x142b30>
    34c4:			; <UNDEFINED> instruction: 0xf9150803
    34c8:			; <UNDEFINED> instruction: 0xf1bccf01
    34cc:	rscsle	r0, r8, r0, lsr pc
    34d0:			; <UNDEFINED> instruction: 0xf833683b
    34d4:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    34d8:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    34dc:	ldrle	r4, [lr, #1705]!	; 0x6a9
    34e0:	strtmi	r2, [r8], -r0, lsl #6
    34e4:	bne	43ed4c <ftello64@plt+0x43d7a0>
    34e8:	eorvs	r4, r3, sl, lsl r6
    34ec:			; <UNDEFINED> instruction: 0xf7fd930c
    34f0:			; <UNDEFINED> instruction: 0xf8ddeed0
    34f4:	strmi	r9, [r9, #48]!	; 0x30
    34f8:	strmi	r6, [r2], r5, lsr #16
    34fc:			; <UNDEFINED> instruction: 0xf000468b
    3500:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    3504:	adchi	pc, r6, r0
    3508:	mvnscc	pc, #16, 2
    350c:			; <UNDEFINED> instruction: 0xf1419304
    3510:	movwls	r3, #21503	; 0x53ff
    3514:	ldrdeq	lr, [r4, -sp]
    3518:	mvnscc	pc, #79	; 0x4f
    351c:	andeq	pc, r2, #111	; 0x6f
    3520:	svclt	0x0008428b
    3524:			; <UNDEFINED> instruction: 0xd3274282
    3528:	svceq	0x0000f1b9
    352c:			; <UNDEFINED> instruction: 0xf999d003
    3530:	bcs	b538 <ftello64@plt+0x9f8c>
    3534:	tstcs	r6, #-1073741788	; 0xc0000024
    3538:	ldreq	pc, [r5, #-111]	; 0xffffff91
    353c:	bmi	ff49b5d0 <ftello64@plt+0xff49a024>
    3540:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    3544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3548:	subsmi	r9, sl, sp, lsl #22
    354c:	orrshi	pc, r6, r0, asr #32
    3550:	andlt	r4, pc, r8, lsr #12
    3554:	blhi	be850 <ftello64@plt+0xbd2a4>
    3558:	svchi	0x00f0e8bd
    355c:			; <UNDEFINED> instruction: 0xf1109b01
    3560:			; <UNDEFINED> instruction: 0xf04f37ff
    3564:			; <UNDEFINED> instruction: 0xf06f31ff
    3568:			; <UNDEFINED> instruction: 0xf1430002
    356c:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    3570:	adcsmi	fp, r8, #8, 30
    3574:	svcge	0x005ff4bf
    3578:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    357c:	rsbmi	sp, fp, #913408	; 0xdf000
    3580:			; <UNDEFINED> instruction: 0xf999e7dc
    3584:			; <UNDEFINED> instruction: 0xf0222002
    3588:	bcs	1083e10 <ftello64@plt+0x1082864>
    358c:	svcge	0x0076f47f
    3590:	mulcs	r3, r9, r9
    3594:			; <UNDEFINED> instruction: 0xf47f2a00
    3598:			; <UNDEFINED> instruction: 0x464eaf71
    359c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    35a0:			; <UNDEFINED> instruction: 0x9018f8dd
    35a4:	blge	13dce0 <ftello64@plt+0x13c734>
    35a8:	ldcmi	3, cr9, [r8, #24]!
    35ac:	mulne	r0, r6, r9
    35b0:			; <UNDEFINED> instruction: 0x4628447d
    35b4:			; <UNDEFINED> instruction: 0xf7fd9109
    35b8:	stmdbls	r9, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    35bc:			; <UNDEFINED> instruction: 0xf0002800
    35c0:	blne	10e3aac <ftello64@plt+0x10e2500>
    35c4:			; <UNDEFINED> instruction: 0xf1039309
    35c8:			; <UNDEFINED> instruction: 0xf1be0e01
    35cc:			; <UNDEFINED> instruction: 0xf0000f00
    35d0:	blls	1a3b00 <ftello64@plt+0x1a2554>
    35d4:	mrscs	r2, (UNDEF: 0)
    35d8:	blvc	ff8fdf1c <ftello64@plt+0xff8fc970>
    35dc:	blls	5504c <ftello64@plt+0x53aa0>
    35e0:			; <UNDEFINED> instruction: 0xf0402b00
    35e4:	b	1423aac <ftello64@plt+0x1422500>
    35e8:	cmple	r7, r1, lsl #6
    35ec:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    35f0:	rdfnee	f0, f5, f0
    35f4:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    35f8:	and	r4, r4, ip, lsr #13
    35fc:	movweq	lr, #23124	; 0x5a54
    3600:	ldfccp	f7, [pc], #48	; 3638 <ftello64@plt+0x208c>
    3604:	blx	37ae6 <ftello64@plt+0x3653a>
    3608:			; <UNDEFINED> instruction: 0xf1bcf20b
    360c:	blx	293612 <ftello64@plt+0x292066>
    3610:	blx	fe80be1e <ftello64@plt+0xfe80a872>
    3614:	strmi	r0, [sl], #-266	; 0xfffffef6
    3618:			; <UNDEFINED> instruction: 0xf0004611
    361c:	strcs	r8, [r0], #-252	; 0xffffff04
    3620:	bcs	ca28 <ftello64@plt+0xb47c>
    3624:	blx	fe8379d6 <ftello64@plt+0xfe83642a>
    3628:			; <UNDEFINED> instruction: 0xf04f670a
    362c:	blx	fea86e36 <ftello64@plt+0xfea8588a>
    3630:	ldrtmi	r2, [lr], -r2, lsl #6
    3634:	bl	10c9c94 <ftello64@plt+0x10c86e8>
    3638:	blcs	4278 <ftello64@plt+0x2ccc>
    363c:	strcs	sp, [r1], #-222	; 0xffffff22
    3640:	ldrb	r2, [fp, r0, lsl #10]
    3644:			; <UNDEFINED> instruction: 0xf47f2a00
    3648:			; <UNDEFINED> instruction: 0xe7a6af19
    364c:			; <UNDEFINED> instruction: 0xf43f2d00
    3650:			; <UNDEFINED> instruction: 0xe791af72
    3654:	movweq	lr, #47706	; 0xba5a
    3658:	svcge	0x0066f47f
    365c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3660:	stmib	r9, {sl, ip, sp}^
    3664:	strb	r3, [sl, -r0, lsl #8]!
    3668:	strcc	lr, [r0], #-2525	; 0xfffff623
    366c:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    3670:	strb	r3, [r4, -r0, lsl #8]!
    3674:			; <UNDEFINED> instruction: 0x4e0ae9dd
    3678:	smlabteq	r0, sp, r9, lr
    367c:	streq	pc, [r1, #-111]!	; 0xffffff91
    3680:	tstlt	r3, r2, lsl #22
    3684:			; <UNDEFINED> instruction: 0xf8c39b02
    3688:	ldmib	sp, {sp, lr, pc}^
    368c:	strmi	r1, [fp], -r4, lsl #4
    3690:	svclt	0x00144313
    3694:	movwcs	r2, #769	; 0x301
    3698:	svceq	0x0000f1be
    369c:	movwcs	fp, #3848	; 0xf08
    36a0:			; <UNDEFINED> instruction: 0xf0002b00
    36a4:	blls	263978 <ftello64@plt+0x2623cc>
    36a8:			; <UNDEFINED> instruction: 0xf8cd2001
    36ac:	tstcs	r0, r4, lsr #32
    36b0:	ldfccp	f7, [pc], #12	; 36c4 <ftello64@plt+0x2118>
    36b4:	strtmi	r9, [r8], r6, lsl #22
    36b8:	b	13e86c8 <ftello64@plt+0x13e711c>
    36bc:	ldrmi	r7, [sl], r3, ror #23
    36c0:	b	153b6d8 <ftello64@plt+0x153a12c>
    36c4:			; <UNDEFINED> instruction: 0xf10c0305
    36c8:			; <UNDEFINED> instruction: 0xd11d3cff
    36cc:	vqdmulh.s<illegal width 8>	d15, d11, d0
    36d0:	svccc	0x00fff1bc
    36d4:	andcs	pc, r1, #10240	; 0x2800
    36d8:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    36dc:	ldrmi	r4, [r1], -sl, lsl #8
    36e0:	strcs	sp, [r0], #-18	; 0xffffffee
    36e4:	bcs	caec <ftello64@plt+0xb540>
    36e8:	blx	fe837a9e <ftello64@plt+0xfe8364f2>
    36ec:			; <UNDEFINED> instruction: 0xf04f670a
    36f0:	blx	fea86efa <ftello64@plt+0xfea8594e>
    36f4:	ldrtmi	r2, [lr], -r2, lsl #6
    36f8:	bl	10c9d58 <ftello64@plt+0x10c87ac>
    36fc:	blcs	433c <ftello64@plt+0x2d90>
    3700:	strcs	sp, [r1], #-223	; 0xffffff21
    3704:	ldrb	r2, [ip, r0, lsl #10]
    3708:	smlabteq	r6, sp, r9, lr
    370c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    3710:			; <UNDEFINED> instruction: 0xf04f0104
    3714:			; <UNDEFINED> instruction: 0x9c020a0a
    3718:	bleq	3f85c <ftello64@plt+0x3e2b0>
    371c:			; <UNDEFINED> instruction: 0xf8dd2900
    3720:	svclt	0x00088024
    3724:	tstle	r1, #720896	; 0xb0000
    3728:	movweq	lr, #43802	; 0xab1a
    372c:	andeq	lr, fp, #76800	; 0x12c00
    3730:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3734:	movweq	lr, #43795	; 0xab13
    3738:	andeq	lr, fp, #67584	; 0x10800
    373c:	beq	fe390 <ftello64@plt+0xfcde4>
    3740:	bleq	be450 <ftello64@plt+0xbcea4>
    3744:	svclt	0x0008458b
    3748:	mvnle	r4, #545259520	; 0x20800000
    374c:	svceq	0x0000f1b8
    3750:	tstcs	r0, r2, lsl r0
    3754:	movweq	lr, #43802	; 0xab1a
    3758:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    375c:	andeq	lr, fp, #76800	; 0x12c00
    3760:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3764:	movweq	lr, #43795	; 0xab13
    3768:	andeq	lr, fp, #67584	; 0x10800
    376c:	beq	fe3c0 <ftello64@plt+0xfce14>
    3770:	bleq	be480 <ftello64@plt+0xbced4>
    3774:	mvnle	r4, r8, lsl #11
    3778:	strcs	r2, [r0, -r1, lsl #12]
    377c:	strmi	lr, [r9, #-2509]	; 0xfffff633
    3780:	strmi	lr, [r4, #-2525]	; 0xfffff623
    3784:	andsls	pc, r0, sp, asr #17
    3788:	strtmi	r4, [r9], -r0, lsr #12
    378c:	movwcs	r2, #522	; 0x20a
    3790:	stc2	0, cr15, [r2, #4]
    3794:	strtmi	r4, [r9], -r0, lsr #12
    3798:	strmi	lr, [r2, #-2509]	; 0xfffff633
    379c:			; <UNDEFINED> instruction: 0x46994690
    37a0:	movwcs	r2, #522	; 0x20a
    37a4:	ldc2l	0, cr15, [r8, #-4]!
    37a8:	bl	11c9e7c <ftello64@plt+0x11c88d0>
    37ac:	ldmne	fp, {r0, r1, r2, sl, fp}^
    37b0:			; <UNDEFINED> instruction: 0x0c0ceb4c
    37b4:	bl	1309e28 <ftello64@plt+0x130887c>
    37b8:	ldrtmi	r0, [r2], -r7, lsl #24
    37bc:			; <UNDEFINED> instruction: 0x463b18de
    37c0:	streq	lr, [ip, -ip, asr #22]
    37c4:	strmi	r4, [sp], -r4, lsl #12
    37c8:	svceq	0x0000f1b8
    37cc:			; <UNDEFINED> instruction: 0x4650d014
    37d0:			; <UNDEFINED> instruction: 0xf0014659
    37d4:	strbmi	pc, [r2], -r1, ror #26	; <UNPREDICTABLE>
    37d8:			; <UNDEFINED> instruction: 0xf001464b
    37dc:			; <UNDEFINED> instruction: 0x460bfd5d
    37e0:	ldmib	sp, {r1, r9, sl, lr}^
    37e4:			; <UNDEFINED> instruction: 0xf0010106
    37e8:	blls	42d4c <ftello64@plt+0x417a0>
    37ec:	movwls	r1, #2075	; 0x81b
    37f0:	bl	106a3fc <ftello64@plt+0x1068e50>
    37f4:	movwls	r0, #4867	; 0x1303
    37f8:	movwcs	lr, #10717	; 0x29dd
    37fc:	svclt	0x00082b00
    3800:	sbcle	r2, r1, #40960	; 0xa000
    3804:	strmi	lr, [r9, #-2525]	; 0xfffff623
    3808:			; <UNDEFINED> instruction: 0x9010f8dd
    380c:	movwcs	lr, #2525	; 0x9dd
    3810:	movwcs	lr, #2505	; 0x9c9
    3814:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    3818:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    381c:	smlabteq	r0, sp, r9, lr
    3820:	strbmi	lr, [lr], -lr, lsr #14
    3824:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3828:			; <UNDEFINED> instruction: 0x9018f8dd
    382c:	blge	13df68 <ftello64@plt+0x13c9bc>
    3830:	ldrt	r9, [sl], r6, lsl #6
    3834:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    3838:			; <UNDEFINED> instruction: 0xf7fd4628
    383c:	stmdacs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    3840:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    3844:	blls	3d228 <ftello64@plt+0x3bc7c>
    3848:	stcls	7, cr2, [r6, #-0]
    384c:	blx	fe8950be <ftello64@plt+0xfe893b12>
    3850:	ldrmi	r2, [lr], -r5, lsl #6
    3854:	blx	ff8ea462 <ftello64@plt+0xff8e8eb6>
    3858:	svccs	0x00006705
    385c:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    3860:	tstcs	r0, r1
    3864:	blls	bd368 <ftello64@plt+0xbbdbc>
    3868:	blcs	15244 <ftello64@plt+0x13c98>
    386c:	svcge	0x000af47f
    3870:	strcc	lr, [r0], #-2525	; 0xfffff623
    3874:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    3878:	strbt	r3, [r0], -r0, lsl #8
    387c:	ldc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3880:			; <UNDEFINED> instruction: 0x00013ab2
    3884:	andeq	r0, r0, r0, ror #2
    3888:	andeq	r3, r1, r2, lsr r9
    388c:	andeq	r2, r0, r4, lsr r8
    3890:			; <UNDEFINED> instruction: 0x000025ba
    3894:			; <UNDEFINED> instruction: 0xf7ff2200
    3898:	svclt	0x0000bd89
    389c:	mvnsmi	lr, sp, lsr #18
    38a0:	strmi	r4, [r7], -r8, lsl #13
    38a4:			; <UNDEFINED> instruction: 0x4605b1d8
    38a8:			; <UNDEFINED> instruction: 0xf7fde007
    38ac:	rsclt	lr, r4, #136, 26	; 0x2200
    38b0:			; <UNDEFINED> instruction: 0xf8336803
    38b4:	ldreq	r3, [fp, #-20]	; 0xffffffec
    38b8:	strtmi	sp, [lr], -r4, lsl #10
    38bc:	blmi	81d18 <ftello64@plt+0x8076c>
    38c0:	mvnsle	r2, r0, lsl #24
    38c4:	svceq	0x0000f1b8
    38c8:			; <UNDEFINED> instruction: 0xf8c8d001
    38cc:	adcsmi	r6, lr, #0
    38d0:			; <UNDEFINED> instruction: 0xf996d908
    38d4:	andcs	r3, r1, r0
    38d8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    38dc:	strdlt	r8, [r9, -r0]
    38e0:	andeq	pc, r0, r8, asr #17
    38e4:	ldmfd	sp!, {sp}
    38e8:	svclt	0x000081f0
    38ec:	mvnsmi	lr, sp, lsr #18
    38f0:	strmi	r4, [r7], -r8, lsl #13
    38f4:			; <UNDEFINED> instruction: 0x4605b1d8
    38f8:			; <UNDEFINED> instruction: 0xf7fde007
    38fc:	rsclt	lr, r4, #96, 26	; 0x1800
    3900:			; <UNDEFINED> instruction: 0xf8336803
    3904:	ldrbeq	r3, [fp], #20
    3908:	strtmi	sp, [lr], -r4, lsl #10
    390c:	blmi	81d68 <ftello64@plt+0x807bc>
    3910:	mvnsle	r2, r0, lsl #24
    3914:	svceq	0x0000f1b8
    3918:			; <UNDEFINED> instruction: 0xf8c8d001
    391c:	adcsmi	r6, lr, #0
    3920:			; <UNDEFINED> instruction: 0xf996d908
    3924:	andcs	r3, r1, r0
    3928:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    392c:	strdlt	r8, [r9, -r0]
    3930:	andeq	pc, r0, r8, asr #17
    3934:	ldmfd	sp!, {sp}
    3938:	svclt	0x000081f0
    393c:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    3940:	strdlt	fp, [r2], r0
    3944:	bmi	76e568 <ftello64@plt+0x76cfbc>
    3948:	cfstrsge	mvf4, [sl], {121}	; 0x79
    394c:	blvc	141aa0 <ftello64@plt+0x1404f4>
    3950:	stmpl	sl, {r1, r2, r9, sl, lr}
    3954:	andls	r6, r1, #1179648	; 0x120000
    3958:	andeq	pc, r0, #79	; 0x4f
    395c:	and	r9, r5, r0, lsl #6
    3960:	ldrtmi	r4, [r0], -r9, lsr #12
    3964:	mcrr	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    3968:	cmnlt	r0, r8, lsl #8
    396c:	stcne	8, cr15, [r8], {84}	; 0x54
    3970:			; <UNDEFINED> instruction: 0xf854b1b1
    3974:	strls	r5, [r0], #-3076	; 0xfffff3fc
    3978:			; <UNDEFINED> instruction: 0x4630b195
    397c:	ldc	7, cr15, [lr], #-1012	; 0xfffffc0c
    3980:	mvnle	r2, r0, lsl #16
    3984:	bmi	38b990 <ftello64@plt+0x38a3e4>
    3988:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    398c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3990:	subsmi	r9, sl, r1, lsl #22
    3994:	andlt	sp, r2, sp, lsl #2
    3998:	ldrhtmi	lr, [r0], #141	; 0x8d
    399c:	ldrbmi	fp, [r0, -r3]!
    39a0:	ldrtmi	r4, [r3], -r8, lsl #16
    39a4:	ldrtmi	r4, [sl], -r8, lsl #18
    39a8:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    39ac:			; <UNDEFINED> instruction: 0xf7fd6800
    39b0:			; <UNDEFINED> instruction: 0xf7fded9e
    39b4:	svclt	0x0000ec96
    39b8:	andeq	r3, r1, ip, lsr #10
    39bc:	andeq	r0, r0, r0, ror #2
    39c0:	andeq	r3, r1, sl, ror #9
    39c4:	andeq	r3, r1, ip, asr r6
    39c8:	andeq	r2, r0, lr, lsr #8
    39cc:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    39d0:	subslt	r4, r4, #16777216	; 0x1000000
    39d4:	and	r4, r3, r3, lsl #12
    39d8:	mulle	r8, r4, r2
    39dc:	andle	r4, r5, fp, lsl #5
    39e0:	mulcs	r0, r3, r9
    39e4:	movwcc	r4, #5656	; 0x1618
    39e8:	mvnsle	r2, r0, lsl #20
    39ec:			; <UNDEFINED> instruction: 0xf85d2000
    39f0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    39f4:	ldrbmi	r4, [r0, -r8, lsl #12]!
    39f8:	andcs	fp, sl, #56, 10	; 0xe000000
    39fc:	strmi	r4, [sp], -r4, lsl #12
    3a00:	stc2l	7, cr15, [r0], {255}	; 0xff
    3a04:	svccc	0x0080f5b0
    3a08:	addlt	sp, r0, #268435456	; 0x10000000
    3a0c:			; <UNDEFINED> instruction: 0x4629bd38
    3a10:			; <UNDEFINED> instruction: 0xf7ff4620
    3a14:	svclt	0x0000fca1
    3a18:	andscs	fp, r0, #56, 10	; 0xe000000
    3a1c:	strmi	r4, [sp], -r4, lsl #12
    3a20:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    3a24:	svccc	0x0080f5b0
    3a28:	addlt	sp, r0, #268435456	; 0x10000000
    3a2c:			; <UNDEFINED> instruction: 0x4629bd38
    3a30:			; <UNDEFINED> instruction: 0xf7ff4620
    3a34:	svclt	0x0000fc91
    3a38:	strt	r2, [r3], #522	; 0x20a
    3a3c:	strt	r2, [r1], #528	; 0x210
    3a40:	blmi	8d62d0 <ftello64@plt+0x8d4d24>
    3a44:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3a48:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3a4c:	strmi	r2, [r4], -r0, lsl #12
    3a50:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3a54:			; <UNDEFINED> instruction: 0xf04f9301
    3a58:	strls	r0, [r0], -r0, lsl #6
    3a5c:	ldcl	7, cr15, [r2], {253}	; 0xfd
    3a60:	tstlt	r4, r6
    3a64:	mulcc	r0, r4, r9
    3a68:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3a6c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3a70:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3a74:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3a78:	ldc	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    3a7c:	ldrtmi	r4, [r3], -r5, lsl #12
    3a80:	strbtmi	r2, [r9], -sl, lsl #4
    3a84:			; <UNDEFINED> instruction: 0xf7fd4620
    3a88:	stmdavs	fp!, {r1, r2, r4, r6, r8, sl, fp, sp, lr, pc}
    3a8c:	blls	320c0 <ftello64@plt+0x30b14>
    3a90:	rscle	r4, sl, r3, lsr #5
    3a94:			; <UNDEFINED> instruction: 0xf993b11b
    3a98:	blcs	faa0 <ftello64@plt+0xe4f4>
    3a9c:	bmi	3f8238 <ftello64@plt+0x3f6c8c>
    3aa0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3aa4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3aa8:	subsmi	r9, sl, r1, lsl #22
    3aac:	andlt	sp, r3, ip, lsl #2
    3ab0:	bmi	2f3278 <ftello64@plt+0x2f1ccc>
    3ab4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3ab8:	bicsle	r6, r6, r0, lsl r8
    3abc:	strtmi	r4, [r3], -r9, lsl #18
    3ac0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3ac4:	stc	7, cr15, [r4], #-1012	; 0xfffffc0c
    3ac8:	stc	7, cr15, [sl], {253}	; 0xfd
    3acc:	andeq	r3, r1, r0, lsr r4
    3ad0:	andeq	r0, r0, r0, ror #2
    3ad4:	muleq	r1, r2, r5
    3ad8:	andeq	r2, r0, r4, ror #6
    3adc:	ldrdeq	r3, [r1], -r2
    3ae0:	andeq	r3, r1, lr, asr #10
    3ae4:	andeq	r2, r0, r6, lsl r3
    3ae8:			; <UNDEFINED> instruction: 0x4606b5f8
    3aec:			; <UNDEFINED> instruction: 0xf7ff460f
    3af0:			; <UNDEFINED> instruction: 0xf110ffa7
    3af4:			; <UNDEFINED> instruction: 0xf1414400
    3af8:	cfstr32cs	mvfx0, [r1, #-0]
    3afc:	stccs	15, cr11, [r0], {8}
    3b00:	lfmlt	f5, 3, [r8]
    3b04:	ldcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    3b08:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    3b0c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    3b10:	andvs	r4, r4, sl, lsr r6
    3b14:	stmdbmi	r3, {r3, fp, sp, lr}
    3b18:			; <UNDEFINED> instruction: 0xf7fd4479
    3b1c:	svclt	0x0000ebfa
    3b20:	strdeq	r3, [r1], -r6
    3b24:	andeq	r2, r0, r0, asr #5
    3b28:			; <UNDEFINED> instruction: 0x4605b538
    3b2c:			; <UNDEFINED> instruction: 0xf7ff460c
    3b30:			; <UNDEFINED> instruction: 0xf500ffdb
    3b34:			; <UNDEFINED> instruction: 0xf5b34300
    3b38:	andle	r3, r1, #128, 30	; 0x200
    3b3c:	lfmlt	f3, 1, [r8, #-0]
    3b40:	stcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    3b44:	strtmi	r4, [r2], -r5, lsl #18
    3b48:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    3b4c:	andvs	r4, r4, fp, lsr #12
    3b50:	stmdbmi	r3, {r3, fp, sp, lr}
    3b54:			; <UNDEFINED> instruction: 0xf7fd4479
    3b58:	svclt	0x0000ebdc
    3b5c:			; <UNDEFINED> instruction: 0x000134ba
    3b60:	andeq	r2, r0, r4, lsl #5
    3b64:			; <UNDEFINED> instruction: 0xf7ff220a
    3b68:	svclt	0x0000bb9f
    3b6c:			; <UNDEFINED> instruction: 0xf7ff2210
    3b70:	svclt	0x0000bb9b
    3b74:	blmi	896400 <ftello64@plt+0x894e54>
    3b78:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3b7c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3b80:	strmi	r2, [r4], -r0, lsl #12
    3b84:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3b88:			; <UNDEFINED> instruction: 0xf04f9301
    3b8c:	strls	r0, [r0], -r0, lsl #6
    3b90:	ldc	7, cr15, [r8], #-1012	; 0xfffffc0c
    3b94:	tstlt	r4, r6
    3b98:	mulcc	r0, r4, r9
    3b9c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    3ba0:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    3ba4:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3ba8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3bac:	ldc	7, cr15, [lr], {253}	; 0xfd
    3bb0:	strbtmi	r4, [r9], -r5, lsl #12
    3bb4:			; <UNDEFINED> instruction: 0xf7fd4620
    3bb8:	stmdavs	fp!, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    3bbc:	blls	321f0 <ftello64@plt+0x30c44>
    3bc0:	rscle	r4, ip, r3, lsr #5
    3bc4:			; <UNDEFINED> instruction: 0xf993b11b
    3bc8:	blcs	fbd0 <ftello64@plt+0xe624>
    3bcc:	bmi	3f8370 <ftello64@plt+0x3f6dc4>
    3bd0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    3bd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3bd8:	subsmi	r9, sl, r1, lsl #22
    3bdc:	andlt	sp, r3, ip, lsl #2
    3be0:	bmi	2f33a8 <ftello64@plt+0x2f1dfc>
    3be4:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    3be8:	bicsle	r6, r8, r0, lsl r8
    3bec:	strtmi	r4, [r3], -r9, lsl #18
    3bf0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    3bf4:	bl	fe341bf0 <ftello64@plt+0xfe340644>
    3bf8:	bl	1cc1bf4 <ftello64@plt+0x1cc0648>
    3bfc:	strdeq	r3, [r1], -ip
    3c00:	andeq	r0, r0, r0, ror #2
    3c04:	andeq	r3, r1, lr, asr r4
    3c08:	andeq	r2, r0, r0, lsr r2
    3c0c:	andeq	r3, r1, r2, lsr #5
    3c10:	andeq	r3, r1, lr, lsl r4
    3c14:	andeq	r2, r0, r6, ror #3
    3c18:	blmi	8d64a8 <ftello64@plt+0x8d4efc>
    3c1c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3c20:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3c24:	strmi	r2, [r4], -r0, lsl #12
    3c28:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3c2c:			; <UNDEFINED> instruction: 0xf04f9301
    3c30:	strls	r0, [r0], -r0, lsl #6
    3c34:	bl	ff9c1c30 <ftello64@plt+0xff9c0684>
    3c38:	tstlt	r4, r6
    3c3c:	mulcc	r0, r4, r9
    3c40:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3c44:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3c48:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3c4c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3c50:	mcrr	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    3c54:	andcs	r4, sl, #5242880	; 0x500000
    3c58:	strtmi	r4, [r0], -r9, ror #12
    3c5c:	b	ff6c1c58 <ftello64@plt+0xff6c06ac>
    3c60:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    3c64:	adcmi	r9, r3, #0, 22
    3c68:	tstlt	fp, fp, ror #1
    3c6c:	mulcc	r0, r3, r9
    3c70:	mvnle	r2, r0, lsl #22
    3c74:	blmi	3164b8 <ftello64@plt+0x314f0c>
    3c78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c7c:	blls	5dcec <ftello64@plt+0x5c740>
    3c80:	qaddle	r4, sl, ip
    3c84:	ldcllt	0, cr11, [r0, #12]!
    3c88:	blcs	8964bc <ftello64@plt+0x894f10>
    3c8c:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3c90:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    3c94:	ldrtmi	r4, [sl], -r3, lsr #12
    3c98:			; <UNDEFINED> instruction: 0xf7fd4479
    3c9c:			; <UNDEFINED> instruction: 0xf7fdeb3a
    3ca0:	svclt	0x0000eb20
    3ca4:	andeq	r3, r1, r8, asr r2
    3ca8:	andeq	r0, r0, r0, ror #2
    3cac:			; <UNDEFINED> instruction: 0x000133ba
    3cb0:	andeq	r2, r0, ip, lsl #3
    3cb4:	strdeq	r3, [r1], -ip
    3cb8:	andeq	r3, r1, r8, ror r3
    3cbc:	andeq	r2, r0, r0, asr #2
    3cc0:	blmi	8d6550 <ftello64@plt+0x8d4fa4>
    3cc4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3cc8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3ccc:	strmi	r2, [r4], -r0, lsl #12
    3cd0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    3cd4:			; <UNDEFINED> instruction: 0xf04f9301
    3cd8:	strls	r0, [r0], -r0, lsl #6
    3cdc:	bl	fe4c1cd8 <ftello64@plt+0xfe4c072c>
    3ce0:	tstlt	r4, r6
    3ce4:	mulcc	r0, r4, r9
    3ce8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    3cec:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    3cf0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    3cf4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    3cf8:	bl	ffe41cf4 <ftello64@plt+0xffe40748>
    3cfc:	andcs	r4, sl, #5242880	; 0x500000
    3d00:	strtmi	r4, [r0], -r9, ror #12
    3d04:	bl	19c1d00 <ftello64@plt+0x19c0754>
    3d08:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    3d0c:	adcmi	r9, r3, #0, 22
    3d10:	tstlt	fp, fp, ror #1
    3d14:	mulcc	r0, r3, r9
    3d18:	mvnle	r2, r0, lsl #22
    3d1c:	blmi	316560 <ftello64@plt+0x314fb4>
    3d20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d24:	blls	5dd94 <ftello64@plt+0x5c7e8>
    3d28:	qaddle	r4, sl, ip
    3d2c:	ldcllt	0, cr11, [r0, #12]!
    3d30:	blcs	896564 <ftello64@plt+0x894fb8>
    3d34:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3d38:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    3d3c:	ldrtmi	r4, [sl], -r3, lsr #12
    3d40:			; <UNDEFINED> instruction: 0xf7fd4479
    3d44:			; <UNDEFINED> instruction: 0xf7fdeae6
    3d48:	svclt	0x0000eacc
    3d4c:			; <UNDEFINED> instruction: 0x000131b0
    3d50:	andeq	r0, r0, r0, ror #2
    3d54:	andeq	r3, r1, r2, lsl r3
    3d58:	andeq	r2, r0, r4, ror #1
    3d5c:	andeq	r3, r1, r4, asr r1
    3d60:	ldrdeq	r3, [r1], -r0
    3d64:	muleq	r0, r8, r0
    3d68:	blmi	6565d0 <ftello64@plt+0x655024>
    3d6c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3d70:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    3d74:	strbtmi	r4, [r9], -ip, lsl #12
    3d78:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    3d7c:			; <UNDEFINED> instruction: 0xf04f9303
    3d80:			; <UNDEFINED> instruction: 0xf7ff0300
    3d84:	orrslt	pc, r0, r7, lsl #27
    3d88:	bl	f41d84 <ftello64@plt+0xf407d8>
    3d8c:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    3d90:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    3d94:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    3d98:	strtmi	r4, [r2], -fp, lsr #12
    3d9c:			; <UNDEFINED> instruction: 0xf7fd4479
    3da0:	stmdbmi	lr, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    3da4:	strtmi	r4, [r2], -fp, lsr #12
    3da8:			; <UNDEFINED> instruction: 0xf7fd4479
    3dac:	bmi	33ec34 <ftello64@plt+0x33d688>
    3db0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    3db4:	ldrdeq	lr, [r0, -sp]
    3db8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3dbc:	subsmi	r9, sl, r3, lsl #22
    3dc0:	andlt	sp, r5, r1, lsl #2
    3dc4:			; <UNDEFINED> instruction: 0xf7fdbd30
    3dc8:	svclt	0x0000ea8c
    3dcc:	andeq	r3, r1, r8, lsl #2
    3dd0:	andeq	r0, r0, r0, ror #2
    3dd4:	andeq	r3, r1, r6, ror r2
    3dd8:	andeq	r2, r0, ip, lsr r0
    3ddc:	andeq	r2, r0, r0, lsr r0
    3de0:	andeq	r3, r1, r2, asr #1
    3de4:			; <UNDEFINED> instruction: 0x460cb510
    3de8:			; <UNDEFINED> instruction: 0xf7ff4611
    3dec:	ldc	14, cr15, [pc, #780]	; 4100 <ftello64@plt+0x2b54>
    3df0:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    3df4:	vcvt.f64.s32	d7, s0
    3df8:	vstr	d21, [r4, #924]	; 0x39c
    3dfc:	vadd.f32	s14, s0, s0
    3e00:	vnmul.f64	d0, d0, d5
    3e04:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    3e08:	vstr	d0, [r4, #768]	; 0x300
    3e0c:	vldrlt	s0, [r0, #-4]
    3e10:	andeq	r0, r0, r0
    3e14:	smlawbmi	lr, r0, r4, r8
    3e18:	rsbsmi	pc, r0, #0, 8
    3e1c:			; <UNDEFINED> instruction: 0xf5b24603
    3e20:			; <UNDEFINED> instruction: 0xf1014f80
    3e24:	push	{r2, sl, fp}
    3e28:	svclt	0x00044ff0
    3e2c:			; <UNDEFINED> instruction: 0xf04f460a
    3e30:			; <UNDEFINED> instruction: 0xf1010a64
    3e34:			; <UNDEFINED> instruction: 0xf1010901
    3e38:			; <UNDEFINED> instruction: 0xf1010802
    3e3c:			; <UNDEFINED> instruction: 0xf1010e03
    3e40:			; <UNDEFINED> instruction: 0xf1010705
    3e44:			; <UNDEFINED> instruction: 0xf1010606
    3e48:			; <UNDEFINED> instruction: 0xf1010507
    3e4c:			; <UNDEFINED> instruction: 0xf1010408
    3e50:	svclt	0x00080009
    3e54:	blge	2c1e64 <ftello64@plt+0x2c08b8>
    3e58:			; <UNDEFINED> instruction: 0xf5b2d03f
    3e5c:	svclt	0x00024f20
    3e60:			; <UNDEFINED> instruction: 0xf04f460a
    3e64:			; <UNDEFINED> instruction: 0xf8020a6c
    3e68:	eorsle	sl, r6, sl, lsl #22
    3e6c:	svcpl	0x0000f5b2
    3e70:	strmi	fp, [sl], -r2, lsl #30
    3e74:	beq	18fffb8 <ftello64@plt+0x18fea0c>
    3e78:	blge	2c1e88 <ftello64@plt+0x2c08dc>
    3e7c:			; <UNDEFINED> instruction: 0xf5b2d02d
    3e80:	svclt	0x00024fc0
    3e84:			; <UNDEFINED> instruction: 0xf04f460a
    3e88:			; <UNDEFINED> instruction: 0xf8020a62
    3e8c:	eorle	sl, r4, sl, lsl #22
    3e90:	svcmi	0x0040f5b2
    3e94:	strmi	fp, [sl], -r2, lsl #30
    3e98:	beq	1cfffdc <ftello64@plt+0x1cfea30>
    3e9c:	blge	2c1eac <ftello64@plt+0x2c0900>
    3ea0:			; <UNDEFINED> instruction: 0xf5b2d01b
    3ea4:	svclt	0x00025f80
    3ea8:			; <UNDEFINED> instruction: 0xf04f460a
    3eac:			; <UNDEFINED> instruction: 0xf8020a70
    3eb0:	andsle	sl, r2, sl, lsl #22
    3eb4:	svcmi	0x0000f5b2
    3eb8:	strmi	fp, [sl], -r2, lsl #30
    3ebc:	beq	b80000 <ftello64@plt+0xb7ea54>
    3ec0:	blge	2c1ed0 <ftello64@plt+0x2c0924>
    3ec4:	strmi	sp, [r2], -r9
    3ec8:	strtmi	r4, [ip], -r0, lsr #12
    3ecc:			; <UNDEFINED> instruction: 0x463e4635
    3ed0:	ldrbtmi	r4, [r4], r7, ror #12
    3ed4:	strbmi	r4, [r8], r6, asr #13
    3ed8:			; <UNDEFINED> instruction: 0xf4134689
    3edc:			; <UNDEFINED> instruction: 0xf0037f80
    3ee0:	svclt	0x00140a40
    3ee4:	bleq	1cc0028 <ftello64@plt+0x1cbea7c>
    3ee8:	bleq	b8002c <ftello64@plt+0xb7ea80>
    3eec:	svceq	0x0080f013
    3ef0:	andlt	pc, r0, r9, lsl #17
    3ef4:			; <UNDEFINED> instruction: 0xf04fbf14
    3ef8:			; <UNDEFINED> instruction: 0xf04f0977
    3efc:			; <UNDEFINED> instruction: 0xf413092d
    3f00:			; <UNDEFINED> instruction: 0xf8886f00
    3f04:	eorsle	r9, pc, r0
    3f08:	svceq	0x0000f1ba
    3f0c:			; <UNDEFINED> instruction: 0xf04fbf14
    3f10:			; <UNDEFINED> instruction: 0xf04f0873
    3f14:			; <UNDEFINED> instruction: 0xf0130853
    3f18:			; <UNDEFINED> instruction: 0xf88e0f20
    3f1c:	svclt	0x00148000
    3f20:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    3f24:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    3f28:	svceq	0x0010f013
    3f2c:	and	pc, r0, ip, lsl #17
    3f30:	stceq	0, cr15, [r8], {3}
    3f34:			; <UNDEFINED> instruction: 0xf04fbf14
    3f38:			; <UNDEFINED> instruction: 0xf04f0e77
    3f3c:			; <UNDEFINED> instruction: 0xf4130e2d
    3f40:			; <UNDEFINED> instruction: 0xf8876f80
    3f44:	eorsle	lr, r1, r0
    3f48:	svceq	0x0000f1bc
    3f4c:			; <UNDEFINED> instruction: 0x2773bf14
    3f50:			; <UNDEFINED> instruction: 0xf0132753
    3f54:	eorsvc	r0, r7, r4, lsl #30
    3f58:	uhadd16cs	fp, r2, r4
    3f5c:			; <UNDEFINED> instruction: 0xf013262d
    3f60:	eorvc	r0, lr, r2, lsl #30
    3f64:	streq	pc, [r1, #-3]
    3f68:	uhadd16cs	fp, r7, r4
    3f6c:	eorvc	r2, r6, sp, lsr #12
    3f70:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    3f74:	svclt	0x00142d00
    3f78:	cmpcs	r4, #116, 6	; 0xd0000001
    3f7c:	movwcs	r7, #3
    3f80:	andsvc	r4, r3, r8, lsl #12
    3f84:	svchi	0x00f0e8bd
    3f88:	svceq	0x0000f1ba
    3f8c:			; <UNDEFINED> instruction: 0xf04fbf14
    3f90:			; <UNDEFINED> instruction: 0xf04f0878
    3f94:	ldr	r0, [lr, sp, lsr #16]!
    3f98:	svclt	0x00142d00
    3f9c:			; <UNDEFINED> instruction: 0x232d2378
    3fa0:	movwcs	r7, #3
    3fa4:	andsvc	r4, r3, r8, lsl #12
    3fa8:	svchi	0x00f0e8bd
    3fac:	svceq	0x0000f1bc
    3fb0:			; <UNDEFINED> instruction: 0x2778bf14
    3fb4:	strb	r2, [ip, sp, lsr #14]
    3fb8:	svcmi	0x00f0e92d
    3fbc:			; <UNDEFINED> instruction: 0xf04fb097
    3fc0:	stmib	sp, {r0, sl, fp}^
    3fc4:	bmi	1f8cbec <ftello64@plt+0x1f8b640>
    3fc8:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    3fcc:			; <UNDEFINED> instruction: 0x078258d3
    3fd0:			; <UNDEFINED> instruction: 0xf10dbf54
    3fd4:			; <UNDEFINED> instruction: 0xf10d082c
    3fd8:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    3fdc:			; <UNDEFINED> instruction: 0xf04f9315
    3fe0:	svclt	0x00450300
    3fe4:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3fe8:	strbmi	r2, [r6], r0, lsr #6
    3fec:	eorcc	pc, ip, sp, lsl #17
    3ff0:			; <UNDEFINED> instruction: 0xf1a3230a
    3ff4:			; <UNDEFINED> instruction: 0xf1c30120
    3ff8:	blx	b04880 <ftello64@plt+0xb032d4>
    3ffc:	blx	34080c <ftello64@plt+0x33f260>
    4000:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    4004:	andne	lr, r8, #3620864	; 0x374000
    4008:	vst1.8	{d15-d16}, [r3], ip
    400c:	svclt	0x000842aa
    4010:			; <UNDEFINED> instruction: 0xf0c042a1
    4014:	movwcc	r8, #41099	; 0xa08b
    4018:	mvnle	r2, r6, asr #22
    401c:			; <UNDEFINED> instruction: 0xf64c223c
    4020:			; <UNDEFINED> instruction: 0xf6cc45cd
    4024:			; <UNDEFINED> instruction: 0xf04f45cc
    4028:			; <UNDEFINED> instruction: 0xf1a231ff
    402c:	blx	fe9464b6 <ftello64@plt+0xfe944f0a>
    4030:	blx	5d440 <ftello64@plt+0x5be94>
    4034:	blx	83044 <ftello64@plt+0x81a98>
    4038:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    403c:			; <UNDEFINED> instruction: 0x0c09ea4c
    4040:			; <UNDEFINED> instruction: 0xf1c24c61
    4044:	svcls	0x00090920
    4048:			; <UNDEFINED> instruction: 0xf909fa21
    404c:	b	1315244 <ftello64@plt+0x1313c98>
    4050:	stmiaeq	sp!, {r0, r3, sl, fp}^
    4054:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    4058:	blx	1942a4 <ftello64@plt+0x192cf8>
    405c:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    4060:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    4064:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    4068:	streq	lr, [r1], #-2598	; 0xfffff5da
    406c:			; <UNDEFINED> instruction: 0xf1ba40d6
    4070:	svclt	0x000c0f42
    4074:			; <UNDEFINED> instruction: 0xf0002100
    4078:	bcc	804484 <ftello64@plt+0x802ed8>
    407c:	streq	lr, [r9], -r6, asr #20
    4080:	vpmax.s8	d15, d2, d23
    4084:	andge	pc, r0, lr, lsl #17
    4088:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    408c:	addhi	pc, r4, r0
    4090:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    4094:			; <UNDEFINED> instruction: 0xf88e2269
    4098:	subcs	r2, r2, #1
    409c:	andcs	pc, r2, lr, lsl #17
    40a0:	andvc	r2, sl, r0, lsl #4
    40a4:	andeq	lr, r5, #84, 20	; 0x54000
    40a8:			; <UNDEFINED> instruction: 0xf1a3d04a
    40ac:			; <UNDEFINED> instruction: 0xf1c30114
    40b0:	blx	905d88 <ftello64@plt+0x9047dc>
    40b4:	blx	1808c0 <ftello64@plt+0x17f314>
    40b8:	blcc	d41cdc <ftello64@plt+0xd40730>
    40bc:	blx	954dac <ftello64@plt+0x953800>
    40c0:	blx	980cd4 <ftello64@plt+0x97f728>
    40c4:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    40c8:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    40cc:			; <UNDEFINED> instruction: 0xf04f1d50
    40d0:			; <UNDEFINED> instruction: 0xf1410300
    40d4:	andcs	r0, sl, #0, 2
    40d8:			; <UNDEFINED> instruction: 0xf8def001
    40dc:	movwcs	r2, #522	; 0x20a
    40e0:	strmi	r4, [fp], r2, lsl #13
    40e4:			; <UNDEFINED> instruction: 0xf8d8f001
    40e8:	subsle	r4, r8, r3, lsl r3
    40ec:	movweq	lr, #47706	; 0xba5a
    40f0:			; <UNDEFINED> instruction: 0xf7fdd026
    40f4:	stmdacs	r0, {r2, r4, r9, fp, sp, lr, pc}
    40f8:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    40fc:	subsle	r2, r7, r0, lsl #20
    4100:	mulcc	r0, r2, r9
    4104:	bmi	c72538 <ftello64@plt+0xc70f8c>
    4108:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    410c:			; <UNDEFINED> instruction: 0x23204d30
    4110:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    4114:	ldrmi	r4, [r9], -r0, lsr #12
    4118:			; <UNDEFINED> instruction: 0xf8cd2201
    411c:	stmib	sp, {r3, r4, pc}^
    4120:	strls	sl, [r1], -r4, lsl #22
    4124:			; <UNDEFINED> instruction: 0xf7fd9500
    4128:	ands	lr, r5, r0, lsr sl
    412c:	andeq	pc, sl, #-1073741780	; 0xc000002c
    4130:	svcge	0x0075f47f
    4134:	movtcs	r9, #11784	; 0x2e08
    4138:	andcs	pc, r1, lr, lsl #17
    413c:	andcc	pc, r0, lr, lsl #17
    4140:			; <UNDEFINED> instruction: 0xac0d4a24
    4144:	stmib	sp, {r5, r8, r9, sp}^
    4148:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    414c:	andls	r4, r0, #32, 12	; 0x2000000
    4150:	andcs	r4, r1, #26214400	; 0x1900000
    4154:	b	642150 <ftello64@plt+0x640ba4>
    4158:			; <UNDEFINED> instruction: 0xf7fd4620
    415c:	bmi	7be454 <ftello64@plt+0x7bcea8>
    4160:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    4164:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4168:	subsmi	r9, sl, r5, lsl fp
    416c:	andslt	sp, r7, r6, lsr #2
    4170:	svchi	0x00f0e8bd
    4174:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    4178:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    417c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4180:			; <UNDEFINED> instruction: 0xf0012264
    4184:	stmdbcs	r0, {r0, r3, r7, fp, ip, sp, lr, pc}
    4188:	svclt	0x00084682
    418c:	strmi	r2, [fp], sl, lsl #16
    4190:	strcc	fp, [r1], -r8, lsl #30
    4194:	ldrb	sp, [r3, sl, lsr #3]
    4198:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    419c:	ldrbmi	lr, [r0], -r0, lsl #15
    41a0:	andcs	r4, sl, #93323264	; 0x5900000
    41a4:			; <UNDEFINED> instruction: 0xf0012300
    41a8:	sxtab16mi	pc, r2, r7, ror #16	; <UNPREDICTABLE>
    41ac:	ldr	r4, [sp, fp, lsl #13]
    41b0:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    41b4:	bmi	2be060 <ftello64@plt+0x2bcab4>
    41b8:			; <UNDEFINED> instruction: 0xe7a6447a
    41bc:	ldm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41c0:	andeq	r2, r1, sl, lsr #29
    41c4:	andeq	r0, r0, r0, ror #2
    41c8:			; <UNDEFINED> instruction: 0x00001db0
    41cc:	andeq	r1, r0, ip, ror #28
    41d0:	strdeq	r1, [r0], -r2
    41d4:	andeq	r1, r0, r6, asr #25
    41d8:	andeq	r2, r1, r2, lsl sp
    41dc:	andeq	r1, r0, r2, asr #27
    41e0:			; <UNDEFINED> instruction: 0x00001dbc
    41e4:	suble	r2, r5, r0, lsl #16
    41e8:	mvnsmi	lr, #737280	; 0xb4000
    41ec:			; <UNDEFINED> instruction: 0xf9904698
    41f0:	orrlt	r3, r3, #0
    41f4:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    41f8:	ldrmi	r4, [r7], -r9, lsl #13
    41fc:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    4200:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    4204:	svceq	0x0000f1b8
    4208:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    420c:			; <UNDEFINED> instruction: 0x4605bb1c
    4210:	strtmi	r2, [lr], -ip, lsr #22
    4214:	svccs	0x0001f915
    4218:	bllt	b8280 <ftello64@plt+0xb6cd4>
    421c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    4220:	bne	c78a8c <ftello64@plt+0xc774e0>
    4224:	mcrrne	7, 12, r4, r3, cr0
    4228:			; <UNDEFINED> instruction: 0xf849d015
    422c:	strcc	r0, [r1], #-36	; 0xffffffdc
    4230:	mulcc	r0, r6, r9
    4234:			; <UNDEFINED> instruction: 0xf995b1bb
    4238:			; <UNDEFINED> instruction: 0xb1a33000
    423c:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    4240:	strtmi	r2, [r8], -ip, lsr #22
    4244:			; <UNDEFINED> instruction: 0xf915462e
    4248:	mvnle	r2, r1, lsl #30
    424c:	svclt	0x00082a00
    4250:	adcsmi	r4, r0, #48234496	; 0x2e00000
    4254:			; <UNDEFINED> instruction: 0xf04fd3e5
    4258:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    425c:	adcmi	r8, r7, #248, 6	; 0xe0000003
    4260:	ldrmi	sp, [r3], -r4, lsl #18
    4264:			; <UNDEFINED> instruction: 0x4620e7d4
    4268:	mvnshi	lr, #12386304	; 0xbd0000
    426c:	andeq	pc, r1, pc, rrx
    4270:	mvnshi	lr, #12386304	; 0xbd0000
    4274:	rscscc	pc, pc, pc, asr #32
    4278:	svclt	0x00004770
    427c:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    4280:			; <UNDEFINED> instruction: 0xf990461c
    4284:	blx	fed5828c <ftello64@plt+0xfed56ce0>
    4288:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    428c:	svclt	0x00082c00
    4290:	ldmiblt	r3, {r0, r8, r9, sp}
    4294:	addsmi	r6, r6, #2490368	; 0x260000
    4298:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    429c:	eorvs	fp, r3, r1, lsl pc
    42a0:	bl	502ac <ftello64@plt+0x4ed00>
    42a4:	blne	fe4848c4 <ftello64@plt+0xfe483318>
    42a8:			; <UNDEFINED> instruction: 0xf7ff9b04
    42ac:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    42b0:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    42b4:	eorvs	r4, r3, r3, lsl #8
    42b8:			; <UNDEFINED> instruction: 0xf04fbd70
    42bc:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    42c0:	rscscc	pc, pc, pc, asr #32
    42c4:	svclt	0x00004770
    42c8:	mvnsmi	lr, #737280	; 0xb4000
    42cc:			; <UNDEFINED> instruction: 0xf381fab1
    42d0:	bcs	6844 <ftello64@plt+0x5298>
    42d4:	movwcs	fp, #7944	; 0x1f08
    42d8:	svclt	0x00082800
    42dc:	blcs	cee8 <ftello64@plt+0xb93c>
    42e0:			; <UNDEFINED> instruction: 0xf990d13d
    42e4:	strmi	r3, [r0], r0
    42e8:	pkhbtmi	r4, r9, r6, lsl #12
    42ec:	strcs	r4, [r1, -r4, lsl #12]
    42f0:			; <UNDEFINED> instruction: 0x4625b31b
    42f4:			; <UNDEFINED> instruction: 0xf1042b2c
    42f8:	strbmi	r0, [r0], -r1, lsl #8
    42fc:	mulcs	r0, r4, r9
    4300:	eorle	r4, r1, r0, lsr #13
    4304:	strtmi	fp, [r5], -r2, ror #19
    4308:	bl	fe954db0 <ftello64@plt+0xfe953804>
    430c:	eorle	r0, r2, #0, 2
    4310:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    4314:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    4318:	rsceq	lr, r0, #323584	; 0x4f000
    431c:	vpmax.u8	d15, d3, d7
    4320:			; <UNDEFINED> instruction: 0xf819db0c
    4324:	movwmi	r1, #45058	; 0xb002
    4328:	andcc	pc, r2, r9, lsl #16
    432c:	mulcc	r0, r5, r9
    4330:			; <UNDEFINED> instruction: 0xf994b11b
    4334:	blcs	1033c <ftello64@plt+0xed90>
    4338:	ldrdcs	sp, [r0], -fp
    433c:	mvnshi	lr, #12386304	; 0xbd0000
    4340:	ldrmi	r1, [r3], -ip, ror #24
    4344:	ldrb	r4, [r4, r0, lsl #13]
    4348:	svclt	0x00082a00
    434c:	adcmi	r4, r8, #38797312	; 0x2500000
    4350:	smlatbeq	r0, r5, fp, lr
    4354:			; <UNDEFINED> instruction: 0xf04fd3dc
    4358:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    435c:			; <UNDEFINED> instruction: 0xf06f83f8
    4360:			; <UNDEFINED> instruction: 0xe7eb0015
    4364:			; <UNDEFINED> instruction: 0xf381fab1
    4368:	bcs	68dc <ftello64@plt+0x5330>
    436c:	movwcs	fp, #7944	; 0x1f08
    4370:	svclt	0x00082800
    4374:	bllt	ff0ccf80 <ftello64@plt+0xff0cb9d4>
    4378:	mvnsmi	lr, sp, lsr #18
    437c:			; <UNDEFINED> instruction: 0xf9904606
    4380:	ldrmi	r3, [r7], -r0
    4384:	strmi	r4, [r4], -r8, lsl #13
    4388:	strtmi	fp, [r5], -fp, ror #3
    438c:			; <UNDEFINED> instruction: 0xf1042b2c
    4390:	ldrtmi	r0, [r0], -r1, lsl #8
    4394:	mulcs	r0, r4, r9
    4398:	andsle	r4, fp, r6, lsr #12
    439c:			; <UNDEFINED> instruction: 0x4625b9b2
    43a0:	bl	fe954e48 <ftello64@plt+0xfe95389c>
    43a4:	andsle	r0, ip, #0, 2
    43a8:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    43ac:			; <UNDEFINED> instruction: 0xf8d8db0c
    43b0:	tstmi	r8, #0
    43b4:	andeq	pc, r0, r8, asr #17
    43b8:	mulcc	r0, r5, r9
    43bc:			; <UNDEFINED> instruction: 0xf994b11b
    43c0:	blcs	103c8 <ftello64@plt+0xee1c>
    43c4:	andcs	sp, r0, r1, ror #3
    43c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    43cc:	ldrmi	r1, [r3], -ip, ror #24
    43d0:	ldrb	r4, [sl, r6, lsl #12]
    43d4:	svclt	0x00082a00
    43d8:	adcmi	r4, r8, #38797312	; 0x2500000
    43dc:	smlatbeq	r0, r5, fp, lr
    43e0:			; <UNDEFINED> instruction: 0xf04fd3e2
    43e4:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    43e8:			; <UNDEFINED> instruction: 0xf06f81f0
    43ec:			; <UNDEFINED> instruction: 0x47700015
    43f0:	mvnsmi	lr, #737280	; 0xb4000
    43f4:	bmi	f55c50 <ftello64@plt+0xf546a4>
    43f8:	blmi	f55c78 <ftello64@plt+0xf546cc>
    43fc:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    4400:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4404:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4408:			; <UNDEFINED> instruction: 0xf04f9303
    440c:			; <UNDEFINED> instruction: 0xf8cd0300
    4410:	tstlt	r8, #8
    4414:	strmi	r6, [r4], -lr
    4418:	strmi	r6, [r8], lr, lsr #32
    441c:	svc	0x00f2f7fc
    4420:	andls	pc, r0, r0, asr #17
    4424:			; <UNDEFINED> instruction: 0xf9944607
    4428:	blcs	e90430 <ftello64@plt+0xe8ee84>
    442c:	stmdbge	r2, {r1, r5, ip, lr, pc}
    4430:	strtmi	r2, [r0], -sl, lsl #4
    4434:			; <UNDEFINED> instruction: 0xf7fc9101
    4438:			; <UNDEFINED> instruction: 0xf8c8eeee
    443c:	eorvs	r0, r8, r0
    4440:	bllt	1a1e528 <ftello64@plt+0x1a1cf7c>
    4444:	blcs	2b054 <ftello64@plt+0x29aa8>
    4448:	adcmi	fp, r3, #24, 30	; 0x60
    444c:			; <UNDEFINED> instruction: 0xf993d028
    4450:	stmdbls	r1, {sp}
    4454:	eorle	r2, r6, sl, lsr sl
    4458:	eorle	r2, r9, sp, lsr #20
    445c:	bmi	94c464 <ftello64@plt+0x94aeb8>
    4460:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    4464:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4468:	subsmi	r9, sl, r3, lsl #22
    446c:	andlt	sp, r5, fp, lsr r1
    4470:	mvnshi	lr, #12386304	; 0xbd0000
    4474:	stmdbge	r2, {r0, sl, ip, sp}
    4478:	strtmi	r2, [r0], -sl, lsl #4
    447c:	mcr	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4480:	ldmdavs	fp!, {r3, r5, sp, lr}
    4484:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    4488:			; <UNDEFINED> instruction: 0xf990b150
    448c:	blne	10494 <ftello64@plt+0xeee8>
    4490:			; <UNDEFINED> instruction: 0xf080fab0
    4494:	blcs	699c <ftello64@plt+0x53f0>
    4498:	andcs	fp, r1, r8, lsl pc
    449c:	sbcsle	r2, sp, r0, lsl #16
    44a0:	rscscc	pc, pc, pc, asr #32
    44a4:			; <UNDEFINED> instruction: 0xf993e7db
    44a8:	stmdblt	sl, {r0, sp}
    44ac:	ldrb	r6, [r6, lr, lsr #32]
    44b0:	andcs	r1, sl, #92, 24	; 0x5c00
    44b4:	eorsvs	r2, fp, r0, lsl #6
    44b8:	movwls	r4, #9760	; 0x2620
    44bc:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    44c0:	ldmdavs	fp!, {r3, r5, sp, lr}
    44c4:	mvnle	r2, r0, lsl #22
    44c8:	blcs	2b0d8 <ftello64@plt+0x29b2c>
    44cc:			; <UNDEFINED> instruction: 0xf993d0e8
    44d0:	blne	6cc4d8 <ftello64@plt+0x6caf2c>
    44d4:			; <UNDEFINED> instruction: 0xf383fab3
    44d8:	bcs	6a4c <ftello64@plt+0x54a0>
    44dc:	movwcs	fp, #7960	; 0x1f18
    44e0:	adcsle	r2, fp, r0, lsl #22
    44e4:			; <UNDEFINED> instruction: 0xf7fce7dc
    44e8:	svclt	0x0000eefc
    44ec:	andeq	r2, r1, r6, ror sl
    44f0:	andeq	r0, r0, r0, ror #2
    44f4:	andeq	r2, r1, r2, lsl sl
    44f8:	mvnsmi	lr, #737280	; 0xb4000
    44fc:	stcmi	14, cr1, [sl], #-12
    4500:	bmi	ab071c <ftello64@plt+0xaaf170>
    4504:	movwcs	fp, #7960	; 0x1f18
    4508:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    450c:	movwcs	fp, #3848	; 0xf08
    4510:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    4514:			; <UNDEFINED> instruction: 0xf04f9203
    4518:	blcs	4d20 <ftello64@plt+0x3774>
    451c:	svcge	0x0001d03f
    4520:	strmi	sl, [sp], -r2, lsl #28
    4524:	blx	fed7c578 <ftello64@plt+0xfed7afcc>
    4528:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    452c:	svclt	0x00082c00
    4530:	strbmi	r2, [r1, #769]	; 0x301
    4534:			; <UNDEFINED> instruction: 0xf043bf18
    4538:	bllt	8c5144 <ftello64@plt+0x8c3b98>
    453c:	strtmi	r4, [r9], -sl, asr #12
    4540:			; <UNDEFINED> instruction: 0xf7fd4620
    4544:	ldmiblt	r0!, {r1, r2, r4, fp, sp, lr, pc}^
    4548:	andeq	lr, r9, r4, lsl #22
    454c:	ldrtmi	r4, [r9], -r5, asr #8
    4550:	mrc2	7, 2, pc, cr14, cr14, {7}
    4554:			; <UNDEFINED> instruction: 0x46044631
    4558:			; <UNDEFINED> instruction: 0xf7fe4628
    455c:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    4560:	bl	66a56c <ftello64@plt+0x668fc0>
    4564:	strmi	r0, [r5], -r8, lsl #6
    4568:	blcs	7859c <ftello64@plt+0x76ff0>
    456c:			; <UNDEFINED> instruction: 0xb11cd1db
    4570:	mulcc	r0, r4, r9
    4574:	andle	r2, r4, pc, lsr #22
    4578:			; <UNDEFINED> instruction: 0xf995b12d
    457c:	blcs	bd0584 <ftello64@plt+0xbcefd8>
    4580:	ldrdcs	sp, [r1], -r1
    4584:	andcs	lr, r0, r0
    4588:	blmi	216db4 <ftello64@plt+0x215808>
    458c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4590:	blls	de600 <ftello64@plt+0xdd054>
    4594:	qaddle	r4, sl, r4
    4598:	pop	{r0, r2, ip, sp, pc}
    459c:			; <UNDEFINED> instruction: 0x461883f0
    45a0:			; <UNDEFINED> instruction: 0xf7fce7f2
    45a4:	svclt	0x0000ee9e
    45a8:	andeq	r2, r1, ip, ror #18
    45ac:	andeq	r0, r0, r0, ror #2
    45b0:	andeq	r2, r1, r8, ror #17
    45b4:	mvnsmi	lr, #737280	; 0xb4000
    45b8:	movweq	lr, #6736	; 0x1a50
    45bc:	strmi	sp, [ip], -r5, lsr #32
    45c0:			; <UNDEFINED> instruction: 0x46054616
    45c4:	cmnlt	r1, #56, 6	; 0xe0000000
    45c8:	svc	0x000af7fc
    45cc:	addsmi	r4, lr, #201326595	; 0xc000003
    45d0:	svclt	0x00884607
    45d4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    45d8:	bl	1ba630 <ftello64@plt+0x1b9084>
    45dc:			; <UNDEFINED> instruction: 0xf1090900
    45e0:			; <UNDEFINED> instruction: 0xf7fc0001
    45e4:	strmi	lr, [r0], r8, asr #29
    45e8:	strtmi	fp, [r9], -r0, ror #2
    45ec:			; <UNDEFINED> instruction: 0xf7fc463a
    45f0:	bl	23ff20 <ftello64@plt+0x23e974>
    45f4:	ldrtmi	r0, [r2], -r7
    45f8:			; <UNDEFINED> instruction: 0xf7fc4621
    45fc:	movwcs	lr, #3652	; 0xe44
    4600:	andcc	pc, r9, r8, lsl #16
    4604:	pop	{r6, r9, sl, lr}
    4608:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    460c:	mvnsmi	lr, #12386304	; 0xbd0000
    4610:			; <UNDEFINED> instruction: 0xf7fc4478
    4614:			; <UNDEFINED> instruction: 0x4620be5d
    4618:	pop	{r0, r4, r9, sl, lr}
    461c:			; <UNDEFINED> instruction: 0xf7fc43f8
    4620:	pop	{r0, r2, r3, r4, r9, sl, fp, ip, sp, pc}
    4624:			; <UNDEFINED> instruction: 0xf7fc43f8
    4628:	svclt	0x0000be53
    462c:	andeq	r1, r0, r0, asr #3
    4630:			; <UNDEFINED> instruction: 0x460ab538
    4634:	strmi	r4, [ip], -r5, lsl #12
    4638:			; <UNDEFINED> instruction: 0x4608b119
    463c:	mrc	7, 6, APSR_nzcv, cr0, cr12, {7}
    4640:	strtmi	r4, [r1], -r2, lsl #12
    4644:	pop	{r3, r5, r9, sl, lr}
    4648:			; <UNDEFINED> instruction: 0xf7ff4038
    464c:	svclt	0x0000bfb3
    4650:	tstcs	r1, lr, lsl #8
    4654:	addlt	fp, r5, r0, lsl r5
    4658:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    465c:			; <UNDEFINED> instruction: 0xf8dfab07
    4660:	strmi	ip, [r4], -r0, rrx
    4664:			; <UNDEFINED> instruction: 0xf85344fe
    4668:	stmdage	r2, {r2, r8, r9, fp, sp}
    466c:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    4670:	ldrdgt	pc, [r0], -ip
    4674:	andgt	pc, ip, sp, asr #17
    4678:	stceq	0, cr15, [r0], {79}	; 0x4f
    467c:			; <UNDEFINED> instruction: 0xf7fc9301
    4680:	cdpne	14, 0, cr14, cr2, cr2, {7}
    4684:	strcs	fp, [r0], #-4024	; 0xfffff048
    4688:	strtmi	sp, [r0], -r7, lsl #22
    468c:			; <UNDEFINED> instruction: 0xf7ff9902
    4690:			; <UNDEFINED> instruction: 0x4604ff91
    4694:			; <UNDEFINED> instruction: 0xf7fc9802
    4698:	bmi	2bfdf8 <ftello64@plt+0x2be84c>
    469c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    46a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    46a4:	subsmi	r9, sl, r3, lsl #22
    46a8:	strtmi	sp, [r0], -r5, lsl #2
    46ac:	pop	{r0, r2, ip, sp, pc}
    46b0:	andlt	r4, r3, r0, lsl r0
    46b4:			; <UNDEFINED> instruction: 0xf7fc4770
    46b8:	svclt	0x0000ee14
    46bc:	andeq	r2, r1, r0, lsl r8
    46c0:	andeq	r0, r0, r0, ror #2
    46c4:	ldrdeq	r2, [r1], -r6
    46c8:	mvnsmi	lr, #737280	; 0xb4000
    46cc:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    46d0:	bmi	d5613c <ftello64@plt+0xd54b90>
    46d4:	blmi	d708e8 <ftello64@plt+0xd6f33c>
    46d8:			; <UNDEFINED> instruction: 0xf996447a
    46dc:	ldmpl	r3, {lr}^
    46e0:	movwls	r6, #6171	; 0x181b
    46e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    46e8:	eorsle	r2, r4, r0, lsl #24
    46ec:	strmi	r4, [r8], r5, lsl #12
    46f0:			; <UNDEFINED> instruction: 0x46394630
    46f4:	svc	0x004ef7fc
    46f8:			; <UNDEFINED> instruction: 0x56361834
    46fc:	suble	r2, ip, r0, lsl #28
    4700:	svceq	0x0000f1b9
    4704:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    4708:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    470c:	mcr	7, 3, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4710:	eorsle	r2, r5, r0, lsl #16
    4714:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    4718:	movwcs	r4, #1641	; 0x669
    471c:	andvs	pc, r0, sp, lsl #17
    4720:			; <UNDEFINED> instruction: 0xf88d4648
    4724:			; <UNDEFINED> instruction: 0xf7fe3001
    4728:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    472c:	andeq	pc, r0, r8, asr #17
    4730:	mulcc	r1, r3, r9
    4734:	svclt	0x00181af6
    4738:	blcs	df44 <ftello64@plt+0xc998>
    473c:	strcs	fp, [r1], -r8, lsl #30
    4740:	andcc	fp, r2, lr, asr fp
    4744:	strtpl	r1, [r1], -r6, lsr #16
    4748:			; <UNDEFINED> instruction: 0x4638b119
    474c:	mcr	7, 2, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4750:			; <UNDEFINED> instruction: 0x464cb318
    4754:	bmi	5dc814 <ftello64@plt+0x5db268>
    4758:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    475c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4760:	subsmi	r9, sl, r1, lsl #22
    4764:			; <UNDEFINED> instruction: 0x4620d11e
    4768:	pop	{r0, r1, ip, sp, pc}
    476c:			; <UNDEFINED> instruction: 0x463983f0
    4770:			; <UNDEFINED> instruction: 0xf7fc4620
    4774:			; <UNDEFINED> instruction: 0xf8c8ed56
    4778:	strtmi	r0, [r0], #-0
    477c:	strb	r6, [sl, r8, lsr #32]!
    4780:			; <UNDEFINED> instruction: 0x46204639
    4784:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    4788:	andeq	pc, r0, r8, asr #17
    478c:	strtpl	r1, [r1], -r6, lsr #16
    4790:			; <UNDEFINED> instruction: 0x4638b131
    4794:	mcr	7, 1, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4798:	eorvs	fp, ip, r0, lsl r9
    479c:	ldrb	r2, [sl, r0, lsl #8]
    47a0:	ldrb	r6, [r8, lr, lsr #32]
    47a4:	ldc	7, cr15, [ip, #1008]	; 0x3f0
    47a8:	muleq	r1, ip, r7
    47ac:	andeq	r0, r0, r0, ror #2
    47b0:	andeq	r1, r0, lr, lsl #14
    47b4:	andeq	r2, r1, sl, lsl r7
    47b8:			; <UNDEFINED> instruction: 0x4604b510
    47bc:	stmdacs	sl, {r0, sp, lr, pc}
    47c0:	strtmi	sp, [r0], -r6
    47c4:	mrc	7, 2, APSR_nzcv, cr6, cr12, {7}
    47c8:	mvnsle	r1, r3, asr #24
    47cc:	ldclt	0, cr2, [r0, #-4]
    47d0:	ldclt	0, cr2, [r0, #-0]
    47d4:	svcmi	0x00f0e92d
    47d8:	blhi	bfc94 <ftello64@plt+0xbe6e8>
    47dc:	blmi	1c171a0 <ftello64@plt+0x1c15bf4>
    47e0:	addlt	r4, r9, sl, ror r4
    47e4:	ldmpl	r3, {r0, r2, r8, ip, pc}^
    47e8:	movwls	r6, #30747	; 0x781b
    47ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    47f0:			; <UNDEFINED> instruction: 0xf0002800
    47f4:	blmi	1ae4b1c <ftello64@plt+0x1ae3570>
    47f8:	strcs	r4, [r0, -r6, lsl #12]
    47fc:	strvc	lr, [r3, -sp, asr #19]
    4800:	mcr	4, 0, r4, cr8, cr11, {3}
    4804:	blmi	1a1304c <ftello64@plt+0x1a11aa0>
    4808:	mcr	4, 0, r4, cr8, cr11, {3}
    480c:	vmov	r3, s17
    4810:			; <UNDEFINED> instruction: 0x46301a10
    4814:	mrc	7, 5, APSR_nzcv, cr14, cr12, {7}
    4818:			; <UNDEFINED> instruction: 0x56301835
    481c:			; <UNDEFINED> instruction: 0xf0002800
    4820:			; <UNDEFINED> instruction: 0xf7fc80aa
    4824:			; <UNDEFINED> instruction: 0xf10dedf0
    4828:	smladcs	r0, r8, r8, r0
    482c:	strbmi	r2, [r1], -sl, lsl #4
    4830:	andvs	r4, r7, r4, lsl #12
    4834:			; <UNDEFINED> instruction: 0xf7fc4628
    4838:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    483c:	stmib	sp, {r0, r1, r3, r4, r5, r7, r9, lr}^
    4840:	vrhadd.u8	d0, d0, d0
    4844:	ldmib	sp, {r0, r1, r4, r7, pc}^
    4848:	bcs	d450 <ftello64@plt+0xbea4>
    484c:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    4850:	addhi	pc, lr, r0, asr #5
    4854:			; <UNDEFINED> instruction: 0xf9969e06
    4858:	blcs	b90860 <ftello64@plt+0xb8f2b4>
    485c:	adcsmi	sp, r5, #111	; 0x6f
    4860:	strcs	sp, [r0], #-94	; 0xffffffa2
    4864:	cfmul32	mvfx2, mvfx8, mvfx0
    4868:			; <UNDEFINED> instruction: 0x46301a90
    486c:	mrc	7, 4, APSR_nzcv, cr2, cr12, {7}
    4870:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    4874:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    4878:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    487c:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    4880:			; <UNDEFINED> instruction: 0xf10a465b
    4884:	ssatmi	r0, #28, r0, lsl #20
    4888:	bl	19610c <ftello64@plt+0x194b60>
    488c:			; <UNDEFINED> instruction: 0xf8cd0900
    4890:	svccs	0x00009018
    4894:			; <UNDEFINED> instruction: 0x4638d03a
    4898:	stc	7, cr15, [r2, #1008]!	; 0x3f0
    489c:			; <UNDEFINED> instruction: 0xb3a84606
    48a0:	ldrtmi	r4, [r9], -r2, lsl #12
    48a4:			; <UNDEFINED> instruction: 0xf7fc4648
    48a8:	bllt	1e40240 <ftello64@plt+0x1e3ec94>
    48ac:	ldrbmi	r4, [pc], -r1, asr #22
    48b0:	bl	d5aa4 <ftello64@plt+0xd44f8>
    48b4:	ldmib	r8, {r3, fp, ip}^
    48b8:	blx	1270ca <ftello64@plt+0x125b1e>
    48bc:	blx	2414ee <ftello64@plt+0x23ff42>
    48c0:	blx	fe9114de <ftello64@plt+0xfe90ff32>
    48c4:	ldrmi	r4, [sp], #-1288	; 0xfffffaf8
    48c8:	strtmi	fp, [r0], -pc, asr #2
    48cc:	andcs	r4, sl, #42991616	; 0x2900000
    48d0:			; <UNDEFINED> instruction: 0xf0002300
    48d4:	svccc	0x0001fce1
    48d8:	strmi	r4, [sp], -r4, lsl #12
    48dc:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    48e0:	strbmi	r1, [lr], #-512	; 0xfffffe00
    48e4:	blx	4e4f2 <ftello64@plt+0x4cf46>
    48e8:	blx	24311a <ftello64@plt+0x241b6e>
    48ec:	blx	fe86f0fe <ftello64@plt+0xfe86db52>
    48f0:	stmdbls	r3, {r3, r8, fp, pc}
    48f4:	movweq	lr, #19224	; 0x4b18
    48f8:	bl	1255c44 <ftello64@plt+0x1254698>
    48fc:	stmiane	fp, {r0, r2, r9}^
    4900:	blls	129514 <ftello64@plt+0x127f68>
    4904:	movweq	lr, #15170	; 0x3b42
    4908:	str	r9, [r0, r4, lsl #6]
    490c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4910:	beq	440d40 <ftello64@plt+0x43f794>
    4914:	svceq	0x001cf1b8
    4918:			; <UNDEFINED> instruction: 0xf85ad002
    491c:			; <UNDEFINED> instruction: 0xe7b87c10
    4920:	andseq	pc, r5, pc, rrx
    4924:	blmi	7971bc <ftello64@plt+0x795c10>
    4928:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    492c:	blls	1de99c <ftello64@plt+0x1dd3f0>
    4930:	teqle	r1, sl, asr r0
    4934:	ldc	0, cr11, [sp], #36	; 0x24
    4938:	pop	{r1, r8, r9, fp, pc}
    493c:			; <UNDEFINED> instruction: 0xf1068ff0
    4940:	eorvs	r0, r7, r1, lsl #20
    4944:	andcs	r4, sl, #68157440	; 0x4100000
    4948:			; <UNDEFINED> instruction: 0xf7fc4650
    494c:	stmdavs	r3!, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    4950:	strmi	r2, [r4], -r0, lsl #22
    4954:	stcle	6, cr4, [r9], {13}
    4958:			; <UNDEFINED> instruction: 0xf1712800
    495c:	blle	1c5564 <ftello64@plt+0x1c3fb8>
    4960:	ldrmi	r9, [r2, #3590]!	; 0xe06
    4964:	bl	fe9b8cdc <ftello64@plt+0xfe9b7730>
    4968:	ldrb	r0, [ip, -sl, lsl #14]!
    496c:			; <UNDEFINED> instruction: 0xe7d94258
    4970:	eoreq	pc, r1, pc, rrx
    4974:	svccs	0x0000e7d6
    4978:	blls	178cc8 <ftello64@plt+0x17771c>
    497c:	bls	12ad90 <ftello64@plt+0x1297e4>
    4980:	subsvs	r6, sl, r9, lsl r0
    4984:	blmi	37e8c4 <ftello64@plt+0x37d318>
    4988:	stmdbmi	sp, {r0, r2, r3, r6, r9, sp}
    498c:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    4990:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4994:	mcr	7, 0, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4998:	stc	7, cr15, [r2], #1008	; 0x3f0
    499c:	muleq	r1, r4, r6
    49a0:	andeq	r0, r0, r0, ror #2
    49a4:	andeq	r1, r0, r4, lsr r6
    49a8:	andeq	r1, r0, ip, lsr #12
    49ac:	andeq	r1, r0, r0, lsr #11
    49b0:	andeq	r2, r1, r6, asr #5
    49b4:	muleq	r1, r4, r2
    49b8:	andeq	r2, r1, ip, asr #10
    49bc:	ldrdeq	r1, [r0], -lr
    49c0:	muleq	r0, r4, r4
    49c4:	andeq	r0, r0, r6, ror #26
    49c8:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    49cc:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    49d0:	push	{r1, r3, r4, r5, r6, sl, lr}
    49d4:			; <UNDEFINED> instruction: 0xb09e47f0
    49d8:	andcs	r5, r0, #13828096	; 0xd30000
    49dc:	tstls	sp, #1769472	; 0x1b0000
    49e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    49e4:	stmib	sp, {r8, r9, sp}^
    49e8:	stmib	sp, {r1, r8, r9, sp}^
    49ec:	stmdacs	r0, {r2, r8, r9, sp}
    49f0:	mvnhi	pc, r0
    49f4:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    49f8:	bicshi	pc, r7, r0
    49fc:	andcs	r4, r0, r4, lsl #12
    4a00:	mrrc	7, 15, pc, r4, cr12	; <UNPREDICTABLE>
    4a04:	ldrtmi	sl, [r1], -r7, lsl #28
    4a08:	stmdage	r1, {r0, r1, r9, sl, lr}
    4a0c:			; <UNDEFINED> instruction: 0xf7fc9301
    4a10:	ldmibmi	r4!, {r2, r4, r5, r6, sl, fp, sp, lr, pc}^
    4a14:			; <UNDEFINED> instruction: 0xf04f4620
    4a18:	movwls	r3, #62463	; 0xf3ff
    4a1c:			; <UNDEFINED> instruction: 0xf7fc4479
    4a20:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    4a24:	orrhi	pc, r5, r0
    4a28:	strtmi	r4, [r0], -pc, ror #19
    4a2c:			; <UNDEFINED> instruction: 0xf7fc4479
    4a30:	strmi	lr, [r3], -r6, ror #23
    4a34:			; <UNDEFINED> instruction: 0xf0002800
    4a38:	stmibmi	ip!, {r0, r4, r5, r8, pc}^
    4a3c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4a40:	bl	ff742a38 <ftello64@plt+0xff74148c>
    4a44:	stmdacs	r0, {r0, r1, r9, sl, lr}
    4a48:	orrhi	pc, sp, r0
    4a4c:	strtmi	r4, [r0], -r8, ror #19
    4a50:			; <UNDEFINED> instruction: 0xf7fc4479
    4a54:			; <UNDEFINED> instruction: 0x4603ebd4
    4a58:			; <UNDEFINED> instruction: 0xf0002800
    4a5c:			; <UNDEFINED> instruction: 0xf9948170
    4a60:	blcs	ad0a68 <ftello64@plt+0xacf4bc>
    4a64:	orrhi	pc, r5, r0
    4a68:			; <UNDEFINED> instruction: 0xf0002b2d
    4a6c:	strtmi	r8, [r0], -r9, lsl #3
    4a70:	ldc	7, cr15, [r6], #1008	; 0x3f0
    4a74:	vadd.i8	d18, d0, d3
    4a78:	stmdacc	r4, {r1, r3, r7, r8, pc}
    4a7c:	stcpl	8, cr1, [r3], #-136	; 0xffffff78
    4a80:			; <UNDEFINED> instruction: 0xf0002b20
    4a84:			; <UNDEFINED> instruction: 0xf8df8138
    4a88:			; <UNDEFINED> instruction: 0xf04f836c
    4a8c:	ldrbtmi	r0, [r8], #2304	; 0x900
    4a90:	msrge	SPSR_s, #14614528	; 0xdf0000
    4a94:			; <UNDEFINED> instruction: 0xf50a44fa
    4a98:			; <UNDEFINED> instruction: 0xf1b87ae0
    4a9c:			; <UNDEFINED> instruction: 0xf0000f00
    4aa0:			; <UNDEFINED> instruction: 0x4640815a
    4aa4:	ldc	7, cr15, [ip], {252}	; 0xfc
    4aa8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4aac:	cmphi	r3, r0	; <UNPREDICTABLE>
    4ab0:	strbmi	r4, [r1], -r2, lsl #12
    4ab4:			; <UNDEFINED> instruction: 0xf7fc4620
    4ab8:	stmdacs	r0, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    4abc:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    4ac0:	blcs	81aa54 <ftello64@plt+0x8194a8>
    4ac4:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    4ac8:	strcc	r4, [r1, -ip, asr #23]
    4acc:	ldrbtmi	r4, [fp], #-1084	; 0xfffffbc4
    4ad0:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    4ad4:	ldrdhi	pc, [r4, #137]	; 0x89
    4ad8:			; <UNDEFINED> instruction: 0xf10d46b4
    4adc:	ldm	ip!, {r3, r6, r8, fp}
    4ae0:	strbmi	r0, [pc], -pc
    4ae4:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4ae8:	strgt	r0, [pc, -pc]
    4aec:	muleq	r7, ip, r8
    4af0:	andeq	lr, r7, r7, lsl #17
    4af4:	stmibmi	r2, {r1, r4, r5, r9, sl, lr}^
    4af8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4afc:	bl	ffdc2af4 <ftello64@plt+0xffdc1548>
    4b00:			; <UNDEFINED> instruction: 0xf990b120
    4b04:	blcs	10b0c <ftello64@plt+0xf560>
    4b08:	adcshi	pc, sl, r0
    4b0c:	ldrtmi	r4, [r7], -ip, asr #13
    4b10:			; <UNDEFINED> instruction: 0x000fe8bc
    4b14:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4b18:	strgt	r0, [pc, -pc]
    4b1c:	muleq	r7, ip, r8
    4b20:	andeq	lr, r7, r7, lsl #17
    4b24:	ldmibmi	r7!, {r1, r4, r5, r9, sl, lr}
    4b28:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4b2c:	bl	ff7c2b24 <ftello64@plt+0xff7c1578>
    4b30:			; <UNDEFINED> instruction: 0xf990b120
    4b34:	blcs	10b3c <ftello64@plt+0xf590>
    4b38:	adchi	pc, r2, r0
    4b3c:	ldrtmi	r4, [r7], -ip, asr #13
    4b40:			; <UNDEFINED> instruction: 0x000fe8bc
    4b44:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4b48:	strgt	r0, [pc, -pc]
    4b4c:	muleq	r7, ip, r8
    4b50:	andeq	lr, r7, r7, lsl #17
    4b54:	stmibmi	ip!, {r1, r4, r5, r9, sl, lr}
    4b58:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4b5c:	bl	ff1c2b54 <ftello64@plt+0xff1c15a8>
    4b60:			; <UNDEFINED> instruction: 0xf990b120
    4b64:	blcs	10b6c <ftello64@plt+0xf5c0>
    4b68:	addhi	pc, r8, r0
    4b6c:	ldrtmi	r4, [r7], -ip, asr #13
    4b70:			; <UNDEFINED> instruction: 0x000fe8bc
    4b74:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4b78:	strgt	r0, [pc, -pc]
    4b7c:	muleq	r7, ip, r8
    4b80:	andeq	lr, r7, r7, lsl #17
    4b84:	stmibmi	r1!, {r1, r4, r5, r9, sl, lr}
    4b88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4b8c:	bl	febc2b84 <ftello64@plt+0xfebc15d8>
    4b90:			; <UNDEFINED> instruction: 0xf990b118
    4b94:	blcs	10b9c <ftello64@plt+0xf5f0>
    4b98:	uxtab16mi	sp, ip, r0
    4b9c:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    4ba0:	strgt	r0, [pc, -pc]
    4ba4:			; <UNDEFINED> instruction: 0x000fe8bc
    4ba8:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4bac:	stm	r7, {r0, r1, r2}
    4bb0:	ldrtmi	r0, [r2], -r7
    4bb4:			; <UNDEFINED> instruction: 0x46204996
    4bb8:			; <UNDEFINED> instruction: 0xf7fc4479
    4bbc:			; <UNDEFINED> instruction: 0xb120eb98
    4bc0:	mulcc	r0, r0, r9
    4bc4:			; <UNDEFINED> instruction: 0xf0002b00
    4bc8:	strbmi	r8, [ip], fp, ror #1
    4bcc:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    4bd0:	strgt	r0, [pc, -pc]
    4bd4:			; <UNDEFINED> instruction: 0x000fe8bc
    4bd8:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4bdc:	stm	r7, {r0, r1, r2}
    4be0:	ldrtmi	r0, [r2], -r7
    4be4:	strtmi	r4, [r0], -fp, lsl #19
    4be8:			; <UNDEFINED> instruction: 0xf7fc4479
    4bec:	smlawblt	r0, r0, fp, lr
    4bf0:	mulcc	r0, r0, r9
    4bf4:			; <UNDEFINED> instruction: 0xf0002b00
    4bf8:			; <UNDEFINED> instruction: 0x46cc80d3
    4bfc:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    4c00:	strgt	r0, [pc, -pc]
    4c04:			; <UNDEFINED> instruction: 0x000fe8bc
    4c08:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4c0c:	stm	r7, {r0, r1, r2}
    4c10:	ldrtmi	r0, [r2], -r7
    4c14:	strtmi	r4, [r0], -r0, lsl #19
    4c18:			; <UNDEFINED> instruction: 0xf7fc4479
    4c1c:	tstlt	r0, r8, ror #22
    4c20:	mulcc	r0, r0, r9
    4c24:	strbmi	fp, [ip], r3, ror #6
    4c28:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    4c2c:	strgt	r0, [pc, -pc]
    4c30:			; <UNDEFINED> instruction: 0x000fe8bc
    4c34:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4c38:	stm	r7, {r0, r1, r2}
    4c3c:	ldrtmi	r0, [r2], -r7
    4c40:			; <UNDEFINED> instruction: 0x46204976
    4c44:			; <UNDEFINED> instruction: 0xf7fc4479
    4c48:	tstlt	r0, r2, asr fp
    4c4c:	mulcc	r0, r0, r9
    4c50:	ldm	r9!, {r0, r1, r5, r7, r8, ip, sp, pc}
    4c54:	ldrtmi	r0, [r7], -pc
    4c58:	ldm	r9!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    4c5c:	strgt	r0, [pc, -pc]
    4c60:	muleq	r7, r9, r8
    4c64:	andeq	lr, r7, r7, lsl #17
    4c68:	stmdbmi	sp!, {r5, r9, sl, lr}^
    4c6c:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    4c70:	bl	f42c68 <ftello64@plt+0xf416bc>
    4c74:			; <UNDEFINED> instruction: 0xf990b178
    4c78:	stmdblt	r3!, {ip, sp}^
    4c7c:	movwls	r2, #29440	; 0x7300
    4c80:			; <UNDEFINED> instruction: 0xf7fc4630
    4c84:	mcrrne	10, 13, lr, r3, cr10
    4c88:			; <UNDEFINED> instruction: 0xf1b8d005
    4c8c:	blle	348894 <ftello64@plt+0x3472e8>
    4c90:	strbmi	r9, [r3, #-2829]	; 0xfffff4f3
    4c94:			; <UNDEFINED> instruction: 0xf06fd00a
    4c98:	eor	r0, r0, r5, lsl r4
    4c9c:	stmib	sp, {r4, r5, r9, sl, lr}^
    4ca0:	movwls	r3, #29448	; 0x7308
    4ca4:	b	ff242c9c <ftello64@plt+0xff2416f0>
    4ca8:	rscsle	r1, r4, r1, asr #24
    4cac:	movwcs	lr, #10717	; 0x29dd
    4cb0:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    4cb4:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    4cb8:			; <UNDEFINED> instruction: 0x6704e9dd
    4cbc:			; <UNDEFINED> instruction: 0x4613461c
    4cc0:	strcc	pc, [r0], #-3009	; 0xfffff43f
    4cc4:	svclt	0x000842a7
    4cc8:	svclt	0x0024429e
    4ccc:	ldrmi	r2, [r3], -r0, lsl #4
    4cd0:	blne	fe6b94e0 <ftello64@plt+0xfe6b7f34>
    4cd4:	movweq	lr, #31588	; 0x7b64
    4cd8:	eorvs	r2, sl, r0, lsl #8
    4cdc:	bmi	145ce90 <ftello64@plt+0x145b8e4>
    4ce0:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    4ce4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ce8:	subsmi	r9, sl, sp, lsl fp
    4cec:			; <UNDEFINED> instruction: 0x4620d171
    4cf0:	pop	{r1, r2, r3, r4, ip, sp, pc}
    4cf4:			; <UNDEFINED> instruction: 0xf81287f0
    4cf8:	blcs	1854904 <ftello64@plt+0x1853358>
    4cfc:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    4d00:	svccc	0x0001f812
    4d04:			; <UNDEFINED> instruction: 0xf47f2b67
    4d08:	ldmdavc	r3, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    4d0c:			; <UNDEFINED> instruction: 0xf47f2b6f
    4d10:			; <UNDEFINED> instruction: 0x4601aeba
    4d14:			; <UNDEFINED> instruction: 0xf7fc4620
    4d18:	strmi	lr, [r7], -r4, lsr #21
    4d1c:	subsle	r2, sl, r0, lsl #16
    4d20:			; <UNDEFINED> instruction: 0xf7ffa904
    4d24:			; <UNDEFINED> instruction: 0x4604fd57
    4d28:			; <UNDEFINED> instruction: 0xf7fc4638
    4d2c:			; <UNDEFINED> instruction: 0x2c00ea8c
    4d30:			; <UNDEFINED> instruction: 0x4630dbd5
    4d34:	b	fe042d2c <ftello64@plt+0xfe041780>
    4d38:			; <UNDEFINED> instruction: 0xd1b71c44
    4d3c:	bls	2bebf0 <ftello64@plt+0x2bd644>
    4d40:	stmib	sp, {r4, r5, r9, sl, lr}^
    4d44:	andcc	r3, r1, #8, 6	; 0x20000000
    4d48:	movwls	r9, #29194	; 0x720a
    4d4c:	b	1d42d44 <ftello64@plt+0x1d41798>
    4d50:			; <UNDEFINED> instruction: 0xd1ab1c42
    4d54:			; <UNDEFINED> instruction: 0xf109e79f
    4d58:			; <UNDEFINED> instruction: 0xf1b90901
    4d5c:	andsle	r0, ip, lr, lsl #30
    4d60:	eorshi	pc, r9, sl, asr r8	; <UNPREDICTABLE>
    4d64:	bls	2be7d0 <ftello64@plt+0x2bd224>
    4d68:	stmib	sp, {r4, r5, r9, sl, lr}^
    4d6c:	bcc	51994 <ftello64@plt+0x503e8>
    4d70:	stclne	7, cr14, [r0], #-936	; 0xfffffc58
    4d74:			; <UNDEFINED> instruction: 0xf7ffa902
    4d78:	cdpne	13, 0, cr15, cr4, cr13, {1}
    4d7c:	sbfx	sp, r9, #21, #15
    4d80:	stmdbge	r4, {r5, r6, sl, fp, ip}
    4d84:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    4d88:	ble	ff48c5a0 <ftello64@plt+0xff48aff4>
    4d8c:			; <UNDEFINED> instruction: 0xf8dfe7a7
    4d90:			; <UNDEFINED> instruction: 0xf04f8098
    4d94:	ldrbtmi	r0, [r8], #2304	; 0x900
    4d98:			; <UNDEFINED> instruction: 0xf04fe67a
    4d9c:			; <UNDEFINED> instruction: 0xe69b38ff
    4da0:	stmib	sp, {r8, r9, sp}^
    4da4:	movwls	r3, #29448	; 0x7308
    4da8:	blmi	83eb58 <ftello64@plt+0x83d5ac>
    4dac:	stmdbmi	r0!, {r2, r6, r7, r9, sp}
    4db0:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    4db4:	movwcc	r4, #50297	; 0xc479
    4db8:			; <UNDEFINED> instruction: 0xf7fc4478
    4dbc:	blmi	7bfd8c <ftello64@plt+0x7be7e0>
    4dc0:	ldmdbmi	lr, {r0, r1, r6, r7, r9, sp}
    4dc4:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    4dc8:	movwcc	r4, #50297	; 0xc479
    4dcc:			; <UNDEFINED> instruction: 0xf7fc4478
    4dd0:			; <UNDEFINED> instruction: 0xf7fcebe8
    4dd4:			; <UNDEFINED> instruction: 0xf06fea86
    4dd8:	str	r0, [r0, fp, lsl #8]
    4ddc:	andeq	r2, r1, r4, lsr #9
    4de0:	andeq	r0, r0, r0, ror #2
    4de4:	andeq	r1, r0, r0, lsr r4
    4de8:	andeq	r1, r0, r4, lsr #8
    4dec:	andeq	r1, r0, sl, lsl r4
    4df0:	andeq	r1, r0, r4, lsl r4
    4df4:	andeq	r1, r0, lr, lsr #7
    4df8:	strheq	r2, [r1], -r0
    4dfc:	andeq	r2, r1, r6, ror r0
    4e00:	andeq	r1, r0, lr, ror r3
    4e04:	andeq	r1, r0, r2, ror #6
    4e08:	andeq	r1, r0, r6, asr #6
    4e0c:	andeq	r1, r0, r6, lsr #6
    4e10:	andeq	r1, r0, r8, lsl #6
    4e14:	andeq	r1, r0, r4, ror #5
    4e18:	andeq	r1, r0, r0, asr #5
    4e1c:	andeq	r1, r0, r0, lsr #5
    4e20:	andeq	r1, r0, lr, ror r2
    4e24:	muleq	r1, r2, r1
    4e28:	andeq	r1, r0, r6, lsr #1
    4e2c:			; <UNDEFINED> instruction: 0x000012ba
    4e30:	andeq	r1, r0, r0, ror r0
    4e34:	andeq	r1, r0, ip, lsl #1
    4e38:	andeq	r1, r0, r6, lsr #5
    4e3c:	andeq	r1, r0, ip, asr r0
    4e40:	andeq	r0, r0, ip, lsr #18
    4e44:	blcs	1f658 <ftello64@plt+0x1e0ac>
    4e48:	bvs	1034d00 <ftello64@plt+0x1033754>
    4e4c:	ldrbmi	r2, [r0, -r0]!
    4e50:	mvnsmi	lr, sp, lsr #18
    4e54:	addlt	r4, r4, sp, lsl r6
    4e58:			; <UNDEFINED> instruction: 0x460707d3
    4e5c:	cfmadd32ls	mvax4, mvfx4, mvfx10, mvfx8
    4e60:			; <UNDEFINED> instruction: 0xf1004614
    4e64:			; <UNDEFINED> instruction: 0xf0048094
    4e68:	blcs	c5a7c <ftello64@plt+0xc44d0>
    4e6c:	sbfxeq	sp, lr, #0, #1
    4e70:	streq	sp, [r1, -r9, ror #8]!
    4e74:	addhi	pc, r7, r0, lsl #2
    4e78:	strle	r0, [r5], #-1762	; 0xfffff91e
    4e7c:	ldrle	r0, [sp], #-1891	; 0xfffff89d
    4e80:	andlt	r2, r4, r0
    4e84:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4e88:	ldrdgt	pc, [r8, #-143]	; 0xffffff71
    4e8c:			; <UNDEFINED> instruction: 0xf04f44fc
    4e90:	andcs	r3, r1, #-67108861	; 0xfc000003
    4e94:			; <UNDEFINED> instruction: 0x46284631
    4e98:	andhi	pc, r4, sp, asr #17
    4e9c:	andgt	pc, r0, sp, asr #17
    4ea0:	bl	1cc2e98 <ftello64@plt+0x1cc18ec>
    4ea4:	svclt	0x009442b0
    4ea8:	movwcs	r2, #4864	; 0x1300
    4eac:	bicsvc	lr, r0, #339968	; 0x53000
    4eb0:			; <UNDEFINED> instruction: 0x0763d131
    4eb4:	streq	lr, [r0], -r6, lsr #23
    4eb8:	strble	r4, [r1, #1029]!	; 0x405
    4ebc:			; <UNDEFINED> instruction: 0x273c4638
    4ec0:			; <UNDEFINED> instruction: 0xffc0f7ff
    4ec4:	orreq	pc, r9, #72, 12	; 0x4800000
    4ec8:	orreq	pc, r8, #200, 12	; 0xc800000
    4ecc:	strtmi	r4, [r8], -r4, lsl #12
    4ed0:	andne	pc, r4, #134144	; 0x20c00
    4ed4:	stclmi	7, cr1, [r0, #-900]	; 0xfffffc7c
    4ed8:	ldrbtmi	r4, [sp], #-1044	; 0xfffffbec
    4edc:	bl	ff06a2e4 <ftello64@plt+0xff068d38>
    4ee0:	blx	fe0ca07a <ftello64@plt+0xfe0c8ace>
    4ee4:	strbne	r3, [r1, r4, lsl #4]!
    4ee8:	mvnscc	pc, #79	; 0x4f
    4eec:	bl	ff055f7c <ftello64@plt+0xff0549d0>
    4ef0:	ldrtmi	r1, [r1], -r2, ror #4
    4ef4:	blx	1e9702 <ftello64@plt+0x1e8156>
    4ef8:	andcs	r4, r1, #301989888	; 0x12000000
    4efc:	svclt	0x00b82c00
    4f00:	strls	r4, [r2], #-612	; 0xfffffd9c
    4f04:	bl	1042efc <ftello64@plt+0x1041950>
    4f08:	svclt	0x009442b0
    4f0c:	strcs	r2, [r1], -r0, lsl #12
    4f10:	bicsvc	lr, r0, #352256	; 0x56000
    4f14:	ldmdbmi	r1!, {r2, r4, r5, r7, ip, lr, pc}
    4f18:	andcs	r2, r0, r5, lsl #4
    4f1c:			; <UNDEFINED> instruction: 0xf7fc4479
    4f20:			; <UNDEFINED> instruction: 0xf7fce9d2
    4f24:			; <UNDEFINED> instruction: 0xf04fea6a
    4f28:			; <UNDEFINED> instruction: 0xe7aa30ff
    4f2c:	rscsle	r2, r2, r0, lsl #28
    4f30:	svceq	0x0020f014
    4f34:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    4f38:	cmpcs	r4, #20, 30	; 0x50
    4f3c:	streq	r2, [r0, r0, lsr #6]!
    4f40:	blcc	82f5c <ftello64@plt+0x819b0>
    4f44:	ldmvs	r8!, {r0, r2, r4, r7, r8, sl, ip, lr, pc}
    4f48:	mvnscc	pc, #79	; 0x4f
    4f4c:	andcs	r6, r1, #3735552	; 0x390000
    4f50:	ldrd	pc, [r4], -r7
    4f54:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    4f58:	strtmi	r9, [r8], -r1
    4f5c:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    4f60:			; <UNDEFINED> instruction: 0xf8cde102
    4f64:	ldrtmi	ip, [r1], -r0
    4f68:	bl	3c2f60 <ftello64@plt+0x3c19b4>
    4f6c:	svclt	0x009442b0
    4f70:	movwcs	r2, #4864	; 0x1300
    4f74:	bicsvc	lr, r0, #339968	; 0x53000
    4f78:	streq	sp, [r1, -sp, asr #3]!
    4f7c:	streq	lr, [r0], -r6, lsr #23
    4f80:			; <UNDEFINED> instruction: 0xf57f4405
    4f84:			; <UNDEFINED> instruction: 0xf8dfaf79
    4f88:	ldrbtmi	ip, [ip], #92	; 0x5c
    4f8c:	stmiavs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    4f90:	mvnscc	pc, #79	; 0x4f
    4f94:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4f98:	stmdbvs	r0, {r0, r9, sp}
    4f9c:	strdls	r4, [r3, -ip]
    4fa0:	andgt	pc, r0, sp, asr #17
    4fa4:			; <UNDEFINED> instruction: 0xf8d74410
    4fa8:			; <UNDEFINED> instruction: 0x4631c014
    4fac:	strtmi	r9, [r8], -r2
    4fb0:	sfmvc	f7, 3, [ip], #-48	; 0xffffffd0
    4fb4:	andgt	pc, r4, sp, asr #17
    4fb8:	b	ff9c2fb0 <ftello64@plt+0xff9c1a04>
    4fbc:	svclt	0x009442b0
    4fc0:	movwcs	r2, #4864	; 0x1300
    4fc4:	bicsvc	lr, r0, #339968	; 0x53000
    4fc8:	bne	db4be0 <ftello64@plt+0xdb3634>
    4fcc:			; <UNDEFINED> instruction: 0xf43f182d
    4fd0:	str	sl, [r0, sl, asr #30]!
    4fd4:	strheq	r1, [r0], -ip
    4fd8:	andeq	r1, r0, r6, ror r0
    4fdc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4fe0:	ldrdeq	r0, [r0], -r4
    4fe4:			; <UNDEFINED> instruction: 0x00000fb6
    4fe8:	andeq	r0, r0, r0, ror #30
    4fec:	mvnsmi	lr, sp, lsr #18
    4ff0:	bmi	6d6850 <ftello64@plt+0x6d52a4>
    4ff4:	blmi	6d6878 <ftello64@plt+0x6d52cc>
    4ff8:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    4ffc:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    5000:	svceq	0x0040f011
    5004:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    5008:	strbmi	r4, [r1], -r5, lsl #12
    500c:	movwls	r6, #55323	; 0xd81b
    5010:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5014:			; <UNDEFINED> instruction: 0xf7fcd014
    5018:	rorlt	lr, r0, #17
    501c:	ldrtmi	r9, [r3], -r0, lsl #14
    5020:	strtmi	r6, [r2], -r9, ror #16
    5024:			; <UNDEFINED> instruction: 0xf7ff4640
    5028:	bmi	404c7c <ftello64@plt+0x4036d0>
    502c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    5030:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5034:	subsmi	r9, sl, sp, lsl #22
    5038:	andlt	sp, lr, r0, lsl r1
    503c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5040:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5044:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5048:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    504c:	ldmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5050:			; <UNDEFINED> instruction: 0xf7fc6829
    5054:			; <UNDEFINED> instruction: 0xf04fe9d2
    5058:			; <UNDEFINED> instruction: 0xe7e630ff
    505c:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5060:	andeq	r1, r1, sl, ror lr
    5064:	andeq	r0, r0, r0, ror #2
    5068:	andeq	r1, r1, r6, asr #28
    506c:	andeq	r0, r0, r2, lsl pc
    5070:	addlt	fp, r2, r0, lsl r5
    5074:			; <UNDEFINED> instruction: 0x460a4614
    5078:	mrscs	r9, LR_irq
    507c:			; <UNDEFINED> instruction: 0xf7ff4623
    5080:	andlt	pc, r2, r7, ror #29
    5084:	svclt	0x0000bd10
    5088:	mvnsmi	lr, sp, lsr #18
    508c:	bmi	6d68e8 <ftello64@plt+0x6d533c>
    5090:	blmi	6d6910 <ftello64@plt+0x6d5364>
    5094:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    5098:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    509c:	svceq	0x0040f011
    50a0:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    50a4:	strbmi	r4, [r1], -r7, lsl #12
    50a8:	movwls	r6, #55323	; 0xd81b
    50ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50b0:			; <UNDEFINED> instruction: 0xf7fcd014
    50b4:	lsllt	lr, r2	; <illegal shifter operand>
    50b8:	strtmi	r4, [r2], -fp, lsr #12
    50bc:	tstcs	r0, r0, asr #12
    50c0:			; <UNDEFINED> instruction: 0xf7ff9600
    50c4:	bmi	404be0 <ftello64@plt+0x403634>
    50c8:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    50cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    50d0:	subsmi	r9, sl, sp, lsl #22
    50d4:	andlt	sp, lr, r0, lsl r1
    50d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    50dc:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    50e0:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    50e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    50e8:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50ec:			; <UNDEFINED> instruction: 0xf7fc4639
    50f0:			; <UNDEFINED> instruction: 0xf04fe984
    50f4:			; <UNDEFINED> instruction: 0xe7e630ff
    50f8:	ldm	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50fc:	ldrdeq	r1, [r1], -lr
    5100:	andeq	r0, r0, r0, ror #2
    5104:	andeq	r1, r1, sl, lsr #27
    5108:	andeq	r0, r0, r6, ror lr
    510c:			; <UNDEFINED> instruction: 0x4616b5f0
    5110:			; <UNDEFINED> instruction: 0x461f4a32
    5114:			; <UNDEFINED> instruction: 0x460c4b32
    5118:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    511c:			; <UNDEFINED> instruction: 0x4605b09f
    5120:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5124:			; <UNDEFINED> instruction: 0xf04f931d
    5128:	stmdbcs	r0, {r8, r9}
    512c:	blge	1f91fc <ftello64@plt+0x1f7c50>
    5130:	movwls	r4, #22056	; 0x5628
    5134:			; <UNDEFINED> instruction: 0xf7fc4619
    5138:	ldmdbge	r2, {r5, r6, r7, fp, sp, lr, pc}
    513c:			; <UNDEFINED> instruction: 0xf7fc4620
    5140:	ldmdbls	r9, {r2, r3, r4, r6, r7, fp, sp, lr, pc}
    5144:	blls	16b184 <ftello64@plt+0x169bd8>
    5148:	bls	5d5b70 <ftello64@plt+0x5d45c4>
    514c:	andsle	r9, r8, ip, lsl #18
    5150:			; <UNDEFINED> instruction: 0xd1184291
    5154:			; <UNDEFINED> instruction: 0x463807b2
    5158:	bmi	8ba5e0 <ftello64@plt+0x8b9034>
    515c:	ldrbtmi	r9, [sl], #-2340	; 0xfffff6dc
    5160:	ldmdb	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5164:			; <UNDEFINED> instruction: 0xf04f2800
    5168:	svclt	0x00c830ff
    516c:	bmi	78d174 <ftello64@plt+0x78bbc8>
    5170:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    5174:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5178:	subsmi	r9, sl, sp, lsl fp
    517c:	andslt	sp, pc, fp, lsr #2
    5180:	addsmi	fp, r1, #240, 26	; 0x3c00
    5184:	bmi	6791cc <ftello64@plt+0x677c20>
    5188:	stmdbls	r4!, {r3, r4, r5, r9, sl, lr}
    518c:			; <UNDEFINED> instruction: 0xf7fc447a
    5190:			; <UNDEFINED> instruction: 0xe7e7e8fe
    5194:			; <UNDEFINED> instruction: 0xf7fc4620
    5198:			; <UNDEFINED> instruction: 0xe7c8e8d4
    519c:	stmdbls	r4!, {r2, r4, r9, fp, lr}
    51a0:			; <UNDEFINED> instruction: 0xf7fc447a
    51a4:			; <UNDEFINED> instruction: 0xe7dde8f4
    51a8:			; <UNDEFINED> instruction: 0xf04f9908
    51ac:	stcls	3, cr3, [r9, #-1020]	; 0xfffffc04
    51b0:	ldcmi	6, cr4, [r0], {56}	; 0x38
    51b4:	tstls	r2, r1, lsl #4
    51b8:	stmdbls	r4!, {r2, r3, r4, r5, r6, sl, lr}
    51bc:	strmi	lr, [r0, #-2509]	; 0xfffff633
    51c0:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51c4:	addsmi	r9, r8, #36, 22	; 0x9000
    51c8:	movwcs	fp, #3988	; 0xf94
    51cc:	b	10cddd8 <ftello64@plt+0x10cc82c>
    51d0:	submi	r7, r0, #208	; 0xd0
    51d4:			; <UNDEFINED> instruction: 0xf7fce7cb
    51d8:	svclt	0x0000e884
    51dc:	andeq	r1, r1, ip, asr sp
    51e0:	andeq	r0, r0, r0, ror #2
    51e4:	andeq	r0, r0, sl, lsl lr
    51e8:	andeq	r1, r1, r2, lsl #26
    51ec:	andeq	r0, r0, r0, lsl #28
    51f0:	andeq	r0, r0, r4, ror #27
    51f4:	strdeq	r0, [r0], -ip
    51f8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    51fc:	svclt	0x00be2900
    5200:			; <UNDEFINED> instruction: 0xf04f2000
    5204:	and	r4, r6, r0, lsl #2
    5208:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    520c:			; <UNDEFINED> instruction: 0xf06fbf1c
    5210:			; <UNDEFINED> instruction: 0xf04f4100
    5214:			; <UNDEFINED> instruction: 0xf00030ff
    5218:			; <UNDEFINED> instruction: 0xf1adb857
    521c:	stmdb	sp!, {r3, sl, fp}^
    5220:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    5224:	blcs	3be50 <ftello64@plt+0x3a8a4>
    5228:			; <UNDEFINED> instruction: 0xf000db1a
    522c:			; <UNDEFINED> instruction: 0xf8ddf853
    5230:	ldmib	sp, {r2, sp, lr, pc}^
    5234:	andlt	r2, r4, r2, lsl #6
    5238:	submi	r4, r0, #112, 14	; 0x1c00000
    523c:	cmpeq	r1, r1, ror #22
    5240:	blle	6cfe48 <ftello64@plt+0x6ce89c>
    5244:			; <UNDEFINED> instruction: 0xf846f000
    5248:	ldrd	pc, [r4], -sp
    524c:	movwcs	lr, #10717	; 0x29dd
    5250:	submi	fp, r0, #4
    5254:	cmpeq	r1, r1, ror #22
    5258:	bl	18d5ba8 <ftello64@plt+0x18d45fc>
    525c:	ldrbmi	r0, [r0, -r3, asr #6]!
    5260:	bl	18d5bb0 <ftello64@plt+0x18d4604>
    5264:			; <UNDEFINED> instruction: 0xf0000343
    5268:			; <UNDEFINED> instruction: 0xf8ddf835
    526c:	ldmib	sp, {r2, sp, lr, pc}^
    5270:	andlt	r2, r4, r2, lsl #6
    5274:	bl	1855b7c <ftello64@plt+0x18545d0>
    5278:	ldrbmi	r0, [r0, -r1, asr #2]!
    527c:	bl	18d5bcc <ftello64@plt+0x18d4620>
    5280:			; <UNDEFINED> instruction: 0xf0000343
    5284:			; <UNDEFINED> instruction: 0xf8ddf827
    5288:	ldmib	sp, {r2, sp, lr, pc}^
    528c:	andlt	r2, r4, r2, lsl #6
    5290:	bl	18d5be0 <ftello64@plt+0x18d4634>
    5294:	ldrbmi	r0, [r0, -r3, asr #6]!
    5298:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    529c:	svclt	0x00082900
    52a0:	svclt	0x001c2800
    52a4:	mvnscc	pc, pc, asr #32
    52a8:	rscscc	pc, pc, pc, asr #32
    52ac:	stmdalt	ip, {ip, sp, lr, pc}
    52b0:	stfeqd	f7, [r8], {173}	; 0xad
    52b4:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    52b8:			; <UNDEFINED> instruction: 0xf80cf000
    52bc:	ldrd	pc, [r4], -sp
    52c0:	movwcs	lr, #10717	; 0x29dd
    52c4:	ldrbmi	fp, [r0, -r4]!
    52c8:			; <UNDEFINED> instruction: 0xf04fb502
    52cc:			; <UNDEFINED> instruction: 0xf7fb0008
    52d0:	stclt	15, cr14, [r2, #-504]	; 0xfffffe08
    52d4:	svclt	0x00084299
    52d8:	push	{r4, r7, r9, lr}
    52dc:			; <UNDEFINED> instruction: 0x46044ff0
    52e0:	andcs	fp, r0, r8, lsr pc
    52e4:			; <UNDEFINED> instruction: 0xf8dd460d
    52e8:	svclt	0x0038c024
    52ec:	cmnle	fp, #1048576	; 0x100000
    52f0:			; <UNDEFINED> instruction: 0x46994690
    52f4:			; <UNDEFINED> instruction: 0xf283fab3
    52f8:	rsbsle	r2, r0, r0, lsl #22
    52fc:			; <UNDEFINED> instruction: 0xf385fab5
    5300:	rsble	r2, r8, r0, lsl #26
    5304:			; <UNDEFINED> instruction: 0xf1a21ad2
    5308:	blx	248b90 <ftello64@plt+0x2475e4>
    530c:	blx	243f1c <ftello64@plt+0x242970>
    5310:			; <UNDEFINED> instruction: 0xf1c2f30e
    5314:	b	12c6f9c <ftello64@plt+0x12c59f0>
    5318:	blx	a07f2c <ftello64@plt+0xa06980>
    531c:	b	1301f40 <ftello64@plt+0x1300994>
    5320:	blx	207f34 <ftello64@plt+0x206988>
    5324:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    5328:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    532c:	andcs	fp, r0, ip, lsr pc
    5330:	movwle	r4, #42497	; 0xa601
    5334:	bl	fed0d340 <ftello64@plt+0xfed0bd94>
    5338:	blx	6368 <ftello64@plt+0x4dbc>
    533c:	blx	84177c <ftello64@plt+0x8401d0>
    5340:	bl	1981f64 <ftello64@plt+0x19809b8>
    5344:	tstmi	r9, #46137344	; 0x2c00000
    5348:	bcs	15590 <ftello64@plt+0x13fe4>
    534c:	b	13f9444 <ftello64@plt+0x13f7e98>
    5350:	b	13c74c0 <ftello64@plt+0x13c5f14>
    5354:	b	12078c8 <ftello64@plt+0x120631c>
    5358:	ldrmi	r7, [r6], -fp, asr #17
    535c:	bl	fed3d390 <ftello64@plt+0xfed3bde4>
    5360:	bl	1945f88 <ftello64@plt+0x19449dc>
    5364:	ldmne	fp, {r0, r3, r9, fp}^
    5368:	beq	2c0098 <ftello64@plt+0x2beaec>
    536c:			; <UNDEFINED> instruction: 0xf14a1c5c
    5370:	cfsh32cc	mvfx0, mvfx1, #0
    5374:	strbmi	sp, [sp, #-7]
    5378:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    537c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    5380:	adfccsz	f4, f1, #5.0
    5384:	blx	179b68 <ftello64@plt+0x1785bc>
    5388:	blx	942fac <ftello64@plt+0x941a00>
    538c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    5390:	vseleq.f32	s30, s28, s11
    5394:	blx	94b79c <ftello64@plt+0x94a1f0>
    5398:	b	11033a8 <ftello64@plt+0x1101dfc>
    539c:			; <UNDEFINED> instruction: 0xf1a2040e
    53a0:			; <UNDEFINED> instruction: 0xf1c20720
    53a4:	blx	206c2c <ftello64@plt+0x205680>
    53a8:	blx	141fb8 <ftello64@plt+0x140a0c>
    53ac:	blx	142fd0 <ftello64@plt+0x141a24>
    53b0:	b	1101bc0 <ftello64@plt+0x1100614>
    53b4:	blx	905fd8 <ftello64@plt+0x904a2c>
    53b8:	bl	1182bd8 <ftello64@plt+0x118162c>
    53bc:	teqmi	r3, #1073741824	; 0x40000000
    53c0:	strbmi	r1, [r5], -r0, lsl #21
    53c4:	tsteq	r3, r1, ror #22
    53c8:	svceq	0x0000f1bc
    53cc:	stmib	ip, {r0, ip, lr, pc}^
    53d0:	pop	{r8, sl, lr}
    53d4:	blx	fed2939c <ftello64@plt+0xfed27df0>
    53d8:	msrcc	CPSR_, #132, 6	; 0x10000002
    53dc:	blx	fee3f22c <ftello64@plt+0xfee3dc80>
    53e0:	blx	fed81e08 <ftello64@plt+0xfed8085c>
    53e4:	eorcc	pc, r0, #335544322	; 0x14000002
    53e8:	orrle	r2, fp, r0, lsl #26
    53ec:	svclt	0x0000e7f3
    53f0:	mvnsmi	lr, #737280	; 0xb4000
    53f4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    53f8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    53fc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5400:	mrc	7, 6, APSR_nzcv, cr4, cr11, {7}
    5404:	blne	1d96600 <ftello64@plt+0x1d95054>
    5408:	strhle	r1, [sl], -r6
    540c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5410:	svccc	0x0004f855
    5414:	strbmi	r3, [sl], -r1, lsl #8
    5418:	ldrtmi	r4, [r8], -r1, asr #12
    541c:	adcmi	r4, r6, #152, 14	; 0x2600000
    5420:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5424:	svclt	0x000083f8
    5428:	strdeq	r1, [r1], -r2
    542c:	andeq	r1, r1, r8, ror #11
    5430:	svclt	0x00004770
    5434:	tstcs	r0, r2, lsl #22
    5438:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    543c:	svclt	0x00faf7fb
    5440:	andeq	r1, r1, r8, asr #23

Disassembly of section .fini:

00005444 <.fini>:
    5444:	push	{r3, lr}
    5448:	pop	{r3, pc}
