#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 23:24:49 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_led -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_led -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_o -LOC L17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_o -LOC L17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2001: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf(line number: 36)] Object 'spi_miso' is dangling, which has no connection. it will be ignored.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'halted_ind' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'succ' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf successfully.

Placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_85 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 17.36 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 45%.
Global placement takes 14.92 sec.
Wirelength after global placement is 84388.
Placed fixed group with base inst DIO_obuf/opit_1 on IOL_151_130.
Placed fixed group with base inst RCLK_obuf/opit_1 on IOL_151_129.
Placed fixed group with base inst SCLK_obuf/opit_1 on IOL_151_166.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst gpio[0]_iobuf/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio[1]_iobuf/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio[2]_iobuf/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio[3]_iobuf/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio[4]_iobuf/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_18.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_41.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_42.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_151_21.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_151_22.
Placed fixed group with base inst hum_flag_led_obuf/opit_1 on IOL_151_101.
Placed fixed group with base inst hum_flag_o_obuf/opit_1 on IOL_151_165.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_85.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_89.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst led_out_io_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst light_sense_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst over_obuf/opit_1 on IOL_7_253.
Placed fixed group with base inst pwm_out_1_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst pwm_out_2_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst pwm_out_3_obuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi_clk/opit_1 on IOL_7_353.
Placed fixed group with base inst spi_mosi/opit_1 on IOL_7_290.
Placed fixed group with base inst spi_ss/opit_1 on IOL_7_350.
Placed fixed group with base inst top_dht22_inst.DHT22_drive_inst.dht22_tri/opit_1 on IOL_151_138.
Placed fixed group with base inst tx_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst tx_uart_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 88236.
Macro cell placement takes 0.20 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 45%.
Wirelength after post global placement is 97203.
Post global placement takes 15.09 sec.
Wirelength after legalization is 100370.
Legalization takes 1.09 sec.
Worst slack before Replication Place is 497175.
Wirelength after replication placement is 100370.
Legalized cost 497175.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 100370.
Timing-driven detailed placement takes 5.05 sec.
Placement done.
Total placement takes 54.63 sec.
Finished placement. (CPU time elapsed 0h:00m:55s)

Routing started.
Building routing graph takes 1.39 sec.
Worst slack is 497462.
Processing design graph takes 0.67 sec.
Total memory for routing:
	52.461082 M.
Total nets for routing : 8749.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.03 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 320 at the end of iteration 0.
Unrouted nets 252 at the end of iteration 1.
Unrouted nets 220 at the end of iteration 2.
Unrouted nets 188 at the end of iteration 3.
Unrouted nets 171 at the end of iteration 4.
Unrouted nets 175 at the end of iteration 5.
Unrouted nets 153 at the end of iteration 6.
Unrouted nets 146 at the end of iteration 7.
Unrouted nets 153 at the end of iteration 8.
Unrouted nets 146 at the end of iteration 9.
Unrouted nets 149 at the end of iteration 10.
Unrouted nets 119 at the end of iteration 11.
Unrouted nets 121 at the end of iteration 12.
Unrouted nets 107 at the end of iteration 13.
Unrouted nets 86 at the end of iteration 14.
Unrouted nets 86 at the end of iteration 15.
Unrouted nets 74 at the end of iteration 16.
Unrouted nets 69 at the end of iteration 17.
Unrouted nets 72 at the end of iteration 18.
Unrouted nets 66 at the end of iteration 19.
Unrouted nets 53 at the end of iteration 20.
Unrouted nets 40 at the end of iteration 21.
Unrouted nets 36 at the end of iteration 22.
Unrouted nets 25 at the end of iteration 23.
Unrouted nets 20 at the end of iteration 24.
Unrouted nets 22 at the end of iteration 25.
Unrouted nets 10 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 0 at the end of iteration 28.
Global Routing step 3 processed 390 nets, it takes 53.33 sec.
Global routing takes 53.38 sec.
Total 13256 subnets.
    forward max bucket size 23464 , backward 1901.
        Unrouted nets 10433 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.625000 sec.
    forward max bucket size 24736 , backward 1223.
        Unrouted nets 8303 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.906250 sec.
    forward max bucket size 26020 , backward 1396.
        Unrouted nets 6780 at the end of iteration 2.
    route iteration 2, CPU time elapsed 5.156250 sec.
    forward max bucket size 26516 , backward 1545.
        Unrouted nets 5656 at the end of iteration 3.
    route iteration 3, CPU time elapsed 5.000000 sec.
    forward max bucket size 27327 , backward 1199.
        Unrouted nets 4896 at the end of iteration 4.
    route iteration 4, CPU time elapsed 5.656250 sec.
    forward max bucket size 28191 , backward 1386.
        Unrouted nets 4174 at the end of iteration 5.
    route iteration 5, CPU time elapsed 5.312500 sec.
    forward max bucket size 1759 , backward 1224.
        Unrouted nets 4753 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.515625 sec.
    forward max bucket size 31189 , backward 2186.
        Unrouted nets 4645 at the end of iteration 7.
    route iteration 7, CPU time elapsed 4.718750 sec.
    forward max bucket size 31149 , backward 907.
        Unrouted nets 4281 at the end of iteration 8.
    route iteration 8, CPU time elapsed 4.343750 sec.
    forward max bucket size 31550 , backward 1147.
        Unrouted nets 3842 at the end of iteration 9.
    route iteration 9, CPU time elapsed 4.125000 sec.
    forward max bucket size 31153 , backward 788.
        Unrouted nets 3336 at the end of iteration 10.
    route iteration 10, CPU time elapsed 3.703125 sec.
    forward max bucket size 1211 , backward 811.
        Unrouted nets 2820 at the end of iteration 11.
    route iteration 11, CPU time elapsed 2.046875 sec.
    forward max bucket size 31678 , backward 807.
        Unrouted nets 2417 at the end of iteration 12.
    route iteration 12, CPU time elapsed 3.156250 sec.
    forward max bucket size 1739 , backward 995.
        Unrouted nets 2032 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.531250 sec.
    forward max bucket size 931 , backward 672.
        Unrouted nets 1725 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.218750 sec.
    forward max bucket size 650 , backward 478.
        Unrouted nets 1455 at the end of iteration 15.
    route iteration 15, CPU time elapsed 1.000000 sec.
    forward max bucket size 1249 , backward 543.
        Unrouted nets 1239 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.906250 sec.
    forward max bucket size 1614 , backward 975.
        Unrouted nets 979 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.734375 sec.
    forward max bucket size 1624 , backward 765.
        Unrouted nets 821 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.593750 sec.
    forward max bucket size 947 , backward 856.
        Unrouted nets 701 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.531250 sec.
    forward max bucket size 1482 , backward 770.
        Unrouted nets 552 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.468750 sec.
    forward max bucket size 785 , backward 560.
        Unrouted nets 476 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.375000 sec.
    forward max bucket size 582 , backward 747.
        Unrouted nets 444 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.390625 sec.
    forward max bucket size 1592 , backward 537.
        Unrouted nets 351 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.328125 sec.
    forward max bucket size 764 , backward 661.
        Unrouted nets 318 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.281250 sec.
    forward max bucket size 688 , backward 1048.
        Unrouted nets 268 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.296875 sec.
    forward max bucket size 900 , backward 438.
        Unrouted nets 219 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.218750 sec.
    forward max bucket size 32044 , backward 542.
        Unrouted nets 201 at the end of iteration 27.
    route iteration 27, CPU time elapsed 1.625000 sec.
    forward max bucket size 32022 , backward 487.
        Unrouted nets 160 at the end of iteration 28.
    route iteration 28, CPU time elapsed 1.593750 sec.
    forward max bucket size 31815 , backward 544.
        Unrouted nets 146 at the end of iteration 29.
    route iteration 29, CPU time elapsed 1.625000 sec.
    forward max bucket size 663 , backward 569.
        Unrouted nets 124 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.187500 sec.
    forward max bucket size 352 , backward 585.
        Unrouted nets 131 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.156250 sec.
    forward max bucket size 519 , backward 443.
        Unrouted nets 130 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.140625 sec.
    forward max bucket size 687 , backward 1096.
        Unrouted nets 122 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.156250 sec.
    forward max bucket size 899 , backward 649.
        Unrouted nets 123 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.156250 sec.
    forward max bucket size 936 , backward 435.
        Unrouted nets 133 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.140625 sec.
    forward max bucket size 722 , backward 584.
        Unrouted nets 113 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.140625 sec.
    forward max bucket size 831 , backward 634.
        Unrouted nets 88 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.140625 sec.
    forward max bucket size 914 , backward 763.
        Unrouted nets 94 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.125000 sec.
    forward max bucket size 938 , backward 691.
        Unrouted nets 80 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.125000 sec.
    forward max bucket size 435 , backward 843.
        Unrouted nets 59 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.093750 sec.
    forward max bucket size 351 , backward 339.
        Unrouted nets 45 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.109375 sec.
    forward max bucket size 908 , backward 528.
        Unrouted nets 46 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.109375 sec.
    forward max bucket size 750 , backward 921.
        Unrouted nets 65 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.125000 sec.
    forward max bucket size 616 , backward 387.
        Unrouted nets 75 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.125000 sec.
    forward max bucket size 351 , backward 915.
        Unrouted nets 89 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.171875 sec.
    forward max bucket size 221 , backward 137.
        Unrouted nets 83 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.125000 sec.
    forward max bucket size 383 , backward 1181.
        Unrouted nets 63 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.140625 sec.
    forward max bucket size 848 , backward 429.
        Unrouted nets 76 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.125000 sec.
    forward max bucket size 674 , backward 227.
        Unrouted nets 60 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.109375 sec.
    forward max bucket size 831 , backward 329.
        Unrouted nets 43 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.093750 sec.
    forward max bucket size 291 , backward 244.
        Unrouted nets 30 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.093750 sec.
    forward max bucket size 609 , backward 205.
        Unrouted nets 28 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.078125 sec.
    forward max bucket size 92 , backward 92.
        Unrouted nets 19 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.062500 sec.
    forward max bucket size 205 , backward 130.
        Unrouted nets 15 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.062500 sec.
    forward max bucket size 225 , backward 15.
        Unrouted nets 8 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.078125 sec.
    forward max bucket size 15 , backward 18.
        Unrouted nets 0 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.062500 sec.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv:Q to top_dht22_inst/HEX8_inst/sel_r[4]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv:Q to top_dht22_inst/DHT22_drive_inst/cur_state[2]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 75.77 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_98_245.
I: Route-6001: Insert route through in CLMA_98_161.
I: Route-6001: Insert route through in CLMA_70_229.
I: Route-6001: Insert route through in CLMA_82_144.
I: Route-6001: Insert route through in CLMA_90_232.
I: Route-6001: Insert route through in CLMA_58_205.
I: Route-6001: Insert route through in CLMA_90_125.
I: Route-6001: Insert route through in CLMA_70_144.
I: Route-6001: Insert route through in CLMA_106_92.
I: Route-6001: Insert route through in CLMA_70_177.
I: Route-6001: Insert route through in CLMA_98_145.
I: Route-6001: Insert route through in CLMA_90_140.
I: Route-6001: Insert route through in CLMA_106_232.
I: Route-6001: Insert route through in CLMA_58_164.
I: Route-6001: Insert route through in CLMA_42_280.
I: Route-6001: Insert route through in CLMA_90_169.
I: Route-6001: Insert route through in CLMA_82_137.
I: Route-6001: Insert route through in CLMA_98_188.
I: Route-6001: Insert route through in CLMA_50_148.
I: Route-6001: Insert route through in CLMA_42_188.
I: Route-6001: Insert route through in CLMA_70_116.
I: Route-6001: Insert route through in CLMA_90_204.
I: Route-6001: Insert route through in CLMA_42_168.
I: Route-6001: Insert route through in CLMA_98_196.
I: Route-6001: Insert route through in CLMA_90_196.
I: Route-6001: Insert route through in CLMA_26_272.
I: Route-6001: Insert route through in CLMA_50_212.
I: Route-6001: Insert route through in CLMA_42_196.
I: Route-6001: Insert route through in CLMA_98_81.
I: Route-6001: Insert route through in CLMA_98_116.
I: Route-6001: Insert route through in CLMA_78_236.
I: Route-6001: Insert route through in CLMA_30_112.
I: Route-6001: Insert route through in CLMA_98_145.
I: Route-6001: Insert route through in CLMA_42_145.
I: Route-6001: Insert route through in CLMA_90_128.
I: Route-6001: Insert route through in CLMA_70_200.
I: Route-6001: Insert route through in CLMA_90_96.
I: Route-6001: Insert route through in CLMA_90_20.
I: Route-6001: Insert route through in CLMA_126_348.
I: Route-6001: Insert route through in CLMA_90_325.
I: Route-6001: Insert route through in CLMA_98_89.
I: Route-6001: Insert route through in CLMA_98_125.
I: Route-6001: Insert route through in CLMA_70_300.
I: Route-6001: Insert route through in CLMA_50_77.
I: Route-6001: Insert route through in CLMA_90_105.
I: Route-6001: Insert route through in CLMA_42_276.
I: Route-6001: Insert route through in CLMA_78_224.
I: Route-6001: Insert route through in CLMA_70_57.
I: Route-6001: Insert route through in CLMA_134_240.
I: Route-6001: Insert route through in CLMA_70_77.
I: Route-6001: Insert route through in CLMA_86_220.
I: Route-6001: Insert route through in CLMA_142_316.
I: Route-6001: Insert route through in CLMA_42_73.
I: Route-6001: Insert route through in CLMA_90_217.
I: Route-6001: Insert route through in CLMA_138_349.
I: Route-6001: Insert route through in CLMA_102_80.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_151_187.
I: Route-6001: Insert route through in RCKB_151_186.
I: Route-6001: Insert route through in RCKB_151_184.
I: Route-6001: Insert route through in RCKB_151_185.
I: Route-6001: Insert route through in RCKB_7_185.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_187.
    Annotate routing result again.
Finish routing takes 2.03 sec.
The timing paths of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred have hold violation, the worst slack : -26.
All timing paths hold violation have been fixed.
Hold fix iterated 1 times
The hold violation of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred has been fixed successfully, the finally worst slack: 72(slow), 167(fast).
Hold violation fix takes 13.30 sec.
Used srb routing arc is 164549.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 147.78 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 2265     | 3274          | 69                  
|   FF                     | 2225     | 19644         | 11                  
|   LUT                    | 6174     | 13096         | 47                  
|   LUT-FF pairs           | 1527     | 13096         | 12                  
| Use of CLMS              | 1080     | 1110          | 97                  
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 1728     | 4440          | 39                  
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 1728     | 4440          | 39                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 37       | 240           | 15                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 17       | 114           | 15                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 37       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 8        | 24            | 33                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:24s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 210.000 sec
Action pnr: CPU time elapsed is 207.703 sec
Current time: Sun Oct 31 23:28:18 2021
Action pnr: Peak memory pool usage is 754,675,712 bytes
Finished placement and routing. (CPU time elapsed 0h:03m:24s)
