TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:34::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-15.11:51:34::SCWPlatform::Opened new HwDB with name nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-03-15.11:51:34::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform"
		}]
}
TRACE::2025-03-15.11:51:34::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-03-15.11:51:34::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-03-15.11:51:34::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform"
		}]
}
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:34::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:34::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:34::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:34::SCWDomain::checking for install qemu data   : 
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:34::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:34::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:34::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:34::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:34::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.11:51:34::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:34::SCWMssOS::mss does not exists at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:34::SCWMssOS::Creating sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:34::SCWMssOS::Adding the swdes entry, created swdb C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:34::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:34::SCWMssOS::Writing mss at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:34::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.11:51:34::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-03-15.11:51:34::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-03-15.11:51:34::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.11:51:34::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-03-15.11:51:35::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.11:51:35::SCWMssOS::Writing the mss file completed C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:35::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:51:35::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:35::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:35::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:35::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:35::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:35::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:35::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:35::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:35::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:35::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:35::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:35::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:35::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:35::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:35::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:35::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:35::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:35::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:35::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"cd6bae9632dc31237fb17899a6fef9f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-03-15.11:51:35::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.11:51:35::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.11:51:35::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.11:51:35::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.11:51:35::SCWSystem::Not a boot domain 
LOG::2025-03-15.11:51:36::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.11:51:36::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.11:51:36::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.11:51:36::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.11:51:36::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.11:51:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.11:51:36::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2025-03-15.11:51:36::SCWMssOS::skipping the bsp build ... 
TRACE::2025-03-15.11:51:36::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.11:51:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.11:51:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.11:51:36::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.11:51:36::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.11:51:36::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.11:51:36::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.11:51:36::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.11:51:36::SCWSystem::dir created 
TRACE::2025-03-15.11:51:36::SCWSystem::Writing the bif 
TRACE::2025-03-15.11:51:36::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.11:51:36::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.11:51:36::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.11:51:36::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:51:36::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:51:36::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"cd6bae9632dc31237fb17899a6fef9f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.11:51:36::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:51:36::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:51:36::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"cd6bae9632dc31237fb17899a6fef9f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:51:36::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:51:36::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"cd6bae9632dc31237fb17899a6fef9f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-15.11:51:36::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:51:36::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:51:36::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_5
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"cd6bae9632dc31237fb17899a6fef9f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-15.11:51:36::SCWPlatform::Clearing the existing platform
TRACE::2025-03-15.11:51:36::SCWSystem::Clearing the existing sysconfig
TRACE::2025-03-15.11:51:36::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWSystem::Clearing the domains completed.
TRACE::2025-03-15.11:51:36::SCWPlatform::Clearing the opened hw db.
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform location is C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Removing the HwDB with name C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened new HwDB with name nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWReader::Active system found as  platform
TRACE::2025-03-15.11:51:36::SCWReader::Handling sysconfig platform
TRACE::2025-03-15.11:51:36::SCWDomain::checking for install qemu data   : 
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.11:51:36::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.11:51:36::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.11:51:36::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:51:36::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:51:36::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:51:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-03-15.11:51:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:51:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:51:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:51:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:51:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:51:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:51:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:51:36::SCWReader::No isolation master present  
TRACE::2025-03-15.11:52:21::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.11:52:21::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.11:52:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.11:52:23::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.11:52:23::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.11:52:23::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.11:52:23::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.11:52:23::SCWSystem::Not a boot domain 
LOG::2025-03-15.11:52:23::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.11:52:23::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.11:52:23::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.11:52:23::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.11:52:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:52:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:52:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:52:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:52:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:52:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:52:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:23::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.11:52:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.11:52:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.11:52:23::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.11:52:23::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.11:52:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.11:52:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.11:52:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.11:52:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:52:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:52:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.11:52:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.11:52:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.11:52:24::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.11:52:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.11:52:24::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.11:52:24::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:24::SCWMssOS::"includes"

TRACE::2025-03-15.11:52:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.11:52:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:52:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:52:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.11:52:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:52:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:52:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.11:52:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.11:52:25::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.11:52:25::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.11:52:25::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.11:52:25::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.11:52:25::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.11:52:25::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.11:52:25::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.11:52:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.11:52:25::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:52:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:52:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.11:52:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.11:52:25::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.11:52:25::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.11:52:25::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:52:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:52:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.11:52:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.11:52:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.11:52:25::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.11:52:25::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:52:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:52:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:52:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:52:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::"includes"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.11:52:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.11:52:25::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.11:52:25::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.11:52:26::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.11:52:26::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.11:52:26::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.11:52:26::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.11:52:26::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.11:52:26::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.11:52:26::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.11:52:26::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.11:52:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.11:52:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.11:52:26::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.11:52:26::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.11:52:26::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.11:52:26::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.11:52:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.11:52:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.11:52:26::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.11:52:26::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.11:52:26::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.11:52:26::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.11:52:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.11:52:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.11:52:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.11:52:26::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.11:52:26::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:52:27::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.11:52:27::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.11:52:27::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.11:52:27::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.11:52:27::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.11:52:27::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.11:52:27::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.11:52:27::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.11:52:27::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.11:52:27::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.11:52:27::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.11:52:27::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.11:52:27::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.11:52:27::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.11:52:27::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.11:52:27::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.11:52:27::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.11:52:27::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.11:52:27::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.11:52:27::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.11:52:27::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.11:52:27::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.11:52:27::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.11:52:27::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.11:52:27::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.11:52:27::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.11:52:27::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.11:52:28::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.11:52:28::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.11:52:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.11:52:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.11:52:28::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.11:52:28::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.11:52:28::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.11:52:28::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.11:52:28::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.11:52:28::SCWSystem::dir created 
TRACE::2025-03-15.11:52:28::SCWSystem::Writing the bif 
TRACE::2025-03-15.11:52:28::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.11:52:28::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.11:52:28::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.11:52:28::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:52:28::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:52:28::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:52:28::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:28::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:28::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:28::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:52:28::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:52:28::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:52:28::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:52:28::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:52:28::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:28::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"cd6bae9632dc31237fb17899a6fef9f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.11:52:28::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.11:52:28::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:28::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:28::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:28::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:52:28::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:52:28::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:52:28::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:52:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:52:28::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:28::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:52:28::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:52:51::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:52:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:52:51::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:52:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:52:51::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:52:51::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::In reload Mss file.
TRACE::2025-03-15.11:52:51::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:52:51::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:52:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:52:51::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:52:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:52:51::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.11:52:51::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.11:52:51::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.11:52:51::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:52:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:52:51::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:52:51::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:52:51::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:52:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:52:51::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:52:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:52:51::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:52:51::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:51::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:52::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:52::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:52::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:52::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:52:52::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:52:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:52:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:52:52::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:52:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:52:52::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.11:52:52::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:52::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:52::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:52:52::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.11:52:52::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.11:52:52::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:54:45::SCWMssOS::In reload Mss file.
TRACE::2025-03-15.11:54:45::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:54:45::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:54:45::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:54:45::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:54:45::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:54:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:54:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:54:45::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:54:45::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:54:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.11:54:45::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:54:45::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:54:45::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:54:45::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.11:54:45::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.11:54:45::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:54:45::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:54:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:54:45::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:54:45::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:54:45::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:54:45::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:54:45::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:54:45::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:54:45::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:54:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:54:45::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:54:45::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:54:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:54:45::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:54:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:54:45::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:54:45::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:45::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.11:57:45::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.11:57:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.11:57:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.11:57:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.11:57:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.11:57:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.11:57:45::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.11:57:45::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.11:57:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.11:57:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.11:57:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.11:57:46::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.11:57:48::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.11:57:48::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.11:57:48::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.11:57:48::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.11:57:48::SCWSystem::Not a boot domain 
LOG::2025-03-15.11:57:48::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.11:57:48::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.11:57:48::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.11:57:48::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.11:57:48::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:48::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:48::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:48::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:57:48::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:57:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:57:48::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:57:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:57:48::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.11:57:48::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:48::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:48::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:48::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.11:57:48::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.11:57:48::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:48::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.11:57:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.11:57:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.11:57:48::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.11:57:48::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.11:57:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.11:57:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:57:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:57:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.11:57:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.11:57:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.11:57:48::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.11:57:48::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"includes"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:57:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:57:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:57:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:57:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.11:57:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.11:57:48::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.11:57:48::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.11:57:48::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.11:57:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.11:57:48::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.11:57:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.11:57:48::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.11:57:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.11:57:48::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.11:57:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:57:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:57:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:48::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.11:57:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.11:57:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.11:57:49::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.11:57:49::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:57:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:57:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.11:57:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.11:57:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.11:57:49::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.11:57:49::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:57:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:57:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:57:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:57:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::"includes"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.11:57:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.11:57:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.11:57:49::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.11:57:49::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.11:57:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.11:57:49::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.11:57:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.11:57:49::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.11:57:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.11:57:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.11:57:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.11:57:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.11:57:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.11:57:49::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.11:57:49::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.11:57:49::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.11:57:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.11:57:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.11:57:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.11:57:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.11:57:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.11:57:49::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.11:57:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.11:57:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.11:57:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.11:57:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.11:57:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.11:57:50::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:57:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.11:57:50::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.11:57:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.11:57:50::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.11:57:50::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.11:57:50::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.11:57:50::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.11:57:50::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.11:57:50::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.11:57:50::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.11:57:50::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.11:57:50::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.11:57:50::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.11:57:50::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.11:57:50::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.11:57:50::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.11:57:50::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.11:57:50::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.11:57:50::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.11:57:50::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.11:57:50::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.11:57:50::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.11:57:50::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.11:57:50::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.11:57:50::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.11:57:50::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.11:57:50::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.11:57:51::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.11:57:51::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.11:57:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.11:57:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.11:57:51::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.11:57:51::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.11:57:51::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.11:57:51::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.11:57:51::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.11:57:51::SCWSystem::dir created 
TRACE::2025-03-15.11:57:51::SCWSystem::Writing the bif 
TRACE::2025-03-15.11:57:51::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.11:57:51::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.11:57:51::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.11:57:51::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:57:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:57:51::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:57:51::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:51::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:51::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:51::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:57:51::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:57:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:57:51::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:57:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:57:51::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:57:51::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:51::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"cd6bae9632dc31237fb17899a6fef9f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.11:57:51::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.11:57:51::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:51::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:51::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:51::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:57:51::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:57:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:57:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:57:51::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:57:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:57:51::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:57:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:57:51::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:58:20::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.11:58:20::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.11:58:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.11:58:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.11:58:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.11:58:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.11:58:20::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.11:58:20::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.11:58:21::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.11:58:21::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.11:58:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.11:58:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.11:58:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.11:58:23::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.11:58:23::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.11:58:23::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.11:58:23::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.11:58:23::SCWSystem::Not a boot domain 
LOG::2025-03-15.11:58:23::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.11:58:23::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.11:58:23::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.11:58:23::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.11:58:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:58:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:58:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:58:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:58:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:58:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:58:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:58:23::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.11:58:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:58:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.11:58:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.11:58:23::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.11:58:23::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.11:58:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.11:58:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:58:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:58:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.11:58:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.11:58:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.11:58:23::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.11:58:23::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"includes"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:58:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:58:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:58:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:58:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.11:58:23::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.11:58:23::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.11:58:23::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.11:58:23::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.11:58:23::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.11:58:23::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.11:58:23::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.11:58:23::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.11:58:23::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.11:58:23::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.11:58:23::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:58:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:58:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:23::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.11:58:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.11:58:24::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.11:58:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.11:58:24::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:58:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:58:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.11:58:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.11:58:24::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.11:58:24::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.11:58:24::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:58:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:58:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.11:58:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.11:58:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::"includes"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.11:58:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.11:58:24::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.11:58:24::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.11:58:24::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.11:58:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.11:58:24::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.11:58:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.11:58:24::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.11:58:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.11:58:24::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.11:58:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.11:58:24::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.11:58:24::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.11:58:24::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.11:58:24::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.11:58:24::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.11:58:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.11:58:24::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.11:58:24::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.11:58:24::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.11:58:24::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.11:58:24::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.11:58:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.11:58:24::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.11:58:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.11:58:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.11:58:24::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.11:58:25::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.11:58:25::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.11:58:25::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.11:58:25::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.11:58:25::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.11:58:25::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.11:58:25::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.11:58:25::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.11:58:25::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.11:58:25::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.11:58:25::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.11:58:25::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.11:58:25::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.11:58:25::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.11:58:25::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.11:58:25::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.11:58:25::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.11:58:25::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.11:58:25::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.11:58:25::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.11:58:25::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.11:58:25::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.11:58:25::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.11:58:25::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.11:58:25::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.11:58:25::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.11:58:25::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.11:58:26::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.11:58:26::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.11:58:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.11:58:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.11:58:26::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.11:58:26::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.11:58:26::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.11:58:26::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.11:58:26::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.11:58:26::SCWSystem::dir created 
TRACE::2025-03-15.11:58:26::SCWSystem::Writing the bif 
TRACE::2025-03-15.11:58:26::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.11:58:26::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.11:58:26::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.11:58:26::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:58:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.11:58:26::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.11:58:26::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.11:58:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:58:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:58:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:58:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:58:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:58:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:58:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:58:26::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"cd6bae9632dc31237fb17899a6fef9f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.11:58:26::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.11:58:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:58:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:58:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:58:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:58:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:58:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:58:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:58:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:29::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:29::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:29::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:29::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:59:29::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:59:29::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:59:29::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:59:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:59:29::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:29::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:59:29::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:59:43::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:59:43::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:59:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:59:43::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:59:43::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:59:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:59:43::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:59:43::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:59:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:59:43::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:59:43::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:59:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.11:59:43::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.11:59:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.11:59:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.11:59:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.11:59:43::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.11:59:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.11:59:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:00:44::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:00:44::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:00:44::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:00:44::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:00:44::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:00:44::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:00:44::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:00:44::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:00:44::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:00:44::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:00:44::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:00:44::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:00:44::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:00:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:00:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:00:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:00:44::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:00:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:00:44::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:13::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:13::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:13::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:13::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:13::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:13::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:13::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:13::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:13::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:13::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:13::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:13::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:13::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:13::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:13::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:30::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:30::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:30::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:30::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:30::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:30::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:30::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:30::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:30::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:30::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:30::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:30::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:30::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:30::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:30::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:30::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:01:33::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:01:33::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"cd6bae9632dc31237fb17899a6fef9f9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-15.12:01:33::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:01:33::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:01:33::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::In reload Mss file.
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:01:33::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:01:33::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:01:33::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:01:33::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:01:33::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:01:33::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:01:33::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:01:33::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:33::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:01:33::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-03-15.12:01:44::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:01:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:01:44::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:01:46::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:01:46::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:01:46::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:01:46::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:01:46::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:01:46::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:01:46::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:01:46::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:01:46::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:01:46::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:46::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:46::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:46::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:46::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:46::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:46::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:01:46::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:46::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:46::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:46::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:01:46::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:01:47::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:47::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:01:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:01:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:01:47::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:01:47::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:01:47::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:01:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:01:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:01:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:01:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:01:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:01:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:01:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:01:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:01:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:01:47::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:01:47::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:47::SCWMssOS::"includes"

TRACE::2025-03-15.12:01:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:01:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:01:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:01:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:01:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:01:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:01:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:01:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:01:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:01:48::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:01:48::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:01:48::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:01:48::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:01:48::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:01:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:01:48::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:01:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:01:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:01:48::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:01:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:01:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:01:48::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:01:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:01:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:01:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:48::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:01:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:01:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:01:49::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:01:49::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:01:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:01:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:01:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:01:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:01:49::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:01:49::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:01:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:01:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:01:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:01:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::"includes"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:01:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:01:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:01:49::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:01:49::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:01:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:01:49::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:01:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:01:49::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:01:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:01:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:01:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:01:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:01:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:01:49::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:01:49::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:01:49::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:01:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:01:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:01:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:01:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:01:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:01:49::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:01:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:01:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:01:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:01:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:01:49::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:01:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:01:50::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:01:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:01:50::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:01:50::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:01:50::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:01:50::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:01:50::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:01:50::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:01:50::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:01:50::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:01:50::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:01:50::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:01:50::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:01:50::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:01:50::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:01:50::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:01:50::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:01:50::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:01:50::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:01:50::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:01:50::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:01:50::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:01:50::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:01:50::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:01:50::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:01:50::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:01:52::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:01:52::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:01:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:01:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:01:53::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:01:53::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:01:53::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:01:53::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:01:53::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:01:53::SCWSystem::dir created 
TRACE::2025-03-15.12:01:53::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:01:53::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:01:53::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:01:53::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:01:53::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:01:53::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:01:53::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:01:53::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:53::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:53::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:53::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:53::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:53::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:53::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:53::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:53::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:01:53::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:01:53::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:53::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:53::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:53::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:01:53::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:01:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:01:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:01:53::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:01:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:01:53::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:01:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:01:53::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:02:45::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:02:45::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:02:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:02:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:02:46::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:02:48::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:02:48::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:02:48::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:02:48::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:02:48::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:02:48::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:02:48::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:02:48::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:02:48::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:02:48::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:48::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:48::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:48::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:02:48::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:02:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:02:48::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:02:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:02:48::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:02:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:02:48::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:02:48::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:02:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:02:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:02:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:02:48::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:02:48::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:02:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:02:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:02:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:02:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:02:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:02:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:02:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:02:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:02:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:02:48::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:02:48::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:48::SCWMssOS::"includes"

TRACE::2025-03-15.12:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:02:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:02:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:02:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:02:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:02:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:02:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:02:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:02:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:02:49::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:02:49::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:02:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:02:49::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:02:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:02:49::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:02:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:02:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:02:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:02:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:02:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:02:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:02:49::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:02:49::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:02:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:02:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:02:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:02:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:02:49::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:02:49::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:02:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:02:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:02:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:02:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"includes"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:02:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:02:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:02:49::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:02:49::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:02:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:02:49::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:02:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:02:49::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:02:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:02:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:02:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:02:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:02:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:02:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:02:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:02:50::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:02:50::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:02:50::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:02:50::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:02:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:02:50::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:02:50::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:02:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:02:50::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:02:50::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:02:50::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:02:50::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:02:50::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:02:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:02:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:02:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:02:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:02:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:02:50::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:02:51::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:02:51::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:02:51::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:02:51::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:02:51::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:02:51::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:02:51::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:02:51::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:02:51::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:02:51::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:02:51::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:02:51::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:02:51::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:02:51::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:02:51::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:02:51::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:02:51::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:02:51::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:02:51::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:02:51::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:02:51::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:02:51::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:02:51::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:02:51::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:02:51::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:02:51::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:02:51::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:02:51::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:02:51::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:02:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:02:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:02:51::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:02:51::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:02:51::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:02:51::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:02:51::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:02:51::SCWSystem::dir created 
TRACE::2025-03-15.12:02:51::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:02:51::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:02:51::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:02:51::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:02:51::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:02:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:02:51::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:02:51::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:02:51::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:51::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:51::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:51::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:02:51::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:02:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:02:51::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:02:51::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:02:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:02:51::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:02:51::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:02:51::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:02:51::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:51::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:51::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:51::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:02:51::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:02:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:02:51::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:02:51::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:02:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:02:51::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:02:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:02:51::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:03:51::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:03:51::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:03:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:03:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:03:52::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:03:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:03:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:03:52::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:03:52::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:03:52::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:03:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:03:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:03:52::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:03:54::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:03:54::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:03:54::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:03:54::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:03:54::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:03:54::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:03:54::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:03:54::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:03:54::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:03:54::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:54::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:54::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:54::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:03:54::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:03:54::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:03:54::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:03:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:03:54::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:03:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:03:54::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:03:54::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:03:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:03:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:03:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:03:54::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:03:54::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:03:54::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:03:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:03:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:03:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:03:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:03:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:03:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:03:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:03:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:03:55::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:03:55::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"includes"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:03:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:03:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:03:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:03:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:03:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:03:55::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:03:55::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:03:55::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:03:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:03:55::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:03:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:03:55::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:03:55::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:03:55::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:03:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:03:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:03:55::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:03:55::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:03:55::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:55::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:03:55::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:03:55::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:03:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:03:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:03:56::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:03:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:03:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:03:56::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:03:56::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:03:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:03:56::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:03:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:03:56::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"includes"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:03:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:03:56::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:03:56::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:03:56::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:03:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:03:56::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:03:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:03:56::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:03:56::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:03:56::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:03:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:03:56::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:03:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:03:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:03:56::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:03:56::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:03:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:03:56::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:03:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:03:56::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:03:56::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:03:56::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:03:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:03:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:03:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:03:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:03:56::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:03:57::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:03:57::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:03:57::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:03:57::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:03:57::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:03:57::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:03:57::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:03:57::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:03:57::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:03:57::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:03:57::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:03:57::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:03:57::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:03:57::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:03:57::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:03:57::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:03:57::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:03:57::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:03:57::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:03:57::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:03:57::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:03:57::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:03:57::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:03:57::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:03:57::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:03:57::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:03:57::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:03:57::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:03:58::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:03:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:03:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:03:58::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:03:58::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:03:58::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:03:58::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:03:58::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:03:58::SCWSystem::dir created 
TRACE::2025-03-15.12:03:58::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:03:58::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:03:58::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:03:58::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:03:58::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:03:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:03:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:03:58::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:03:58::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:58::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:58::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:58::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:03:58::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:03:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:03:58::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:03:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:03:58::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:03:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:03:58::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:03:58::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:03:58::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:03:58::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:58::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:58::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:58::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:03:58::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:03:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:03:58::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:03:58::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:03:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:03:58::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:03:58::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:03:58::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:20::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:04:20::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:04:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:04:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:04:20::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:04:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:04:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:04:21::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:04:21::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:04:21::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:04:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:04:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:04:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:04:23::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:04:23::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:04:23::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:04:23::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:04:23::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:04:23::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:04:23::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:04:23::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:04:23::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:04:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:04:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:04:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:04:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:04:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:04:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:04:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:23::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:04:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:04:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:04:23::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:04:23::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:04:23::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:04:23::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:04:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:04:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:04:23::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:04:23::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:04:23::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:04:23::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:04:23::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:23::SCWMssOS::"includes"

TRACE::2025-03-15.12:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:04:23::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:23::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:04:23::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:23::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:04:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:04:24::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:04:24::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:04:24::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:04:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:04:24::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:04:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:04:24::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:04:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:04:24::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:04:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:04:24::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:04:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:04:24::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:04:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:04:24::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:04:24::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:04:24::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::"includes"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:04:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:04:24::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:04:24::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:04:24::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:04:24::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:04:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:04:24::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:04:25::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:04:25::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:04:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:04:25::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:04:25::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:04:25::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:04:25::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:04:25::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:04:25::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:04:25::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:04:25::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:04:25::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:04:25::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:04:25::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:04:25::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:04:25::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:04:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:04:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:04:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:04:25::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:04:25::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:26::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:04:26::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:04:26::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:04:26::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:04:26::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:04:26::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:04:26::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:04:26::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:04:26::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:04:26::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:04:26::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:04:26::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:04:26::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:04:26::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:04:26::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:04:26::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:04:26::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:04:26::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:04:26::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:04:26::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:04:26::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:04:26::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:04:26::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:04:26::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:04:26::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:04:26::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:04:26::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:04:26::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:04:27::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:04:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:04:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:04:27::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:04:27::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:04:27::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:04:27::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:04:27::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:04:27::SCWSystem::dir created 
TRACE::2025-03-15.12:04:27::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:04:27::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:04:27::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:04:27::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:04:27::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:04:27::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:04:27::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:04:27::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:27::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:27::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:27::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:04:27::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:04:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:04:27::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:04:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:04:27::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:04:27::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:27::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:04:27::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:04:27::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:27::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:27::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:27::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:04:27::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:04:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:04:27::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:04:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:04:27::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:04:27::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:41::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:04:41::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:04:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:04:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:04:41::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:04:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:04:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:04:42::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:04:42::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:04:42::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:04:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:04:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:04:42::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:04:44::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:04:44::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:04:44::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:04:44::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:04:44::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:04:44::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:04:44::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:04:44::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:04:44::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:04:44::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:44::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:44::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:44::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:04:44::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:04:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:04:44::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:04:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:04:44::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:04:44::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:44::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:04:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:04:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:04:44::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:04:44::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:04:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:04:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:04:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:04:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:04:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:04:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:04:44::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:04:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:04:44::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:04:44::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:44::SCWMssOS::"includes"

TRACE::2025-03-15.12:04:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:04:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:04:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:04:44::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:04:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:04:44::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:04:44::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:04:44::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:04:44::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:04:44::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:04:44::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:04:44::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:04:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:04:44::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:04:44::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:04:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:04:45::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:04:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:04:45::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:04:45::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:04:45::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:04:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:04:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:04:45::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:04:45::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:04:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:04:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::"includes"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:04:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:04:45::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:04:45::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:04:45::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:04:45::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:04:45::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:04:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:04:45::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:04:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:04:45::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:04:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:04:45::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:04:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:04:45::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:04:45::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:04:45::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:04:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:04:45::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:04:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:04:45::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:04:45::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:04:45::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:04:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:04:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:04:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:04:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:04:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:04:46::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:04:47::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:04:47::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:04:47::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:04:47::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:04:47::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:04:47::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:04:47::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:04:47::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:04:47::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:04:47::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:04:47::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:04:47::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:04:47::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:04:47::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:04:47::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:04:47::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:04:47::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:04:47::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:04:47::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:04:47::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:04:47::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:04:47::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:04:47::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:04:47::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:04:47::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:04:47::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:04:47::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:04:47::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:04:47::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:04:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:04:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:04:47::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:04:47::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:04:47::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:04:47::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:04:47::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:04:47::SCWSystem::dir created 
TRACE::2025-03-15.12:04:47::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:04:47::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:04:47::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:04:47::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:04:47::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:04:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:04:47::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:04:47::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:47::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:47::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:47::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:04:47::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:04:47::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:04:47::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:04:47::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:47::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:04:47::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:04:47::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:47::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:47::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:47::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:04:47::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:04:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:04:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:04:47::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:04:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:04:47::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:04:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:04:47::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:06:34::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:06:34::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:06:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:06:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:06:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:06:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:06:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:06:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:06:34::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:06:35::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:06:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:06:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:06:35::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:06:37::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:06:37::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:06:37::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:06:37::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:06:37::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:06:37::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:06:37::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:06:37::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:06:37::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:06:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:06:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:06:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:06:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:06:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:06:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:06:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:06:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:06:37::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:06:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:06:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:06:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:06:37::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:06:37::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:06:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:06:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:06:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:06:37::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:06:37::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:06:37::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:06:37::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:06:37::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"includes"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:06:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:06:37::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:06:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:06:37::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:06:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:06:37::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:06:37::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:06:37::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:06:37::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:06:37::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:06:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:06:37::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:06:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:06:37::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:06:37::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:06:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:06:37::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:37::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:06:38::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:06:38::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:06:38::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:06:38::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:06:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:06:38::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:06:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:06:38::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:06:38::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:06:38::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:06:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:06:38::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:06:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:06:38::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"includes"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:06:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:06:38::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:06:38::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:06:38::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:06:38::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:06:38::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:06:38::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:06:38::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:06:38::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:06:38::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:06:38::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:06:38::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:06:38::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:06:38::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:06:38::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:06:38::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:06:38::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:06:38::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:06:38::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:06:38::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:06:38::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:06:38::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:06:38::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:06:38::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:38::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:06:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:06:38::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:06:38::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:06:39::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:06:39::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:06:39::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:06:39::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:06:39::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:06:39::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:06:39::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:06:39::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:06:39::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:06:39::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:06:39::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:06:39::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:06:39::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:06:39::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:06:39::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:06:39::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:06:39::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:06:39::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:06:39::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:06:39::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:06:39::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:06:39::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:06:39::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:06:39::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:06:39::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:06:39::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:06:39::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:06:40::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:06:40::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:06:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:06:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:06:40::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:06:40::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:06:40::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:06:40::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:06:40::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:06:40::SCWSystem::dir created 
TRACE::2025-03-15.12:06:40::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:06:40::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:06:40::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:06:40::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:06:40::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:06:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:06:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:06:40::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:06:40::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:40::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:40::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:40::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:06:40::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:06:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:06:40::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:06:40::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:06:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:06:40::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:06:40::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:06:40::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:06:40::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:40::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:40::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:40::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:06:40::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:06:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:06:40::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:06:40::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:06:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:06:40::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:12:24::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:12:24::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:12:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:12:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:12:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:12:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:12:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:12:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:12:25::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:12:25::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:12:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:12:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:12:25::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:12:27::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:12:27::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:12:27::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:12:27::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:12:27::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:12:27::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:12:27::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:12:27::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:12:27::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:12:27::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:27::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:27::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:27::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:12:27::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:12:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:12:27::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:12:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:12:27::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:12:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:12:27::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:12:27::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:12:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:12:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:12:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:12:27::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:12:27::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:12:27::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:12:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:12:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:12:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:12:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:12:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:12:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:12:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:12:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:12:28::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:12:28::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"includes"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:12:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:12:28::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:12:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:12:28::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:12:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:12:28::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:12:28::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:12:28::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:12:28::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:12:28::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:12:28::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:12:28::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:12:28::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:12:28::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:12:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:12:28::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:12:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:12:28::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:12:28::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:12:28::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:28::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:12:28::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:12:28::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:12:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:12:29::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:12:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:12:29::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:12:29::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:12:29::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:12:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:12:29::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:12:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:12:29::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::"includes"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:12:29::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:12:29::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:12:29::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:12:29::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:12:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:12:29::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:12:29::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:12:29::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:12:29::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:12:29::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:12:29::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:12:29::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:12:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:12:29::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:12:29::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:12:29::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:12:29::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:12:29::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:12:29::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:12:29::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:12:29::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:12:29::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:12:29::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:12:29::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:12:29::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:12:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:12:29::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:12:30::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:12:30::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:12:30::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:12:30::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:12:30::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:12:30::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:12:30::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:12:30::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:12:30::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:12:30::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:12:30::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:12:30::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:12:30::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:12:30::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:12:30::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:12:30::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:12:30::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:12:30::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:12:30::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:12:30::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:12:30::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:12:30::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:12:30::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:12:30::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:12:30::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:12:30::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:12:30::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:12:31::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:12:31::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:12:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:12:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:12:31::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:12:31::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:12:31::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:12:31::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:12:31::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:12:31::SCWSystem::dir created 
TRACE::2025-03-15.12:12:31::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:12:31::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:12:31::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:12:31::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:12:31::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:12:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:12:31::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:12:31::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:12:31::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:31::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:31::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:31::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:12:31::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:12:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:12:31::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:12:31::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:12:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:12:31::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:12:31::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:12:31::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:12:31::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:31::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:31::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:31::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:12:31::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:12:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:12:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:12:31::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:12:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:12:31::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:12:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:12:31::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:01::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:13:01::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:13:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:13:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:13:01::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:13:02::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:13:02::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:13:02::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:13:02::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:13:02::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:13:02::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:13:02::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:13:02::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:13:04::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:13:04::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:13:04::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:13:04::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:13:04::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:13:04::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:13:04::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:13:04::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:13:04::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:13:04::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:04::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:04::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:04::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:13:04::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:13:04::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:13:04::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:13:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:13:04::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:04::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:13:04::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:04::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:13:04::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:13:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:13:04::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:13:04::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:13:04::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:13:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:13:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:13:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:13:05::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:13:05::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:13:05::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:13:05::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"includes"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:13:05::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:13:05::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:13:05::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:13:05::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:13:05::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:13:05::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:13:05::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:13:05::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:13:05::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:13:05::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:05::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:05::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:13:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:13:05::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:13:05::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:13:05::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:05::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:13:05::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:13:05::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:06::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:13:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:13:06::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:13:06::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:13:06::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:06::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:06::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::"includes"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:13:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:13:06::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:13:06::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:13:06::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:13:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:13:06::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:13:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:13:06::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:13:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:13:06::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:13:06::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:13:06::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:13:06::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:13:06::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:13:06::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:13:06::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:13:06::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:13:06::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:13:06::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:13:06::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:13:06::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:13:06::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:13:06::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:13:06::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:13:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:13:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:13:06::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:07::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:13:07::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:13:07::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:13:07::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:13:07::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:13:07::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:13:07::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:13:07::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:13:07::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:13:07::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:13:07::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:13:07::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:13:07::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:13:07::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:13:07::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:13:07::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:13:07::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:13:07::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:13:07::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:13:07::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:13:07::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:13:07::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:13:07::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:13:07::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:13:07::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:13:07::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:13:07::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:13:07::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:13:07::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:13:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:13:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:13:08::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:13:08::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:13:08::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:13:08::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:13:08::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:13:08::SCWSystem::dir created 
TRACE::2025-03-15.12:13:08::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:13:08::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:13:08::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:13:08::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:13:08::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:13:08::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:13:08::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:13:08::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:08::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:08::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:08::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:13:08::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:13:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:13:08::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:13:08::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:13:08::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:08::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:13:08::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:13:08::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:08::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:08::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:08::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:13:08::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:13:08::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:13:08::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:13:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:13:08::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:08::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:13:08::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:30::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:13:30::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:13:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:13:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:13:30::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:13:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:13:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:13:31::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:13:31::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:13:31::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:13:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:13:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:13:31::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:13:33::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:13:33::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:13:33::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:13:33::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:13:33::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:13:33::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:13:33::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:13:33::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:13:33::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:13:33::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:33::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:33::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:33::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:13:33::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:13:33::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:13:33::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:13:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:13:33::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:33::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:13:33::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:33::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:13:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:13:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:13:33::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:13:33::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:13:33::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:13:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:13:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:13:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:33::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:13:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:13:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:13:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:13:33::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:13:33::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:13:33::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:33::SCWMssOS::"includes"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:34::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:34::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:13:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:13:34::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:13:34::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:13:34::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:13:34::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:13:34::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:13:34::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:13:34::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:13:34::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:13:34::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:34::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:13:34::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:13:34::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:13:34::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:13:34::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:34::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:13:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:13:34::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:13:34::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:13:34::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:34::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:13:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:13:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:13:34::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"includes"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:13:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:13:35::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:13:35::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:13:35::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:13:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:13:35::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:13:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:13:35::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:13:35::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:13:35::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:13:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:13:35::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:13:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:13:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:13:35::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:13:35::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:13:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:13:35::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:13:35::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:13:35::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:13:35::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:13:35::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:13:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:13:35::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:13:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:13:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:13:35::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:13:36::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:13:36::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:13:36::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:13:36::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:13:36::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:13:36::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:13:36::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:13:36::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:13:36::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:13:36::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:13:36::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:13:36::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:13:36::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:13:36::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:13:36::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:13:36::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:13:36::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:13:36::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:13:36::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:13:36::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:13:36::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:13:36::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:13:36::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:13:36::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:13:36::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:13:36::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:13:36::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:13:36::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:13:36::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:13:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:13:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:13:36::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:13:36::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:13:36::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:13:36::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:13:36::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:13:36::SCWSystem::dir created 
TRACE::2025-03-15.12:13:36::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:13:36::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:13:36::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:13:36::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:13:36::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:13:36::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:13:36::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:13:36::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:36::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:36::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:36::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:13:36::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:13:36::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:13:36::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:13:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:13:36::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:36::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:13:36::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:36::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:13:36::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:13:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:13:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:13:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:13:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:13:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:13:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:13:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:13:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:13:57::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:13:57::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:13:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:13:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:13:57::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:13:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:13:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:13:57::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:13:57::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:13:57::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:13:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:13:58::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:13:58::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:14:00::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:14:00::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:14:00::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:14:00::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:14:00::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:14:00::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:14:00::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:14:00::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:14:00::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:14:00::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:00::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:00::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:00::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:14:00::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:14:00::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:14:00::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:14:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:14:00::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:14:00::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:14:00::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:14:00::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:14:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:14:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:14:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:14:00::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:14:00::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:14:00::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:14:00::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:14:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:14:00::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:14:00::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:14:00::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:14:00::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:14:00::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"includes"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:14:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:14:00::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:14:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:14:00::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:14:00::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:14:00::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:14:00::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:14:00::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:14:00::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:14:00::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:14:00::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:14:00::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:14:00::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:14:00::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:14:00::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:14:00::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:14:00::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:00::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:14:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:14:01::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:14:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:14:01::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:14:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:14:01::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:14:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:14:01::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:14:01::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:14:01::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:14:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:14:01::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:14:01::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:14:01::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::"includes"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:14:01::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:14:01::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:14:01::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:14:01::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:14:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:14:01::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:14:01::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:14:01::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:14:01::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:14:01::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:14:01::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:14:01::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:14:01::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:14:01::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:14:01::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:14:01::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:14:01::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:14:01::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:14:01::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:14:01::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:14:01::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:14:01::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:14:01::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:14:01::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:01::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:14:01::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:14:01::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:14:01::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:14:02::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:14:02::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:14:02::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:14:02::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:14:02::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:14:02::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:14:02::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:14:02::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:14:02::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:14:02::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:14:02::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:14:02::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:14:02::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:14:02::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:14:02::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:14:02::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:14:02::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:14:02::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:14:02::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:14:02::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:14:02::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:14:02::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:14:02::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:14:02::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:14:02::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:14:02::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:14:02::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:14:03::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:14:03::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:14:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:14:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:14:03::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:14:03::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:14:03::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:14:03::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:14:03::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:14:03::SCWSystem::dir created 
TRACE::2025-03-15.12:14:03::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:14:03::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:14:03::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:14:03::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:14:03::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:14:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:14:03::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:14:03::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:14:03::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:03::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:03::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:03::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:14:03::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:14:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:14:03::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:14:03::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:14:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:14:03::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:14:03::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:14:03::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:14:03::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:03::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:03::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:03::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:14:03::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:14:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:14:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:14:03::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:14:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:14:03::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:14:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:14:03::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:17:32::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:17:32::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:17:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:17:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:17:32::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:17:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:17:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:17:32::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:17:32::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:17:32::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:17:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:17:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:17:33::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:17:35::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:17:35::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:17:35::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:17:35::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:17:35::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:17:35::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:17:35::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:17:35::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:17:35::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:17:35::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:35::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:35::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:35::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:17:35::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:17:35::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:17:35::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:17:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:17:35::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:17:35::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:17:35::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:17:35::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:17:35::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:17:35::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:17:35::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:17:35::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:17:35::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:17:35::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:17:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:17:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:17:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:17:35::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:17:35::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:17:35::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:17:35::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"includes"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:17:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:17:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:17:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:17:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:17:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:17:35::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:17:35::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:17:35::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:17:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:17:35::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:17:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:17:35::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:17:35::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:17:35::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:17:35::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:17:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:17:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:35::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:17:36::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:17:36::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:17:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:17:36::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:17:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:17:36::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:17:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:17:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:17:36::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:17:36::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:17:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:17:36::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:17:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:17:36::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::"includes"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:17:36::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:17:36::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:17:36::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:17:36::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:17:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:17:36::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:17:36::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:17:36::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:17:36::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:17:36::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:17:36::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:17:36::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:17:36::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:17:36::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:17:36::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:17:36::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:17:36::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:17:36::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:17:36::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:17:36::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:17:36::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:17:36::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:17:36::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:17:36::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:17:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:17:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:17:36::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:17:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:17:37::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:17:37::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:17:37::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:17:37::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:17:37::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:17:37::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:17:37::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:17:37::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:17:37::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:17:37::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:17:37::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:17:37::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:17:37::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:17:37::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:17:37::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:17:37::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:17:37::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:17:37::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:17:37::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:17:37::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:17:37::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:17:37::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:17:37::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:17:37::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:17:37::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:17:37::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:17:39::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:17:39::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:17:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:17:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:17:39::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:17:39::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:17:39::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:17:39::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:17:39::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:17:39::SCWSystem::dir created 
TRACE::2025-03-15.12:17:39::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:17:39::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:17:39::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:17:39::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:17:39::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:17:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:17:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:17:39::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:17:39::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:39::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:39::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:39::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:17:39::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:17:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:17:39::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:17:39::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:17:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:17:39::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:17:39::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:17:39::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:17:39::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:39::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:39::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:39::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:17:39::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:17:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:17:39::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:17:39::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:17:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:17:39::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:17:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:17:39::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:19:49::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:19:49::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:19:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:19:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:19:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:19:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:19:50::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:19:50::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:19:50::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:19:50::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:19:50::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:19:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:19:50::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:19:52::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:19:52::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:19:52::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:19:52::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:19:52::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:19:52::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:19:52::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:19:52::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:19:52::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:19:52::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:52::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:52::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:52::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:19:52::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:19:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:19:52::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:19:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:19:52::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:19:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:19:52::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:19:52::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:19:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:19:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:19:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:19:52::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:19:52::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:19:52::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:19:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:19:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:19:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:19:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:19:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:19:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:19:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:19:52::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:19:52::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:19:52::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:19:52::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:52::SCWMssOS::"includes"

TRACE::2025-03-15.12:19:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:19:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:19:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:19:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:19:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:19:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:19:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:19:52::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:19:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:19:52::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:19:52::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:19:52::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:19:52::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:19:52::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:19:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:19:52::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:19:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:19:53::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:19:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:19:53::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:19:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:19:53::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:19:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:19:53::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:19:53::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:19:53::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:19:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:19:53::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:19:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:19:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:19:53::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:19:53::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:19:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:19:53::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:19:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:19:53::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::"includes"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:19:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:19:53::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:19:53::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:19:53::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:19:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:19:53::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:19:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:19:53::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:19:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:19:53::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:19:53::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:19:53::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:19:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:19:53::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:19:53::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:19:53::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:19:53::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:19:53::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:19:53::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:19:53::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:19:53::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:19:53::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:19:53::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:19:54::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:19:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:19:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:19:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:19:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:19:54::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:19:55::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:19:55::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:19:55::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:19:55::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:19:55::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:19:55::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:19:55::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:19:55::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:19:55::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:19:55::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:19:55::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:19:55::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:19:55::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:19:55::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:19:55::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:19:55::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:19:55::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:19:55::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:19:55::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:19:55::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:19:55::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:19:55::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:19:55::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:19:55::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:19:55::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:19:55::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:19:55::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:19:55::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:19:55::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:19:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:19:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:19:55::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:19:55::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:19:55::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:19:55::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:19:55::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:19:55::SCWSystem::dir created 
TRACE::2025-03-15.12:19:55::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:19:55::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:19:55::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:19:55::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:19:55::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:19:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:19:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:19:55::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:19:55::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:55::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:55::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:55::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:19:55::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:19:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:19:55::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:19:55::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:19:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:19:55::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:19:55::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"16384",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:19:55::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:19:55::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:55::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:55::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:55::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:19:55::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:19:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:19:55::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:19:55::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:19:55::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:19:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:19:55::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:03::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:03::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:03::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:03::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:03::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:03::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:03::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:03::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:03::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:03::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:20:26::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:20:26::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"7962378dc7911f5279590226de606aa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"9000",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-15.12:20:26::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:20:26::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:20:26::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::In reload Mss file.
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:20:26::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:20:26::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:20:26::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:20:26::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:20:26::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:26::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:26::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:26::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:26::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:26::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:27::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:27::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:27::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:27::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:27::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:27::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:27::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:20:27::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:27::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:27::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:27::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:20:27::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:20:27::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:27::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:20:27::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-03-15.12:20:40::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:20:40::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:20:40::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:20:43::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:20:43::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:20:43::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:20:43::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:20:43::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:20:43::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:20:43::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:20:43::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:20:43::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:20:43::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:43::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:43::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:43::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:43::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:43::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:43::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:43::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:20:43::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:43::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:43::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:43::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:20:43::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:20:43::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:43::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:20:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:20:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:20:43::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:20:43::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:20:43::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:20:43::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:20:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:20:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:20:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:20:43::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:20:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:20:43::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:20:43::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:43::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:20:43::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:20:43::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:20:43::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:43::SCWMssOS::"includes"

TRACE::2025-03-15.12:20:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:20:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:20:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:20:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:20:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:20:44::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:20:44::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:20:44::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:20:44::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:20:44::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:20:44::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:20:44::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:20:44::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:20:44::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:20:44::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:44::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:20:44::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:20:44::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:20:44::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:44::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:20:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:20:45::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:20:45::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:20:45::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:20:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:20:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:20:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:20:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:20:45::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:20:45::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:20:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:20:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:20:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:20:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::"includes"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:20:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:20:45::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:20:45::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:20:45::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:20:45::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:20:45::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:20:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:20:45::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:20:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:20:45::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:20:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:20:45::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:20:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:20:45::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:20:45::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:20:45::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:20:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:20:45::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:20:45::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:20:45::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:20:45::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:20:45::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:20:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:20:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:20:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:20:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:20:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:20:46::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:20:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:20:46::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:20:46::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:20:46::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:20:46::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:20:46::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:20:46::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:20:46::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:20:46::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:20:46::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:20:46::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:20:46::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:20:46::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:20:46::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:20:46::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:20:46::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:20:46::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:20:46::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:20:46::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:20:46::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:20:46::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:20:46::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:20:46::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:20:46::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:20:46::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:20:46::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:20:46::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:20:47::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:20:47::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:20:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:20:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:20:48::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:20:48::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:20:48::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:20:48::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:20:48::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:20:48::SCWSystem::dir created 
TRACE::2025-03-15.12:20:48::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:20:48::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:20:48::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:20:48::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:20:48::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:20:48::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:20:48::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:20:48::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:48::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:48::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:48::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:48::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:48::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:48::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:48::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:48::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"209c7148995f99b0ffdb862f3a00708c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"9000",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:20:48::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:20:48::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:48::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:48::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:48::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:20:48::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:20:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:20:48::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:20:48::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:20:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:20:48::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:20:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:20:48::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:21::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:21::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:21::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:21::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:21::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:21::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:21::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:21::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:21::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:21::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:21:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:21:37::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"209c7148995f99b0ffdb862f3a00708c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"7000",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-15.12:21:37::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:21:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:21:37::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::In reload Mss file.
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:21:37::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:21:37::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:21:37::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:21:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:21:37::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:21:37::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:21:37::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:21:37::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:37::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:21:38::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-03-15.12:21:50::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:21:50::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:21:51::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:21:53::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:21:53::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:21:53::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:21:53::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:21:53::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:21:53::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:21:53::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:21:53::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:21:53::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:21:53::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:53::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:53::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:53::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:53::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:53::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:53::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:53::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:21:53::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:53::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:53::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:53::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:21:53::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:21:53::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:53::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:21:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:21:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:21:53::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:21:53::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:21:53::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:21:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:21:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:21:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:21:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:21:53::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:21:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:21:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:21:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:21:53::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:21:53::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:21:53::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:54::SCWMssOS::"includes"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:21:55::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:21:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:21:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:21:55::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:21:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:21:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:21:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:21:55::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:21:55::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:21:55::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:21:55::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:21:55::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:21:55::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:21:55::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:21:55::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:21:55::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:21:55::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:21:55::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:21:55::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:21:55::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:21:55::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:21:55::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:21:55::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:21:55::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:21:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:21:55::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:21:55::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:21:55::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:55::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:21:56::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:21:56::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:21:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:21:56::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:21:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:21:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:21:56::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:21:56::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:21:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:21:56::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:21:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:21:56::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::"includes"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:21:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:21:56::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:21:56::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:21:56::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:21:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:21:56::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:21:56::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:21:56::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:21:56::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:21:56::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:21:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:21:56::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:21:56::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:21:56::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:21:56::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:21:56::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:21:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:21:56::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:21:56::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:21:56::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:21:56::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:21:56::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:21:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:21:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:21:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:21:56::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:21:56::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:21:57::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:21:57::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:21:57::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:21:57::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:21:57::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:21:57::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:21:57::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:21:57::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:21:57::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:21:57::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:21:57::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:21:57::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:21:57::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:21:57::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:21:57::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:21:57::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:21:57::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:21:57::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:21:57::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:21:57::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:21:57::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:21:57::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:21:57::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:21:57::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:21:57::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:21:57::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:21:57::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:21:58::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:21:58::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:21:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:21:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:21:59::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:21:59::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:21:59::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:21:59::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:21:59::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:21:59::SCWSystem::dir created 
TRACE::2025-03-15.12:21:59::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:21:59::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:21:59::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:21:59::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:21:59::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:21:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:21:59::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:21:59::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:59::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:59::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:59::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:59::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:59::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:59::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:59::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:59::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"16926589b0ca106bece6e858fff9a843",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"7000",
							"libOptionNames":	["stdin", "stdout", "total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:21:59::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:21:59::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:59::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:59::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:59::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:21:59::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:21:59::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:21:59::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:21:59::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:21:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:21:59::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:13::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:13::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:13::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:13::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:13::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:13::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:13::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:13::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:13::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:13::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:24:23::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:24:23::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"16926589b0ca106bece6e858fff9a843",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"7000",
							"use_port_optimized_task_selection":	"false",
							"libOptionNames":	["stdin", "stdout", "total_heap_size", "use_port_optimized_task_selection"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-15.12:24:23::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:24:23::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:24:23::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::In reload Mss file.
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:24:23::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:24:23::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:24:23::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:24:23::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:24:23::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:23::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:23::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:23::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:23::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:24:24::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:24::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:24::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:24::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:24:24::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:24:24::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:24::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:24:24::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-03-15.12:24:37::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.12:24:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.12:24:37::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.12:24:38::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.12:24:40::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.12:24:40::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.12:24:40::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.12:24:40::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.12:24:40::SCWSystem::Not a boot domain 
LOG::2025-03-15.12:24:40::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.12:24:40::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.12:24:40::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.12:24:40::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.12:24:40::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:40::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:40::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:40::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:40::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:40::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:40::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.12:24:40::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:40::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:40::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:40::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.12:24:40::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.12:24:40::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:40::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.12:24:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.12:24:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.12:24:40::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.12:24:40::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.12:24:40::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.12:24:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.12:24:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:24:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:24:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:24:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:24:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:24:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:24:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:24:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:24:40::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:24:40::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:40::SCWMssOS::"includes"

TRACE::2025-03-15.12:24:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:24:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:24:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:24:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:24:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:24:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:24:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:24:41::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:24:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:24:41::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:24:41::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:24:41::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:24:41::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:24:41::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:24:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:24:41::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:24:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:24:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:24:41::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:24:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:24:41::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:24:41::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:24:41::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:24:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:24:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:41::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:24:42::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:24:42::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.12:24:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.12:24:42::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:24:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:24:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:24:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:24:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.12:24:42::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.12:24:42::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:24:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:24:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.12:24:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.12:24:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::"includes"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.12:24:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.12:24:42::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.12:24:42::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.12:24:42::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:24:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:24:42::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.12:24:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.12:24:42::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.12:24:42::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.12:24:42::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:24:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:24:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.12:24:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.12:24:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.12:24:42::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.12:24:42::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:24:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:24:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.12:24:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.12:24:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.12:24:42::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.12:24:42::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.12:24:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.12:24:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.12:24:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.12:24:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.12:24:42::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.12:24:43::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.12:24:43::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.12:24:43::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.12:24:43::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.12:24:43::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.12:24:43::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.12:24:43::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.12:24:43::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.12:24:43::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.12:24:43::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.12:24:43::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.12:24:43::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.12:24:43::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.12:24:43::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.12:24:43::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.12:24:43::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.12:24:43::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.12:24:43::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.12:24:43::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.12:24:43::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.12:24:43::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.12:24:43::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.12:24:43::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.12:24:43::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.12:24:43::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.12:24:43::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.12:24:43::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.12:24:44::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.12:24:44::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.12:24:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.12:24:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.12:24:44::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.12:24:44::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.12:24:44::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.12:24:44::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.12:24:44::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.12:24:44::SCWSystem::dir created 
TRACE::2025-03-15.12:24:44::SCWSystem::Writing the bif 
TRACE::2025-03-15.12:24:44::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.12:24:44::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.12:24:44::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.12:24:44::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.12:24:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.12:24:44::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.12:24:44::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:44::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:44::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:44::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:44::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:44::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:44::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:44::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:44::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"64a40eb0056e72d37ab10847df98b8c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"mdm_1",
							"stdout":	"mdm_1",
							"total_heap_size":	"7000",
							"use_port_optimized_task_selection":	"false",
							"libOptionNames":	["stdin", "stdout", "total_heap_size", "use_port_optimized_task_selection"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.12:24:44::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.12:24:44::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:44::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:44::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:44::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.12:24:44::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.12:24:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.12:24:44::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.12:24:44::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.12:24:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.12:24:44::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.12:24:44::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.12:24:44::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:40::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:40::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:40::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:40::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:15:40::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:15:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:15:40::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:15:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:15:40::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:15:40::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:56::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:15:56::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:15:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:15:56::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:15:56::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:15:56::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:56::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:15:56::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:15:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:15:56::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:15:56::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:15:56::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:56::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:15:56::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:15:56::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:15:56::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:15:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:15:56::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:56::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:15:56::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:56::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:56::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:15:57::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:15:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:15:57::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:15:57::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:15:57::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:57::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:57::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:57::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:57::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:15:57::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:15:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:15:57::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:15:57::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:15:57::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:15:57::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:15:57::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.13:16:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.13:16:06::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"64a40eb0056e72d37ab10847df98b8c5",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"stdin":	"axi_uartlite_0",
							"stdout":	"axi_uartlite_0",
							"total_heap_size":	"7000",
							"use_port_optimized_task_selection":	"false",
							"libOptionNames":	["stdin", "stdout", "total_heap_size", "use_port_optimized_task_selection"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-03-15.13:16:06::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.13:16:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.13:16:06::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::In reload Mss file.
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.13:16:06::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.13:16:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.13:16:06::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:06::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:06::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:06::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:06::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.13:16:07::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.13:16:07::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.13:16:07::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:07::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:07::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:07::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:07::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:07::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:07::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:07::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:07::SCWMssOS::Removing the swdes entry for  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:07::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:07::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:07::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:07::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:07::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:07::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:07::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.13:16:07::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:07::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:07::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:07::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.13:16:07::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.13:16:07::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:07::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.13:16:07::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-03-15.13:16:28::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.13:16:28::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.13:16:28::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.13:16:31::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.13:16:31::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.13:16:31::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.13:16:31::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.13:16:31::SCWSystem::Not a boot domain 
LOG::2025-03-15.13:16:31::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.13:16:31::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.13:16:31::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.13:16:31::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.13:16:31::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:31::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:31::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:31::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:31::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:31::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:31::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:31::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-03-15.13:16:31::SCWMssOS::No sw design opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:31::SCWMssOS::mss exists loading the mss file  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:31::SCWMssOS::Opened the sw design from mss  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:31::SCWMssOS::Adding the swdes entry C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2025-03-15.13:16:31::SCWMssOS::updating the scw layer about changes
TRACE::2025-03-15.13:16:31::SCWMssOS::Opened the sw design.  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:31::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.13:16:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.13:16:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.13:16:31::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.13:16:31::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.13:16:31::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.13:16:31::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.13:16:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.13:16:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.13:16:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.13:16:31::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.13:16:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.13:16:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.13:16:31::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.13:16:31::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.13:16:31::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.13:16:31::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:31::SCWMssOS::"includes"

TRACE::2025-03-15.13:16:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.13:16:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.13:16:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.13:16:32::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.13:16:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.13:16:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.13:16:32::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.13:16:32::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.13:16:32::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.13:16:32::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.13:16:32::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.13:16:32::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.13:16:32::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.13:16:32::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.13:16:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.13:16:32::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.13:16:32::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.13:16:32::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.13:16:32::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.13:16:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.13:16:32::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.13:16:32::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.13:16:32::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.13:16:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.13:16:32::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.13:16:33::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.13:16:33::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.13:16:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.13:16:33::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.13:16:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.13:16:33::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.13:16:33::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.13:16:33::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.13:16:33::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.13:16:33::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.13:16:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.13:16:33::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.13:16:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.13:16:33::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::"includes"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.13:16:33::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.13:16:33::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.13:16:33::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.13:16:33::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.13:16:33::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.13:16:33::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.13:16:33::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.13:16:33::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.13:16:33::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.13:16:33::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.13:16:33::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.13:16:33::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.13:16:33::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.13:16:33::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.13:16:33::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.13:16:33::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.13:16:33::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.13:16:33::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.13:16:33::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.13:16:33::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:33::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.13:16:33::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.13:16:33::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.13:16:33::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.13:16:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.13:16:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.13:16:34::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.13:16:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.13:16:34::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.13:16:34::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.13:16:35::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.13:16:35::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.13:16:35::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.13:16:35::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.13:16:35::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.13:16:35::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.13:16:35::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.13:16:35::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.13:16:35::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.13:16:35::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.13:16:35::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.13:16:35::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.13:16:35::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.13:16:35::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.13:16:35::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.13:16:35::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.13:16:35::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.13:16:35::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.13:16:35::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.13:16:35::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.13:16:35::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.13:16:35::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.13:16:35::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.13:16:35::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.13:16:35::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.13:16:35::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.13:16:35::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.13:16:36::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.13:16:37::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.13:16:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.13:16:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.13:16:37::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.13:16:37::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.13:16:37::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.13:16:37::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.13:16:37::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.13:16:37::SCWSystem::dir created 
TRACE::2025-03-15.13:16:37::SCWSystem::Writing the bif 
TRACE::2025-03-15.13:16:37::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.13:16:37::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.13:16:37::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.13:16:37::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.13:16:37::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.13:16:37::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.13:16:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:37::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"c4908b247fc131f16f3f95362ca85fe1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"7000",
							"use_port_optimized_task_selection":	"false",
							"libOptionNames":	["total_heap_size", "use_port_optimized_task_selection"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.13:16:37::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.13:16:37::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:37::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:37::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:37::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.13:16:37::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.13:16:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.13:16:37::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.13:16:37::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.13:16:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.13:16:37::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.13:16:37::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.13:16:37::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:08:37::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.21:08:37::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.21:08:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.21:08:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.21:08:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.21:08:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.21:08:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.21:08:38::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.21:08:38::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.21:08:38::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.21:08:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.21:08:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.21:08:38::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.21:08:40::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.21:08:40::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.21:08:40::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.21:08:40::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.21:08:40::SCWSystem::Not a boot domain 
LOG::2025-03-15.21:08:40::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.21:08:40::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.21:08:40::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.21:08:40::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.21:08:40::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:40::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:40::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:40::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:08:40::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:08:40::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:08:40::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:08:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:08:40::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:08:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:08:40::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:08:40::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.21:08:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:08:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.21:08:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.21:08:40::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.21:08:40::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.21:08:40::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.21:08:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.21:08:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:08:40::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:08:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:08:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:08:40::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:08:40::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:08:40::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:08:40::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:08:40::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:08:40::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:40::SCWMssOS::"includes"

TRACE::2025-03-15.21:08:40::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:08:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:08:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:08:40::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:08:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:08:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:08:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:08:41::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:08:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:08:41::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:08:41::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:08:41::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:08:41::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:08:41::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:08:41::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:08:41::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:08:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:08:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:08:41::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:08:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:08:41::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:08:41::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:08:41::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:08:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:08:41::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:41::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:08:42::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:08:42::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.21:08:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.21:08:42::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:08:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:08:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:08:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:08:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:08:42::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:08:42::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:08:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:08:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:08:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:08:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::"includes"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:08:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:08:42::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:08:42::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:08:42::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:08:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:08:42::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:08:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:08:42::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:08:42::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:08:42::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:08:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:08:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.21:08:42::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.21:08:42::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.21:08:42::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.21:08:42::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:08:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:08:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:08:42::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:08:42::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.21:08:42::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.21:08:42::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:08:42::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:08:42::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:42::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:08:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:08:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:08:42::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:08:44::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.21:08:44::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.21:08:44::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.21:08:44::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.21:08:44::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.21:08:44::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.21:08:44::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.21:08:44::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.21:08:44::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.21:08:44::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.21:08:44::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.21:08:44::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.21:08:44::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.21:08:44::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.21:08:44::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.21:08:44::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.21:08:44::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.21:08:44::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.21:08:44::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.21:08:44::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.21:08:44::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.21:08:44::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.21:08:44::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.21:08:44::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.21:08:44::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.21:08:44::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.21:08:44::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.21:08:45::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.21:08:46::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.21:08:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.21:08:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.21:08:46::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.21:08:46::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.21:08:46::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.21:08:46::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.21:08:46::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.21:08:46::SCWSystem::dir created 
TRACE::2025-03-15.21:08:46::SCWSystem::Writing the bif 
TRACE::2025-03-15.21:08:46::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.21:08:46::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.21:08:46::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.21:08:46::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:08:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.21:08:46::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.21:08:46::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.21:08:46::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:46::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:46::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:46::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:08:46::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:08:46::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:08:46::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:08:46::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:08:46::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"c4908b247fc131f16f3f95362ca85fe1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"7000",
							"use_port_optimized_task_selection":	"false",
							"libOptionNames":	["total_heap_size", "use_port_optimized_task_selection"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.21:08:46::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.21:08:46::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:46::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:46::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:46::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:08:46::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:08:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:08:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:08:46::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:08:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:08:46::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:08:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:08:46::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:32:44::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.21:32:44::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.21:32:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.21:32:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.21:32:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.21:32:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.21:32:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.21:32:45::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.21:32:45::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.21:32:45::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.21:32:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.21:32:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.21:32:45::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.21:32:47::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.21:32:47::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.21:32:47::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.21:32:47::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.21:32:47::SCWSystem::Not a boot domain 
LOG::2025-03-15.21:32:47::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.21:32:47::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.21:32:47::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.21:32:47::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.21:32:47::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:47::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:47::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:47::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:32:47::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:32:47::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:32:47::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:32:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:32:47::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:32:47::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:32:47::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:32:47::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.21:32:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:32:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.21:32:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.21:32:47::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.21:32:47::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.21:32:47::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.21:32:47::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.21:32:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:32:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:32:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:32:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:32:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:32:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:32:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:32:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:32:47::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:32:47::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:47::SCWMssOS::"includes"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:32:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:32:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:32:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:32:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:32:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:32:48::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:32:48::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:32:48::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:32:48::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:32:48::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:32:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:32:48::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:32:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:32:48::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:32:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:32:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:32:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:32:48::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.21:32:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.21:32:48::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:32:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:32:48::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:32:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:32:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:32:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:32:48::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:32:48::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:32:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:32:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:32:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:32:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::"includes"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:32:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:32:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:32:49::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:32:49::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:32:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:32:49::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:32:49::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:32:49::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:32:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:32:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:32:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:32:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.21:32:49::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.21:32:49::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.21:32:49::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.21:32:49::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:32:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:32:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:32:49::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:32:49::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.21:32:49::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.21:32:49::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:32:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:32:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:32:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:32:49::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:32:49::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:32:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.21:32:50::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.21:32:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.21:32:50::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.21:32:50::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.21:32:50::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.21:32:50::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.21:32:50::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.21:32:50::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.21:32:50::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.21:32:50::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.21:32:50::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.21:32:50::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.21:32:50::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.21:32:50::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.21:32:50::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.21:32:50::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.21:32:50::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.21:32:50::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.21:32:50::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.21:32:50::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.21:32:50::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.21:32:50::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.21:32:50::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.21:32:50::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.21:32:50::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.21:32:50::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.21:32:51::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.21:32:52::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.21:32:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.21:32:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.21:32:52::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.21:32:52::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.21:32:52::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.21:32:52::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.21:32:52::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.21:32:52::SCWSystem::dir created 
TRACE::2025-03-15.21:32:52::SCWSystem::Writing the bif 
TRACE::2025-03-15.21:32:52::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.21:32:52::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.21:32:52::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.21:32:52::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:32:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.21:32:52::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.21:32:52::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.21:32:52::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:52::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:52::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:52::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:32:52::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:32:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:32:52::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:32:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:32:52::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:32:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:32:52::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:32:52::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"c4908b247fc131f16f3f95362ca85fe1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"7000",
							"use_port_optimized_task_selection":	"false",
							"libOptionNames":	["total_heap_size", "use_port_optimized_task_selection"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.21:32:52::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.21:32:52::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:52::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:52::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:52::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:32:52::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:32:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:32:52::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:32:52::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:32:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:32:52::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:32:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:32:52::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:39:21::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.21:39:21::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.21:39:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.21:39:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.21:39:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.21:39:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.21:39:22::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.21:39:22::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.21:39:22::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.21:39:22::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.21:39:22::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.21:39:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.21:39:22::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.21:39:24::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.21:39:24::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.21:39:24::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.21:39:24::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.21:39:24::SCWSystem::Not a boot domain 
LOG::2025-03-15.21:39:24::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.21:39:24::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.21:39:24::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.21:39:24::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.21:39:24::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:24::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:24::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:24::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:39:24::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:39:24::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:39:24::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:39:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:39:24::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:39:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:39:24::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:39:24::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.21:39:24::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:39:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.21:39:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.21:39:24::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.21:39:24::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.21:39:24::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.21:39:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.21:39:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:39:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:39:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:39:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:39:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:39:24::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:39:24::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:39:24::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:39:24::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:39:24::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:24::SCWMssOS::"includes"

TRACE::2025-03-15.21:39:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:39:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:39:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:39:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:39:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:39:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:39:24::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:39:24::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:39:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:39:24::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:39:24::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:39:24::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:39:24::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:39:24::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:39:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:39:24::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:24::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:39:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:39:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:39:24::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:39:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:39:25::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:39:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:39:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:39:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:39:25::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.21:39:25::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.21:39:25::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:39:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:39:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:39:25::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:39:25::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:39:25::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:39:25::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:39:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:39:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:39:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:39:25::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::"includes"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:39:25::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:39:25::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:39:25::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:39:25::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:39:25::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:39:25::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:39:25::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:39:25::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:39:25::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:39:25::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:39:25::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:39:25::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.21:39:25::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.21:39:25::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.21:39:25::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.21:39:25::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:39:25::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:39:25::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:39:25::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:39:25::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:39:25::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.21:39:25::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.21:39:25::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:25::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:39:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:39:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:39:26::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:26::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:39:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:39:26::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:39:26::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:39:27::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.21:39:27::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.21:39:27::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.21:39:27::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.21:39:27::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.21:39:27::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.21:39:27::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.21:39:27::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.21:39:27::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.21:39:27::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.21:39:27::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.21:39:27::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.21:39:27::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.21:39:27::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.21:39:27::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.21:39:27::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.21:39:27::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.21:39:27::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.21:39:27::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.21:39:27::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.21:39:27::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.21:39:27::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.21:39:27::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.21:39:27::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.21:39:27::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.21:39:27::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.21:39:27::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.21:39:27::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.21:39:27::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.21:39:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.21:39:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.21:39:27::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.21:39:27::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.21:39:27::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.21:39:27::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.21:39:27::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.21:39:27::SCWSystem::dir created 
TRACE::2025-03-15.21:39:27::SCWSystem::Writing the bif 
TRACE::2025-03-15.21:39:27::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.21:39:27::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.21:39:27::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.21:39:27::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:39:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.21:39:27::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.21:39:27::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.21:39:27::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:27::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:27::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:27::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:39:27::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:39:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:39:27::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:39:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:39:27::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:39:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:39:27::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:39:27::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"c4908b247fc131f16f3f95362ca85fe1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"7000",
							"use_port_optimized_task_selection":	"false",
							"libOptionNames":	["total_heap_size", "use_port_optimized_task_selection"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.21:39:27::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.21:39:27::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:27::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:27::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:27::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:39:27::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:39:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:39:27::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:39:27::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:39:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:39:27::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:39:27::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:39:27::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:55:59::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.21:55:59::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.21:55:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.21:55:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.21:55:59::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.21:56:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.21:56:00::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.21:56:00::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.21:56:00::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.21:56:00::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.21:56:00::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.21:56:00::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.21:56:00::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.21:56:02::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.21:56:02::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.21:56:02::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.21:56:02::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.21:56:02::SCWSystem::Not a boot domain 
LOG::2025-03-15.21:56:02::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.21:56:02::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.21:56:02::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.21:56:02::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.21:56:02::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:02::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:02::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:02::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:56:02::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:56:02::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:56:02::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:56:02::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:02::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:56:02::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:02::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.21:56:02::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.21:56:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.21:56:02::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.21:56:02::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.21:56:02::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.21:56:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.21:56:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:56:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:02::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:02::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:56:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:56:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:56:02::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:56:02::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:56:02::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:56:02::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"includes"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:03::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:03::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:56:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:56:03::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:56:03::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:56:03::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:56:03::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:56:03::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:56:03::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:56:03::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:56:03::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:56:03::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:03::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:56:03::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:56:03::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.21:56:03::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.21:56:03::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:03::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:03::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:56:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:56:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:56:03::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:56:03::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:56:03::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:04::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::"includes"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:56:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:56:04::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:56:04::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:56:04::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:56:04::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:56:04::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:56:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:56:04::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:56:04::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:56:04::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:56:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:56:04::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.21:56:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.21:56:04::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.21:56:04::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.21:56:04::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:56:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:56:04::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:56:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:56:04::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.21:56:04::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.21:56:04::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:56:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:56:04::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:56:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:56:04::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:56:04::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:05::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.21:56:05::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.21:56:05::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.21:56:05::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.21:56:05::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.21:56:05::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.21:56:05::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.21:56:05::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.21:56:05::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.21:56:05::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.21:56:05::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.21:56:05::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.21:56:05::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.21:56:05::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.21:56:05::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.21:56:05::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.21:56:05::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.21:56:05::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.21:56:05::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.21:56:05::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.21:56:05::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.21:56:05::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.21:56:05::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.21:56:05::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.21:56:05::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.21:56:05::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.21:56:05::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.21:56:07::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.21:56:07::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.21:56:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.21:56:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.21:56:07::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.21:56:07::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.21:56:07::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.21:56:07::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.21:56:07::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.21:56:07::SCWSystem::dir created 
TRACE::2025-03-15.21:56:07::SCWSystem::Writing the bif 
TRACE::2025-03-15.21:56:07::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.21:56:07::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.21:56:07::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.21:56:07::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.21:56:07::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.21:56:07::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.21:56:07::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:07::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:07::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:07::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:56:07::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:56:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:56:07::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:56:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:56:07::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:56:07::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:07::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"c4908b247fc131f16f3f95362ca85fe1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"7000",
							"use_port_optimized_task_selection":	"false",
							"libOptionNames":	["total_heap_size", "use_port_optimized_task_selection"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.21:56:07::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.21:56:07::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:07::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:07::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:07::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:56:07::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:56:07::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:56:07::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:56:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:56:07::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:07::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:56:07::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:43::SCWMssOS::cleaning the bsp 
TRACE::2025-03-15.21:56:43::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make clean 
TRACE::2025-03-15.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2025-03-15.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2025-03-15.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s clean 

TRACE::2025-03-15.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2025-03-15.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s clean 

TRACE::2025-03-15.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s clean 

TRACE::2025-03-15.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s clean 

TRACE::2025-03-15.21:56:43::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s clean 

TRACE::2025-03-15.21:56:44::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s clean 

TRACE::2025-03-15.21:56:44::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s clean 

TRACE::2025-03-15.21:56:44::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2025-03-15.21:56:46::SCWPlatform::Started generating the artifacts platform platform
TRACE::2025-03-15.21:56:46::SCWPlatform::Sanity checking of platform is completed
LOG::2025-03-15.21:56:46::SCWPlatform::Started generating the artifacts for system configuration platform
LOG::2025-03-15.21:56:46::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2025-03-15.21:56:46::SCWSystem::Not a boot domain 
LOG::2025-03-15.21:56:46::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2025-03-15.21:56:46::SCWDomain::Generating domain artifcats
TRACE::2025-03-15.21:56:46::SCWMssOS::Generating standalone artifcats
TRACE::2025-03-15.21:56:46::SCWMssOS:: Copying the user libraries. 
TRACE::2025-03-15.21:56:46::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:46::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:46::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:46::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:56:46::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:56:46::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:56:46::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:56:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:56:46::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:46::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:56:46::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:46::SCWMssOS::Completed writing the mss file at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2025-03-15.21:56:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-03-15.21:56:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-03-15.21:56:46::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2025-03-15.21:56:46::SCWMssOS::doing bsp build ... 
TRACE::2025-03-15.21:56:46::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp & make 
TRACE::2025-03-15.21:56:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:46::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:56:46::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:56:46::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:56:46::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:56:46::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"includes"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:46::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:46::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:56:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:56:46::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:56:46::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:56:46::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:56:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:56:46::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:56:46::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:56:46::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:56:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:56:46::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Running Make libs in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:56:46::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:46::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:46::SCWMssOS::"Compiling nexys4IO..."

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:56:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:56:47::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Compiling PWM_Analyzer..."

TRACE::2025-03-15.21:56:47::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-03-15.21:56:47::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:56:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:56:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2025-03-15.21:56:47::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-s
TRACE::2025-03-15.21:56:47::SCWMssOS::ections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-03-15.21:56:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2025-03-15.21:56:47::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/nexys4io_v1_0/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::"includes"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/nexys4io_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-03-15.21:56:47::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2025-03-15.21:56:47::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/PWM_Analyzer_v1_0/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/PWM_Analyzer_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2025-03-15.21:56:47::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2025-03-15.21:56:47::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:56:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:56:47::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-03-15.21:56:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2025-03-15.21:56:47::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2025-03-15.21:56:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2025-03-15.21:56:47::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:56:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:56:47::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-03-15.21:56:47::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2025-03-15.21:56:47::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_15/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2025-03-15.21:56:47::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2025-03-15.21:56:47::SCWMssOS::ions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:56:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:56:47::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_18/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_18/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-03-15.21:56:47::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2025-03-15.21:56:47::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/sysmon_v7_9/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/sysmon_v7_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2025-03-15.21:56:47::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2025-03-15.21:56:47::SCWMssOS::Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/tmrctr_v4_12/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_12/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-03-15.21:56:47::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2025-03-15.21:56:47::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:47::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2025-03-15.21:56:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2025-03-15.21:56:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2025-03-15.21:56:47::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-03-15.21:56:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-03-15.21:56:48::SCWMssOS::make --no-print-directory archive

TRACE::2025-03-15.21:56:48::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-03-15.21:56:48::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-03-15.21:56:48::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-03-15.21:56:48::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-03-15.21:56:48::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-03-15.21:56:48::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-03-15.21:56:48::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-03-15.21:56:48::SCWMssOS::laze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_
TRACE::2025-03-15.21:56:48::SCWMssOS::cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microbl
TRACE::2025-03-15.21:56:48::SCWMssOS::aze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scru
TRACE::2025-03-15.21:56:48::SCWMssOS::b.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o micr
TRACE::2025-03-15.21:56:48::SCWMssOS::oblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0
TRACE::2025-03-15.21:56:48::SCWMssOS::/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_
TRACE::2025-03-15.21:56:48::SCWMssOS::sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microb
TRACE::2025-03-15.21:56:48::SCWMssOS::laze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaz
TRACE::2025-03-15.21:56:48::SCWMssOS::e_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o micr
TRACE::2025-03-15.21:56:48::SCWMssOS::oblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o mic
TRACE::2025-03-15.21:56:48::SCWMssOS::roblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xi
TRACE::2025-03-15.21:56:48::SCWMssOS::ntc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinte
TRACE::2025-03-15.21:56:48::SCWMssOS::rrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xsysmon.o mi
TRACE::2025-03-15.21:56:48::SCWMssOS::croblaze_0/lib/xsysmon_g.o microblaze_0/lib/xsysmon_intr.o microblaze_0/lib/xsysmon_selftest.o microblaze_0/lib/xsysmon_sinit.o
TRACE::2025-03-15.21:56:48::SCWMssOS:: microblaze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaz
TRACE::2025-03-15.21:56:48::SCWMssOS::e_0/lib/xtmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o
TRACE::2025-03-15.21:56:48::SCWMssOS:: microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o m
TRACE::2025-03-15.21:56:48::SCWMssOS::icroblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-03-15.21:56:49::SCWMssOS::'Finished building libraries'

TRACE::2025-03-15.21:56:49::SCWMssOS::Copying to export directory.
TRACE::2025-03-15.21:56:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-03-15.21:56:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-03-15.21:56:49::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2025-03-15.21:56:49::SCWSystem::Completed Processing the sysconfig platform
LOG::2025-03-15.21:56:49::SCWPlatform::Completed generating the artifacts for system configuration platform
TRACE::2025-03-15.21:56:49::SCWPlatform::Started preparing the platform 
TRACE::2025-03-15.21:56:49::SCWSystem::Writing the bif file for system config platform
TRACE::2025-03-15.21:56:49::SCWSystem::dir created 
TRACE::2025-03-15.21:56:49::SCWSystem::Writing the bif 
TRACE::2025-03-15.21:56:49::SCWPlatform::Started writing the spfm file 
TRACE::2025-03-15.21:56:49::SCWPlatform::Started writing the xpfm file 
TRACE::2025-03-15.21:56:49::SCWPlatform::Completed generating the platform
TRACE::2025-03-15.21:56:49::SCWMssOS::Saving the mss changes C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-03-15.21:56:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-03-15.21:56:49::SCWMssOS::Commit changes completed.
TRACE::2025-03-15.21:56:49::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:49::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:49::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:49::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:56:49::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:56:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:56:49::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:56:49::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:56:49::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:49::SCWWriter::formatted JSON is {
	"platformName":	"platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform",
	"platHandOff":	"C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vivado/projectFinal/nexysa7fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/nexysa7fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform",
	"systems":	[{
			"systemName":	"platform",
			"systemDesc":	"platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.15",
					"mssFile":	"",
					"md5Digest":	"c4908b247fc131f16f3f95362ca85fe1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"7000",
							"use_port_optimized_task_selection":	"false",
							"libOptionNames":	["total_heap_size", "use_port_optimized_task_selection"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-03-15.21:56:49::SCWPlatform::updated the xpfm file.
TRACE::2025-03-15.21:56:49::SCWPlatform::Trying to open the hw design at C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:49::SCWPlatform::DSA given C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:49::SCWPlatform::DSA absoulate path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:49::SCWPlatform::DSA directory C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw
TRACE::2025-03-15.21:56:49::SCWPlatform:: Platform Path C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/hw/nexysa7fpga.xsa
TRACE::2025-03-15.21:56:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-03-15.21:56:49::SCWPlatform::Trying to set the existing hwdb with name nexysa7fpga_6
TRACE::2025-03-15.21:56:49::SCWPlatform::Opened existing hwdb nexysa7fpga_6
TRACE::2025-03-15.21:56:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-03-15.21:56:49::SCWMssOS::Checking the sw design at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2025-03-15.21:56:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2025-03-15.21:56:49::SCWMssOS::Sw design exists and opened at  C:/Users/Cameron/Documents/ECE544/AutoWateringFinalProject/Vitis_CameronBranch/platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
