{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583327036167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583327036172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 21:03:56 2020 " "Processing started: Wed Mar 04 21:03:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583327036172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327036172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_logic_test -c control_logic_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_logic_test -c control_logic_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327036172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583327036586 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1583327036586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_logic_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic_test " "Found entity 1: control_logic_test" {  } { { "control_logic_test.bdf" "" { Schematic "C:/ECE385_Project_Files/Lab2_control_logic_test/control_logic_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583327045206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327045206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_logic_test " "Elaborating entity \"control_logic_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583327045253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7400 7400:inst " "Elaborating entity \"7400\" for hierarchy \"7400:inst\"" {  } { { "control_logic_test.bdf" "inst" { Schematic "C:/ECE385_Project_Files/Lab2_control_logic_test/control_logic_test.bdf" { { 416 1136 1200 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327045316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7400:inst " "Elaborated megafunction instantiation \"7400:inst\"" {  } { { "control_logic_test.bdf" "" { Schematic "C:/ECE385_Project_Files/Lab2_control_logic_test/control_logic_test.bdf" { { 416 1136 1200 456 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327045316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst8 " "Elaborating entity \"7485\" for hierarchy \"7485:inst8\"" {  } { { "control_logic_test.bdf" "inst8" { Schematic "C:/ECE385_Project_Files/Lab2_control_logic_test/control_logic_test.bdf" { { 344 824 944 552 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327045331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst8 " "Elaborated megafunction instantiation \"7485:inst8\"" {  } { { "control_logic_test.bdf" "" { Schematic "C:/ECE385_Project_Files/Lab2_control_logic_test/control_logic_test.bdf" { { 344 824 944 552 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327045331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst8\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst8\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/intelfpga/18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327045347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst8\|f7485:sub 7485:inst8 " "Elaborated megafunction instantiation \"7485:inst8\|f7485:sub\", which is child of megafunction instantiation \"7485:inst8\"" {  } { { "7485.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "control_logic_test.bdf" "" { Schematic "C:/ECE385_Project_Files/Lab2_control_logic_test/control_logic_test.bdf" { { 344 824 944 552 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327045347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst3 " "Elaborating entity \"74193\" for hierarchy \"74193:inst3\"" {  } { { "control_logic_test.bdf" "inst3" { Schematic "C:/ECE385_Project_Files/Lab2_control_logic_test/control_logic_test.bdf" { { 144 624 744 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327045363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst3 " "Elaborated megafunction instantiation \"74193:inst3\"" {  } { { "control_logic_test.bdf" "" { Schematic "C:/ECE385_Project_Files/Lab2_control_logic_test/control_logic_test.bdf" { { 144 624 744 304 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327045363 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CASCADE" "1 " "Ignored 1 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1583327045534 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1583327045534 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "74193:inst3\|93~0 " "Found clock multiplexer 74193:inst3\|93~0" {  } { { "74193.bdf" "" { Schematic "c:/intelfpga/18.1/quartus/libraries/others/maxplus2/74193.bdf" { { 336 480 544 376 "93" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1583327045534 "|control_logic_test|74193:inst3|93~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1583327045534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583327045784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583327046160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583327046160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583327046206 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583327046206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583327046206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583327046206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583327046237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 21:04:06 2020 " "Processing ended: Wed Mar 04 21:04:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583327046237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583327046237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583327046237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583327046237 ""}
