// Seed: 1775919302
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0
);
  inout wire id_4;
  assign module_1.id_3 = 0;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire ["" : ""] id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input logic [7:0] id_6;
  inout wor id_5;
  input wire id_4;
  inout wire _id_3;
  inout reg id_2;
  input wire id_1;
  wire id_9;
  assign id_5 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_9
  );
  always begin : LABEL_0
    id_2 <= -1;
    id_2 <= id_6 / -1 - id_6[id_3];
  end
endmodule
