
// Generated by Cadence Genus(TM) Synthesis Solution 20.11-s111_1
// Generated on: May 15 2025 20:24:44 EDT (May 16 2025 00:24:44 UTC)

// Verification Directory fv/mcs4_pad_frame 

module mcs4_pad_frame(VDD, VSS, VDD_IOR, VSS_IOR, sysclk, poc_pad,
     clear_pad, p_out, io_pad);
  input sysclk, poc_pad, clear_pad;
  output [9:0] p_out;
  output [7:0] io_pad;
  inout VDD, VSS, VDD_IOR, VSS_IOR;
  wire sysclk, poc_pad, clear_pad;
  wire [9:0] p_out;
  wire [7:0] io_pad;
  wire VDD, VSS, VDD_IOR, VSS_IOR;
  wire [7:0] io_pad_w;
  wire [9:0] p_out_w;
  wire [3:0] mcs4_core_ram_0_opa;
  wire [3:0] mcs4_core_i4004_id_board_opa;
  wire [3:0] mcs4_core_i4004_id_board_opr;
  wire [3:0] mcs4_core_data_out;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[16] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[16] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[17] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[18] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[19] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[9] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[9] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[6] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[7] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[4] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[5] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[9] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[2] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[3] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[14] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[15] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[11] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[0] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[1] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[6] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[7] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[16] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[4] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[5] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[14] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[15] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[2] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[3] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[17] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[19] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[13] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[11] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[13] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[11] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[13] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[14] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[15] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[9] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[6] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[7] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[16] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[19] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[2] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[3] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[17] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[4] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[5] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[0] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[1] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[14] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[15] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[17] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[19] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[11] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[13] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[0] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[1] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[6] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[7] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[0] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[1] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[2] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[3] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[4] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[5] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[8] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[12] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[10] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[18] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[18] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[12] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[10] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[10] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[12] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[8] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[18] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[8] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[10] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[12] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[8] ;
  wire [4:0] mcs4_core_ram_0_ram_addr;
  wire [3:0] mcs4_core_ram_0_char_num;
  wire [4:0] mcs4_core_ram_0_rfsh_addr;
  wire [3:0] mcs4_core_i4004_alu_board_acc_out;
  wire [3:0] mcs4_core_i4004_tio_board_data_o;
  wire [1:0] mcs4_core_ram_0_reg_num;
  wire [3:0] mcs4_core_i4004_data;
  wire [11:0] mcs4_core_i4004_ip_board_dram_temp;
  wire [7:0] mcs4_core_i4004_sp_board_dram_temp;
  wire [3:0] mcs4_core_data_pad;
  wire [4:0] mcs4_core_clockgen_clockdiv;
  wire [3:0] mcs4_core_i4004_alu_board_acc;
  wire [3:0] mcs4_core_i4004_alu_board_tmp;
  wire [11:0] \mcs4_core_i4004_ip_board_dram_array[0] ;
  wire [11:0] \mcs4_core_i4004_ip_board_dram_array[1] ;
  wire [11:0] \mcs4_core_i4004_ip_board_dram_array[2] ;
  wire [11:0] \mcs4_core_i4004_ip_board_dram_array[3] ;
  wire [3:0] mcs4_core_i4004_ip_board_incr_in;
  wire [3:0] mcs4_core_i4004_sp_board_din_n;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[0] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[1] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[2] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[3] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[4] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[5] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[6] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[7] ;
  wire [2:0] mcs4_core_i4004_sp_board_reg_rfsh;
  wire [3:0] mcs4_core_oport;
  wire [4:0] mcs4_core_ram_0_rfsh_next;
  wire [3:0] mcs4_core_shiftreg_cp_delay;
  wire [1:0] mcs4_core_i4004_ip_board_row;
  wire [2:0] mcs4_core_i4004_sp_board_row;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       UNCONNECTED3, UNCONNECTED4, UNCONNECTED5, UNCONNECTED6;
  wire UNCONNECTED7, UNCONNECTED8, UNCONNECTED9, UNCONNECTED10,
       clear_pad_w, mcs4_core_clk1_pad, mcs4_core_clk2_pad,
       mcs4_core_cmrom_pad;
  wire mcs4_core_data_dir, mcs4_core_i4004_a12, mcs4_core_i4004_a22,
       mcs4_core_i4004_a32, mcs4_core_i4004_acc_0,
       mcs4_core_i4004_alu_board_cy, mcs4_core_i4004_alu_board_n0403,
       mcs4_core_i4004_alu_board_n0846;
  wire mcs4_core_i4004_alu_board_n0848,
       mcs4_core_i4004_alu_board_n_105,
       mcs4_core_i4004_alu_board_n_177,
       mcs4_core_i4004_alu_board_n_189,
       mcs4_core_i4004_alu_board_n_201,
       mcs4_core_i4004_alu_board_n_340,
       mcs4_core_i4004_alu_board_n_351, mcs4_core_i4004_alu_board_n_352;
  wire mcs4_core_i4004_alu_board_n_353,
       mcs4_core_i4004_alu_board_n_354,
       mcs4_core_i4004_alu_board_n_355,
       mcs4_core_i4004_alu_board_n_356,
       mcs4_core_i4004_alu_board_n_357,
       mcs4_core_i4004_alu_board_n_358,
       mcs4_core_i4004_alu_board_n_359, mcs4_core_i4004_alu_board_n_361;
  wire mcs4_core_i4004_alu_board_n_362,
       mcs4_core_i4004_alu_board_n_363,
       mcs4_core_i4004_alu_board_n_367, mcs4_core_i4004_com_n,
       mcs4_core_i4004_cy_1, mcs4_core_i4004_dc,
       mcs4_core_i4004_id_board_iac, mcs4_core_i4004_id_board_n_36;
  wire mcs4_core_i4004_id_board_n_41, mcs4_core_i4004_id_board_n_43,
       mcs4_core_i4004_id_board_n_44, mcs4_core_i4004_id_board_n_46,
       mcs4_core_i4004_id_board_n_119, mcs4_core_i4004_id_board_n_305,
       mcs4_core_i4004_id_board_n_315, mcs4_core_i4004_id_board_n_332;
  wire mcs4_core_i4004_id_board_n_341, mcs4_core_i4004_id_board_n_356,
       mcs4_core_i4004_id_board_n_386, mcs4_core_i4004_id_board_n_399,
       mcs4_core_i4004_id_board_n_403, mcs4_core_i4004_id_board_n_408,
       mcs4_core_i4004_id_board_n_436, mcs4_core_i4004_id_board_n_437;
  wire mcs4_core_i4004_id_board_n_439, mcs4_core_i4004_id_board_n_440,
       mcs4_core_i4004_id_board_n_441, mcs4_core_i4004_id_board_n_442,
       mcs4_core_i4004_id_board_n_443, mcs4_core_i4004_id_board_n_444,
       mcs4_core_i4004_id_board_n_445, mcs4_core_i4004_id_board_n_446;
  wire mcs4_core_i4004_id_board_n_447, mcs4_core_i4004_id_board_tcc,
       mcs4_core_i4004_ip_board_addr_ptr_0_master,
       mcs4_core_i4004_ip_board_addr_ptr_0_slave,
       mcs4_core_i4004_ip_board_addr_ptr_1_master,
       mcs4_core_i4004_ip_board_addr_ptr_1_slave,
       mcs4_core_i4004_ip_board_addr_rfsh_0_master,
       mcs4_core_i4004_ip_board_addr_rfsh_0_slave;
  wire mcs4_core_i4004_ip_board_addr_rfsh_1_master,
       mcs4_core_i4004_ip_board_addr_rfsh_1_slave,
       mcs4_core_i4004_ip_board_carry_in,
       mcs4_core_i4004_ip_board_carry_out,
       mcs4_core_i4004_ip_board_n_343, mcs4_core_i4004_ip_board_n_344,
       mcs4_core_i4004_ip_board_n_345, mcs4_core_i4004_ip_board_n_346;
  wire mcs4_core_i4004_ip_board_n_347, mcs4_core_i4004_m12,
       mcs4_core_i4004_m22, mcs4_core_i4004_ope_n, mcs4_core_i4004_poc,
       mcs4_core_i4004_sp_board_n_304, mcs4_core_i4004_sp_board_n_305,
       mcs4_core_i4004_sp_board_reg_rfsh_0_master;
  wire mcs4_core_i4004_sp_board_reg_rfsh_1_master,
       mcs4_core_i4004_sp_board_reg_rfsh_2_master,
       mcs4_core_i4004_tio_board_L, mcs4_core_i4004_tio_board_n0700,
       mcs4_core_i4004_tio_board_n_108,
       mcs4_core_i4004_tio_board_n_111,
       mcs4_core_i4004_tio_board_n_112, mcs4_core_i4004_tio_board_n_113;
  wire mcs4_core_i4004_tio_board_timing_generator_a_63,
       mcs4_core_i4004_tio_board_timing_generator_a_64,
       mcs4_core_i4004_tio_board_timing_generator_a_65,
       mcs4_core_i4004_tio_board_timing_generator_m_66,
       mcs4_core_i4004_tio_board_timing_generator_m_67,
       mcs4_core_i4004_tio_board_timing_generator_x_68,
       mcs4_core_i4004_tio_board_timing_generator_x_69,
       mcs4_core_i4004_tio_board_timing_generator_x_70;
  wire mcs4_core_i4004_x12, mcs4_core_i4004_x21_clk2,
       mcs4_core_i4004_x22, mcs4_core_i4004_x31_clk2,
       mcs4_core_i4004_x32, mcs4_core_n_15018, mcs4_core_n_15052,
       mcs4_core_n_15069;
  wire mcs4_core_n_15070, mcs4_core_n_15387, mcs4_core_n_15401,
       mcs4_core_n_15404, mcs4_core_n_15410, mcs4_core_n_15417,
       mcs4_core_n_15435, mcs4_core_n_15436;
  wire mcs4_core_n_15438, mcs4_core_n_15440, mcs4_core_n_15441,
       mcs4_core_n_15447, mcs4_core_n_15452, mcs4_core_n_15454,
       mcs4_core_n_15455, mcs4_core_n_15458;
  wire mcs4_core_n_15460, mcs4_core_n_15462, mcs4_core_n_15467,
       mcs4_core_n_15797, mcs4_core_n_15800, mcs4_core_n_15802,
       mcs4_core_n_15805, mcs4_core_n_15807;
  wire mcs4_core_n_15810, mcs4_core_n_15813, mcs4_core_n_15816,
       mcs4_core_n_15821, mcs4_core_n_15823, mcs4_core_n_15824,
       mcs4_core_n_15826, mcs4_core_n_15828;
  wire mcs4_core_n_15832, mcs4_core_n_15835, mcs4_core_n_15840,
       mcs4_core_n_15846, mcs4_core_n_15850, mcs4_core_n_15851,
       mcs4_core_n_15852, mcs4_core_n_15855;
  wire mcs4_core_n_15861, mcs4_core_n_15862, mcs4_core_n_15863,
       mcs4_core_n_15865, mcs4_core_n_15870, mcs4_core_n_15872,
       mcs4_core_n_15873, mcs4_core_n_15874;
  wire mcs4_core_n_15875, mcs4_core_n_15876, mcs4_core_n_15879,
       mcs4_core_n_15884, mcs4_core_n_15885, mcs4_core_n_15887,
       mcs4_core_n_15888, mcs4_core_n_15890;
  wire mcs4_core_n_15891, mcs4_core_n_15892, mcs4_core_n_15894,
       mcs4_core_n_15896, mcs4_core_n_15898, mcs4_core_n_15899,
       mcs4_core_n_15903, mcs4_core_n_15905;
  wire mcs4_core_n_15908, mcs4_core_n_15909, mcs4_core_n_15910,
       mcs4_core_n_15911, mcs4_core_n_15915, mcs4_core_n_15916,
       mcs4_core_n_15919, mcs4_core_n_15929;
  wire mcs4_core_n_15930, mcs4_core_n_15931, mcs4_core_n_15933,
       mcs4_core_n_15940, mcs4_core_n_15942, mcs4_core_n_15944,
       mcs4_core_n_15947, mcs4_core_n_15949;
  wire mcs4_core_n_15954, mcs4_core_n_15955, mcs4_core_n_15956,
       mcs4_core_n_15957, mcs4_core_n_15958, mcs4_core_n_15959,
       mcs4_core_n_15962, mcs4_core_n_15970;
  wire mcs4_core_n_15971, mcs4_core_n_15972, mcs4_core_n_15973,
       mcs4_core_n_15974, mcs4_core_n_15975, mcs4_core_n_15976,
       mcs4_core_n_15977, mcs4_core_n_15978;
  wire mcs4_core_n_15979, mcs4_core_n_15980, mcs4_core_n_15982,
       mcs4_core_n_15983, mcs4_core_n_15985, mcs4_core_n_15997,
       mcs4_core_n_16018, mcs4_core_n_16020;
  wire mcs4_core_n_16023, mcs4_core_n_21867, mcs4_core_n_21871,
       mcs4_core_n_21872, mcs4_core_n_21876, mcs4_core_n_21877,
       mcs4_core_n_21878, mcs4_core_n_21880;
  wire mcs4_core_n_21882, mcs4_core_n_21884, mcs4_core_n_21885,
       mcs4_core_n_21886, mcs4_core_n_21887, mcs4_core_n_21888,
       mcs4_core_n_21889, mcs4_core_n_21891;
  wire mcs4_core_n_21892, mcs4_core_n_21893, mcs4_core_n_21894,
       mcs4_core_n_21895, mcs4_core_n_21896, mcs4_core_n_21897,
       mcs4_core_n_21898, mcs4_core_n_21899;
  wire mcs4_core_n_21900, mcs4_core_n_21901, mcs4_core_n_21902,
       mcs4_core_n_21903, mcs4_core_n_21904, mcs4_core_n_21905,
       mcs4_core_n_21906, mcs4_core_n_21907;
  wire mcs4_core_n_21908, mcs4_core_n_21909, mcs4_core_n_21910,
       mcs4_core_n_21911, mcs4_core_n_21912, mcs4_core_n_21913,
       mcs4_core_n_21914, mcs4_core_n_21915;
  wire mcs4_core_n_21916, mcs4_core_n_21917, mcs4_core_n_21918,
       mcs4_core_n_21919, mcs4_core_n_21920, mcs4_core_n_21921,
       mcs4_core_n_21922, mcs4_core_n_21923;
  wire mcs4_core_n_21924, mcs4_core_n_21925, mcs4_core_n_21926,
       mcs4_core_n_21927, mcs4_core_n_21928, mcs4_core_n_21929,
       mcs4_core_n_21930, mcs4_core_n_21931;
  wire mcs4_core_n_21932, mcs4_core_n_21933, mcs4_core_n_21934,
       mcs4_core_n_21935, mcs4_core_n_21936, mcs4_core_n_21937,
       mcs4_core_n_21938, mcs4_core_n_21939;
  wire mcs4_core_n_21940, mcs4_core_n_21941, mcs4_core_n_21942,
       mcs4_core_n_21943, mcs4_core_n_21944, mcs4_core_n_21945,
       mcs4_core_n_21946, mcs4_core_n_21947;
  wire mcs4_core_n_21948, mcs4_core_n_21949, mcs4_core_n_21950,
       mcs4_core_n_21951, mcs4_core_n_21952, mcs4_core_n_21955,
       mcs4_core_n_21958, mcs4_core_n_21959;
  wire mcs4_core_n_21960, mcs4_core_n_21961, mcs4_core_n_21963,
       mcs4_core_n_21964, mcs4_core_n_21965, mcs4_core_n_21968,
       mcs4_core_n_21969, mcs4_core_n_21970;
  wire mcs4_core_n_21971, mcs4_core_n_21972, mcs4_core_n_21973,
       mcs4_core_n_21974, mcs4_core_n_21975, mcs4_core_n_21978,
       mcs4_core_n_21979, mcs4_core_n_21982;
  wire mcs4_core_n_21985, mcs4_core_n_21986, mcs4_core_n_21987,
       mcs4_core_n_21989, mcs4_core_n_21991, mcs4_core_n_21992,
       mcs4_core_n_21993, mcs4_core_n_21994;
  wire mcs4_core_n_21995, mcs4_core_n_21996, mcs4_core_n_21997,
       mcs4_core_n_21998, mcs4_core_n_22000, mcs4_core_n_22001,
       mcs4_core_n_22003, mcs4_core_n_22004;
  wire mcs4_core_n_22007, mcs4_core_n_22008, mcs4_core_n_22009,
       mcs4_core_n_22010, mcs4_core_n_22011, mcs4_core_n_22012,
       mcs4_core_n_22013, mcs4_core_n_22014;
  wire mcs4_core_n_22015, mcs4_core_n_22016, mcs4_core_n_22017,
       mcs4_core_n_22018, mcs4_core_n_22019, mcs4_core_n_22020,
       mcs4_core_n_22021, mcs4_core_n_22022;
  wire mcs4_core_n_22023, mcs4_core_n_22024, mcs4_core_n_22025,
       mcs4_core_n_22026, mcs4_core_n_22027, mcs4_core_n_22028,
       mcs4_core_n_22029, mcs4_core_n_22030;
  wire mcs4_core_n_22031, mcs4_core_n_22032, mcs4_core_n_22033,
       mcs4_core_n_22034, mcs4_core_n_22035, mcs4_core_n_22036,
       mcs4_core_n_22037, mcs4_core_n_22038;
  wire mcs4_core_n_22039, mcs4_core_n_22040, mcs4_core_n_22041,
       mcs4_core_n_22042, mcs4_core_n_22043, mcs4_core_n_22044,
       mcs4_core_n_22045, mcs4_core_n_22046;
  wire mcs4_core_n_22047, mcs4_core_n_22048, mcs4_core_n_22049,
       mcs4_core_n_22050, mcs4_core_n_22051, mcs4_core_n_22052,
       mcs4_core_n_22053, mcs4_core_n_22054;
  wire mcs4_core_n_22055, mcs4_core_n_22056, mcs4_core_n_22057,
       mcs4_core_n_22058, mcs4_core_n_22059, mcs4_core_n_22060,
       mcs4_core_n_22061, mcs4_core_n_22062;
  wire mcs4_core_n_22063, mcs4_core_n_22064, mcs4_core_n_22065,
       mcs4_core_n_22066, mcs4_core_n_22067, mcs4_core_n_22068,
       mcs4_core_n_22069, mcs4_core_n_22070;
  wire mcs4_core_n_22071, mcs4_core_n_22072, mcs4_core_n_22073,
       mcs4_core_n_22074, mcs4_core_n_22075, mcs4_core_n_22076,
       mcs4_core_n_22077, mcs4_core_n_22078;
  wire mcs4_core_n_22079, mcs4_core_n_22080, mcs4_core_n_22081,
       mcs4_core_n_22082, mcs4_core_n_22083, mcs4_core_n_22084,
       mcs4_core_n_22085, mcs4_core_n_22086;
  wire mcs4_core_n_22087, mcs4_core_n_22088, mcs4_core_n_22089,
       mcs4_core_n_22090, mcs4_core_n_22091, mcs4_core_n_22092,
       mcs4_core_n_22093, mcs4_core_n_22094;
  wire mcs4_core_n_22095, mcs4_core_n_22096, mcs4_core_n_22097,
       mcs4_core_n_22098, mcs4_core_n_22099, mcs4_core_n_22100,
       mcs4_core_n_22101, mcs4_core_n_22102;
  wire mcs4_core_n_22103, mcs4_core_n_22104, mcs4_core_n_22105,
       mcs4_core_n_22106, mcs4_core_n_22107, mcs4_core_n_22108,
       mcs4_core_n_22109, mcs4_core_n_22110;
  wire mcs4_core_n_22111, mcs4_core_n_22112, mcs4_core_n_22113,
       mcs4_core_n_22114, mcs4_core_n_22115, mcs4_core_n_22116,
       mcs4_core_n_22117, mcs4_core_n_22118;
  wire mcs4_core_n_22119, mcs4_core_n_22120, mcs4_core_n_22121,
       mcs4_core_n_22122, mcs4_core_n_22123, mcs4_core_n_22124,
       mcs4_core_n_22125, mcs4_core_n_22126;
  wire mcs4_core_n_22127, mcs4_core_n_22128, mcs4_core_n_22129,
       mcs4_core_n_22130, mcs4_core_n_22132, mcs4_core_n_22134,
       mcs4_core_n_22136, mcs4_core_n_22137;
  wire mcs4_core_n_22138, mcs4_core_n_22140, mcs4_core_n_22141,
       mcs4_core_n_22142, mcs4_core_n_22143, mcs4_core_n_22144,
       mcs4_core_n_22145, mcs4_core_n_22146;
  wire mcs4_core_n_22147, mcs4_core_n_22148, mcs4_core_n_22149,
       mcs4_core_n_22150, mcs4_core_n_22151, mcs4_core_n_22152,
       mcs4_core_n_22153, mcs4_core_n_22154;
  wire mcs4_core_n_22155, mcs4_core_n_22156, mcs4_core_n_22157,
       mcs4_core_n_22158, mcs4_core_n_22159, mcs4_core_n_22160,
       mcs4_core_n_22161, mcs4_core_n_22162;
  wire mcs4_core_n_22163, mcs4_core_n_22164, mcs4_core_n_22165,
       mcs4_core_n_22166, mcs4_core_n_22167, mcs4_core_n_22168,
       mcs4_core_n_22169, mcs4_core_n_22170;
  wire mcs4_core_n_22171, mcs4_core_n_22172, mcs4_core_n_22173,
       mcs4_core_n_22174, mcs4_core_n_22175, mcs4_core_n_22176,
       mcs4_core_n_22177, mcs4_core_n_22178;
  wire mcs4_core_n_22179, mcs4_core_n_22180, mcs4_core_n_22181,
       mcs4_core_n_22182, mcs4_core_n_22183, mcs4_core_n_22184,
       mcs4_core_n_22185, mcs4_core_n_22186;
  wire mcs4_core_n_22187, mcs4_core_n_22188, mcs4_core_n_22189,
       mcs4_core_n_22190, mcs4_core_n_22191, mcs4_core_n_22192,
       mcs4_core_n_22193, mcs4_core_n_22194;
  wire mcs4_core_n_22195, mcs4_core_n_22196, mcs4_core_n_22197,
       mcs4_core_n_22199, mcs4_core_n_22201, mcs4_core_n_22208,
       mcs4_core_n_22216, mcs4_core_n_22224;
  wire mcs4_core_n_22232, mcs4_core_n_22240, mcs4_core_n_22248,
       mcs4_core_n_22256, mcs4_core_n_22264, mcs4_core_n_22279,
       mcs4_core_n_22286, mcs4_core_n_22293;
  wire mcs4_core_n_22301, mcs4_core_n_22309, mcs4_core_n_22317,
       mcs4_core_n_22325, mcs4_core_n_22333, mcs4_core_n_22341,
       mcs4_core_n_22349, mcs4_core_n_22365;
  wire mcs4_core_n_22368, mcs4_core_n_22370, mcs4_core_n_22372,
       mcs4_core_n_22374, mcs4_core_n_22378, mcs4_core_n_22380,
       mcs4_core_n_22383, mcs4_core_n_22389;
  wire mcs4_core_n_22390, mcs4_core_n_22391, mcs4_core_n_22392,
       mcs4_core_n_22393, mcs4_core_n_22399, mcs4_core_n_22400,
       mcs4_core_n_22402, mcs4_core_n_22407;
  wire mcs4_core_n_22408, mcs4_core_n_22411, mcs4_core_n_22414,
       mcs4_core_n_22415, mcs4_core_n_22416, mcs4_core_n_22417,
       mcs4_core_n_22419, mcs4_core_n_22421;
  wire mcs4_core_n_22423, mcs4_core_n_22424, mcs4_core_n_22425,
       mcs4_core_n_22427, mcs4_core_n_22428, mcs4_core_n_22439,
       mcs4_core_n_22444, mcs4_core_n_23431;
  wire mcs4_core_n_23432, mcs4_core_n_23433, mcs4_core_n_23434,
       mcs4_core_n_23435, mcs4_core_n_23436, mcs4_core_n_23437,
       mcs4_core_n_23438, mcs4_core_n_23439;
  wire mcs4_core_n_23440, mcs4_core_n_23441, mcs4_core_n_23442,
       mcs4_core_n_23443, mcs4_core_n_23444, mcs4_core_n_23445,
       mcs4_core_n_23446, mcs4_core_n_23447;
  wire mcs4_core_n_23448, mcs4_core_n_23449, mcs4_core_n_23450,
       mcs4_core_n_23451, mcs4_core_n_23453, mcs4_core_n_23455,
       mcs4_core_n_23456, mcs4_core_n_23457;
  wire mcs4_core_n_23458, mcs4_core_n_23460, mcs4_core_n_23461,
       mcs4_core_n_23462, mcs4_core_n_23464, mcs4_core_n_23465,
       mcs4_core_n_23466, mcs4_core_n_23467;
  wire mcs4_core_n_23469, mcs4_core_n_23470, mcs4_core_n_23471,
       mcs4_core_n_23472, mcs4_core_n_23473, mcs4_core_n_23474,
       mcs4_core_n_23475, mcs4_core_n_23477;
  wire mcs4_core_n_23478, mcs4_core_n_23480, mcs4_core_n_23482,
       mcs4_core_n_23483, mcs4_core_n_23484, mcs4_core_n_23489,
       mcs4_core_n_23490, mcs4_core_n_23491;
  wire mcs4_core_n_23492, mcs4_core_n_23498, mcs4_core_n_23500,
       mcs4_core_n_23503, mcs4_core_n_23506, mcs4_core_n_23508,
       mcs4_core_n_23509, mcs4_core_n_23510;
  wire mcs4_core_n_23511, mcs4_core_n_23513, mcs4_core_n_23515,
       mcs4_core_n_23516, mcs4_core_n_23517, mcs4_core_n_23520,
       mcs4_core_n_23521, mcs4_core_n_23523;
  wire mcs4_core_n_23526, mcs4_core_n_23528, mcs4_core_n_23529,
       mcs4_core_n_23532, mcs4_core_n_23533, mcs4_core_n_23534,
       mcs4_core_n_23535, mcs4_core_n_23537;
  wire mcs4_core_n_23540, mcs4_core_n_23542, mcs4_core_n_23545,
       mcs4_core_n_23548, mcs4_core_n_23549, mcs4_core_n_23551,
       mcs4_core_n_23552, mcs4_core_n_23761;
  wire mcs4_core_n_23763, mcs4_core_n_23764, mcs4_core_n_23765,
       mcs4_core_n_23766, mcs4_core_n_23768, mcs4_core_n_23769,
       mcs4_core_n_23770, mcs4_core_n_23771;
  wire mcs4_core_n_23968, mcs4_core_n_23969, mcs4_core_n_23971,
       mcs4_core_n_23972, mcs4_core_n_23974, mcs4_core_n_23975,
       mcs4_core_n_23977, mcs4_core_n_23979;
  wire mcs4_core_n_23985, mcs4_core_n_23986, mcs4_core_n_23987,
       mcs4_core_n_23990, mcs4_core_n_23992, mcs4_core_n_23997,
       mcs4_core_n_23998, mcs4_core_n_23999;
  wire mcs4_core_n_24001, mcs4_core_n_24005, mcs4_core_n_24006,
       mcs4_core_n_24009, mcs4_core_n_24011, mcs4_core_n_24013,
       mcs4_core_n_24014, mcs4_core_n_24017;
  wire mcs4_core_n_24018, mcs4_core_n_24021, mcs4_core_n_24024,
       mcs4_core_n_24027, mcs4_core_n_24028, mcs4_core_n_24029,
       mcs4_core_n_24030, mcs4_core_n_24034;
  wire mcs4_core_n_24037, mcs4_core_n_24040, mcs4_core_n_24041,
       mcs4_core_n_24043, mcs4_core_n_24045, mcs4_core_n_24048,
       mcs4_core_n_24049, mcs4_core_n_24050;
  wire mcs4_core_n_24051, mcs4_core_n_24052, mcs4_core_n_24056,
       mcs4_core_n_24061, mcs4_core_n_24063, mcs4_core_n_24066,
       mcs4_core_n_24067, mcs4_core_n_24068;
  wire mcs4_core_n_24069, mcs4_core_n_24071, mcs4_core_n_24072,
       mcs4_core_n_24074, mcs4_core_n_24077, mcs4_core_n_24078,
       mcs4_core_n_24079, mcs4_core_n_24080;
  wire mcs4_core_n_24082, mcs4_core_n_24084, mcs4_core_n_24086,
       mcs4_core_n_24088, mcs4_core_n_24090, mcs4_core_n_24092,
       mcs4_core_n_24094, mcs4_core_n_24096;
  wire mcs4_core_n_24098, mcs4_core_n_24100, mcs4_core_n_24102,
       mcs4_core_n_24104, mcs4_core_n_24106, mcs4_core_n_24108,
       mcs4_core_n_24110, mcs4_core_n_24112;
  wire mcs4_core_n_24114, mcs4_core_n_24116, mcs4_core_n_24118,
       mcs4_core_n_24120, mcs4_core_n_24122, mcs4_core_n_24124,
       mcs4_core_n_24126, mcs4_core_n_24128;
  wire mcs4_core_n_24130, mcs4_core_n_24132, mcs4_core_n_24134,
       mcs4_core_n_24136, mcs4_core_n_24138, mcs4_core_n_24140,
       mcs4_core_n_24142, mcs4_core_n_24144;
  wire mcs4_core_n_24146, mcs4_core_n_24148, mcs4_core_n_24150,
       mcs4_core_n_24152, mcs4_core_n_24171, mcs4_core_n_24173,
       mcs4_core_n_24175, mcs4_core_n_24177;
  wire mcs4_core_n_24179, mcs4_core_n_24181, mcs4_core_n_24183,
       mcs4_core_n_24185, mcs4_core_n_24187, mcs4_core_n_24189,
       mcs4_core_n_24191, mcs4_core_n_24193;
  wire mcs4_core_n_24195, mcs4_core_n_24197, mcs4_core_n_24199,
       mcs4_core_n_24201, mcs4_core_n_24203, mcs4_core_n_24205,
       mcs4_core_n_24207, mcs4_core_n_24209;
  wire mcs4_core_n_24211, mcs4_core_n_24213, mcs4_core_n_24215,
       mcs4_core_n_24217, mcs4_core_n_24219, mcs4_core_n_24221,
       mcs4_core_n_24223, mcs4_core_n_24225;
  wire mcs4_core_n_24227, mcs4_core_n_24229, mcs4_core_n_24231,
       mcs4_core_n_24233, mcs4_core_n_24235, mcs4_core_n_24237,
       mcs4_core_n_24239, mcs4_core_n_24241;
  wire mcs4_core_n_24243, mcs4_core_n_24245, mcs4_core_n_24247,
       mcs4_core_n_24249, mcs4_core_n_24251, mcs4_core_n_24253,
       mcs4_core_n_24255, mcs4_core_n_24257;
  wire mcs4_core_n_24259, mcs4_core_n_24260, mcs4_core_n_24311,
       mcs4_core_n_24312, mcs4_core_n_24314, mcs4_core_n_24315,
       mcs4_core_n_24316, mcs4_core_n_24317;
  wire mcs4_core_n_24318, mcs4_core_n_24319, mcs4_core_n_24320,
       mcs4_core_n_24321, mcs4_core_n_24322, mcs4_core_n_24323,
       mcs4_core_n_24324, mcs4_core_n_24325;
  wire mcs4_core_n_24326, mcs4_core_n_24327, mcs4_core_n_24328,
       mcs4_core_n_24329, mcs4_core_n_24330, mcs4_core_n_24331,
       mcs4_core_n_24333, mcs4_core_n_24334;
  wire mcs4_core_n_24339, mcs4_core_n_24344, mcs4_core_n_24349,
       mcs4_core_n_24354, mcs4_core_n_24359, mcs4_core_n_24364,
       mcs4_core_n_24369, mcs4_core_n_24374;
  wire mcs4_core_n_24376, mcs4_core_n_24378, mcs4_core_n_24382,
       mcs4_core_n_24384, mcs4_core_n_24411, mcs4_core_n_24412,
       mcs4_core_n_24415, mcs4_core_n_24417;
  wire mcs4_core_n_24418, mcs4_core_n_24427, mcs4_core_n_24428,
       mcs4_core_n_24429, mcs4_core_n_24430, mcs4_core_n_24431,
       mcs4_core_n_24432, mcs4_core_n_24433;
  wire mcs4_core_n_24434, mcs4_core_n_24435, mcs4_core_n_24436,
       mcs4_core_n_24437, mcs4_core_n_24438, mcs4_core_n_24441,
       mcs4_core_n_24444, mcs4_core_n_24446;
  wire mcs4_core_n_24447, mcs4_core_n_24448, mcs4_core_n_24450,
       mcs4_core_n_24454, mcs4_core_n_24459, mcs4_core_n_24466,
       mcs4_core_n_24467, mcs4_core_n_24469;
  wire mcs4_core_n_24471, mcs4_core_n_24472, mcs4_core_n_24473,
       mcs4_core_n_24474, mcs4_core_n_24476, mcs4_core_n_24477,
       mcs4_core_n_24478, mcs4_core_n_24479;
  wire mcs4_core_n_24484, mcs4_core_n_24485, mcs4_core_n_24487,
       mcs4_core_n_24488, mcs4_core_n_24490, mcs4_core_n_24491,
       mcs4_core_n_24493, mcs4_core_n_24494;
  wire mcs4_core_n_24495, mcs4_core_n_24496, mcs4_core_n_24497,
       mcs4_core_n_24500, mcs4_core_n_24501, mcs4_core_n_24504,
       mcs4_core_n_24507, mcs4_core_n_24509;
  wire mcs4_core_n_24558, mcs4_core_n_24559, mcs4_core_n_24560,
       mcs4_core_n_24561, mcs4_core_n_24562, mcs4_core_n_24563,
       mcs4_core_n_24564, mcs4_core_n_24570;
  wire mcs4_core_n_24576, mcs4_core_n_24582, mcs4_core_n_24590,
       mcs4_core_n_24592, mcs4_core_n_24594, mcs4_core_n_24596,
       mcs4_core_n_24597, mcs4_core_n_24598;
  wire mcs4_core_n_24599, mcs4_core_n_24600, mcs4_core_n_24601,
       mcs4_core_n_24602, mcs4_core_n_24604, mcs4_core_n_24606,
       mcs4_core_n_24608, mcs4_core_n_24609;
  wire mcs4_core_n_24610, mcs4_core_n_24639, mcs4_core_n_24640,
       mcs4_core_n_24641, mcs4_core_n_24642, mcs4_core_n_24643,
       mcs4_core_n_24644, mcs4_core_n_24645;
  wire mcs4_core_n_24646, mcs4_core_n_24648, mcs4_core_n_24650,
       mcs4_core_n_24652, mcs4_core_n_24654, mcs4_core_n_24656,
       mcs4_core_n_24658, mcs4_core_n_24672;
  wire mcs4_core_n_24673, mcs4_core_n_24674, mcs4_core_n_24675,
       mcs4_core_n_24676, mcs4_core_n_24677, mcs4_core_n_24678,
       mcs4_core_n_24679, mcs4_core_n_24680;
  wire mcs4_core_n_24681, mcs4_core_n_24682, mcs4_core_n_24683,
       mcs4_core_n_24686, mcs4_core_n_24688, mcs4_core_n_24689,
       mcs4_core_n_24690, mcs4_core_n_24692;
  wire mcs4_core_n_24693, mcs4_core_n_24694, mcs4_core_n_24695,
       mcs4_core_n_24696, mcs4_core_n_24698, mcs4_core_n_24699,
       mcs4_core_n_24704, mcs4_core_n_24706;
  wire mcs4_core_n_24708, mcs4_core_n_24709, mcs4_core_n_24711,
       mcs4_core_n_24714, mcs4_core_n_24716, mcs4_core_n_24718,
       mcs4_core_n_24727, mcs4_core_n_24729;
  wire mcs4_core_n_24731, mcs4_core_n_24732, mcs4_core_n_24734,
       mcs4_core_n_24735, mcs4_core_n_24737, mcs4_core_n_24738,
       mcs4_core_n_24739, mcs4_core_n_24740;
  wire mcs4_core_n_24744, mcs4_core_n_24753, mcs4_core_n_24754,
       mcs4_core_n_24755, mcs4_core_n_24756, mcs4_core_n_24757,
       mcs4_core_n_24758, mcs4_core_n_24759;
  wire mcs4_core_n_24761, mcs4_core_n_24763, mcs4_core_n_24765,
       mcs4_core_n_24767, mcs4_core_n_24768, mcs4_core_n_24769,
       mcs4_core_n_24770, mcs4_core_n_24771;
  wire mcs4_core_n_24773, mcs4_core_n_24775, mcs4_core_n_24776,
       mcs4_core_n_24777, mcs4_core_n_24778, mcs4_core_n_24782,
       mcs4_core_n_24784, mcs4_core_n_24786;
  wire mcs4_core_n_24787, mcs4_core_n_24788, mcs4_core_n_24791,
       mcs4_core_n_24794, mcs4_core_n_24795, mcs4_core_n_24799,
       mcs4_core_n_24800, mcs4_core_n_24802;
  wire mcs4_core_n_24804, mcs4_core_n_24820, mcs4_core_n_24821,
       mcs4_core_n_24822, mcs4_core_n_24823, mcs4_core_n_24824,
       mcs4_core_n_24825, mcs4_core_n_24826;
  wire mcs4_core_n_24827, mcs4_core_n_24832, mcs4_core_n_24836,
       mcs4_core_n_24840, mcs4_core_n_24848, mcs4_core_n_24852,
       mcs4_core_n_24856, mcs4_core_n_24858;
  wire mcs4_core_n_24860, mcs4_core_n_24862, mcs4_core_n_24863,
       mcs4_core_n_24865, mcs4_core_n_24867, mcs4_core_n_24870,
       mcs4_core_n_24871, mcs4_core_n_24872;
  wire mcs4_core_n_24873, mcs4_core_n_24876, mcs4_core_n_24879,
       mcs4_core_n_24881, mcs4_core_n_24882, mcs4_core_n_24889,
       mcs4_core_n_24890, mcs4_core_n_24892;
  wire mcs4_core_n_24893, mcs4_core_n_24894, mcs4_core_n_24895,
       mcs4_core_n_24896, mcs4_core_n_24897, mcs4_core_n_24898,
       mcs4_core_n_24899, mcs4_core_n_24900;
  wire mcs4_core_n_24901, mcs4_core_n_24903, mcs4_core_n_24904,
       mcs4_core_n_24905, mcs4_core_n_24912, mcs4_core_n_24914,
       mcs4_core_n_24915, mcs4_core_n_24918;
  wire mcs4_core_n_24920, mcs4_core_n_24921, mcs4_core_n_24923,
       mcs4_core_n_24924, mcs4_core_n_24927, mcs4_core_n_24931,
       mcs4_core_n_24933, mcs4_core_n_24941;
  wire mcs4_core_n_24942, mcs4_core_n_24943, mcs4_core_n_24944,
       mcs4_core_n_24946, mcs4_core_n_24948, mcs4_core_n_24949,
       mcs4_core_n_24952, mcs4_core_n_24956;
  wire mcs4_core_n_24959, mcs4_core_n_24962, mcs4_core_n_24965,
       mcs4_core_n_24968, mcs4_core_n_24970, mcs4_core_n_24972,
       mcs4_core_n_24977, mcs4_core_n_24978;
  wire mcs4_core_n_24980, mcs4_core_n_24982, mcs4_core_n_24984,
       mcs4_core_n_24985, mcs4_core_n_24986, mcs4_core_n_24987,
       mcs4_core_n_24989, mcs4_core_n_24990;
  wire mcs4_core_n_24991, mcs4_core_n_24995, mcs4_core_n_24996,
       mcs4_core_n_24998, mcs4_core_n_24999, mcs4_core_n_25002,
       mcs4_core_n_25003, mcs4_core_n_25049;
  wire mcs4_core_n_25050, mcs4_core_n_25051, mcs4_core_n_25052,
       mcs4_core_n_25053, mcs4_core_n_25055, mcs4_core_n_25056,
       mcs4_core_n_25057, mcs4_core_n_25058;
  wire mcs4_core_n_25059, mcs4_core_n_25060, mcs4_core_n_25061,
       mcs4_core_n_25063, mcs4_core_n_25064, mcs4_core_n_25065,
       mcs4_core_n_25066, mcs4_core_n_25067;
  wire mcs4_core_n_25068, mcs4_core_n_25069, mcs4_core_n_25070,
       mcs4_core_n_25071, mcs4_core_n_25072, mcs4_core_n_25073,
       mcs4_core_n_25077, mcs4_core_n_25079;
  wire mcs4_core_n_25080, mcs4_core_n_25082, mcs4_core_n_25084,
       mcs4_core_n_25085, mcs4_core_n_25086, mcs4_core_n_25089,
       mcs4_core_n_25092, mcs4_core_n_25095;
  wire mcs4_core_n_25113, mcs4_core_n_25118, mcs4_core_n_25145,
       mcs4_core_n_25146, mcs4_core_n_25147, mcs4_core_n_25148,
       mcs4_core_n_25149, mcs4_core_n_25151;
  wire mcs4_core_n_25153, mcs4_core_n_25155, mcs4_core_n_25157,
       mcs4_core_n_25158, mcs4_core_n_25159, mcs4_core_n_25160,
       mcs4_core_n_25162, mcs4_core_n_25164;
  wire mcs4_core_n_25171, mcs4_core_n_25172, mcs4_core_n_25173,
       mcs4_core_n_25174, mcs4_core_n_25175, mcs4_core_n_25177,
       mcs4_core_n_25178, mcs4_core_n_25179;
  wire mcs4_core_n_25182, mcs4_core_n_25184, mcs4_core_n_25185,
       mcs4_core_n_25186, mcs4_core_n_25187, mcs4_core_n_25189,
       mcs4_core_n_25191, mcs4_core_n_25195;
  wire mcs4_core_n_25203, mcs4_core_n_25204, mcs4_core_n_25205,
       mcs4_core_n_25206, mcs4_core_n_25207, mcs4_core_n_25208,
       mcs4_core_n_25209, mcs4_core_n_25210;
  wire mcs4_core_n_25211, mcs4_core_n_25212, mcs4_core_n_25213,
       mcs4_core_n_25214, mcs4_core_n_25218, mcs4_core_n_25222,
       mcs4_core_n_25226, mcs4_core_n_25230;
  wire mcs4_core_n_25234, mcs4_core_n_25242, mcs4_core_n_25274,
       mcs4_core_n_25275, mcs4_core_n_25283, mcs4_core_n_25315,
       mcs4_core_n_25316, mcs4_core_n_25324;
  wire mcs4_core_n_25356, mcs4_core_n_25357, mcs4_core_n_25359,
       mcs4_core_n_25360, mcs4_core_n_25362, mcs4_core_n_25363,
       mcs4_core_n_25368, mcs4_core_n_25369;
  wire mcs4_core_n_25370, mcs4_core_n_25371, mcs4_core_n_25372,
       mcs4_core_n_25373, mcs4_core_n_25374, mcs4_core_n_25375,
       mcs4_core_n_25377, mcs4_core_n_25378;
  wire mcs4_core_n_25380, mcs4_core_n_25381, mcs4_core_n_25382,
       mcs4_core_n_25386, mcs4_core_n_25390, mcs4_core_n_25394,
       mcs4_core_n_25398, mcs4_core_n_25402;
  wire mcs4_core_n_25406, mcs4_core_n_25446, mcs4_core_n_25447,
       mcs4_core_n_25448, mcs4_core_n_25450, mcs4_core_n_25452,
       mcs4_core_n_25454, mcs4_core_n_25455;
  wire mcs4_core_n_25458, mcs4_core_n_25465, mcs4_core_n_25510,
       mcs4_core_n_25570, mcs4_core_n_25695, mcs4_core_n_25723,
       mcs4_core_n_25757, mcs4_core_n_25761;
  wire mcs4_core_n_25780, mcs4_core_n_25796, mcs4_core_n_25798,
       mcs4_core_n_25800, mcs4_core_n_25802, mcs4_core_n_25805,
       mcs4_core_n_25815, mcs4_core_n_25827;
  wire mcs4_core_n_25837, mcs4_core_n_25839, mcs4_core_n_25841,
       mcs4_core_n_25855, mcs4_core_n_25857, mcs4_core_n_25874,
       mcs4_core_n_25876, mcs4_core_n_25878;
  wire mcs4_core_n_25879, mcs4_core_n_25883, mcs4_core_n_25887,
       mcs4_core_n_25888, mcs4_core_n_25902, mcs4_core_n_26041,
       mcs4_core_n_26048, mcs4_core_n_26115;
  wire mcs4_core_n_26207, mcs4_core_n_26213, mcs4_core_n_26225,
       mcs4_core_n_26236, mcs4_core_n_26239, mcs4_core_n_26241,
       mcs4_core_n_26267, mcs4_core_n_26268;
  wire mcs4_core_n_26271, mcs4_core_n_26276, mcs4_core_n_26278,
       mcs4_core_n_26280, mcs4_core_n_26282, mcs4_core_n_26284,
       mcs4_core_n_26286, mcs4_core_n_26302;
  wire mcs4_core_n_26310, mcs4_core_n_26324, mcs4_core_n_26330,
       mcs4_core_n_26332, mcs4_core_n_26334, mcs4_core_n_26335,
       mcs4_core_n_26351, mcs4_core_n_26354;
  wire mcs4_core_n_26360, mcs4_core_n_26365, mcs4_core_ram_0_a12,
       mcs4_core_ram_0_io, mcs4_core_ram_0_m12, mcs4_core_ram_0_m22,
       mcs4_core_ram_0_n_3486, mcs4_core_ram_0_n_3559;
  wire mcs4_core_ram_0_n_3561, mcs4_core_ram_0_n_3562,
       mcs4_core_ram_0_n_3563, mcs4_core_ram_0_n_3566,
       mcs4_core_ram_0_n_12353, mcs4_core_ram_0_ram_sel,
       mcs4_core_ram_0_src_ram_sel,
       mcs4_core_ram_0_timing_recovery_a_53;
  wire mcs4_core_ram_0_timing_recovery_a_54,
       mcs4_core_ram_0_timing_recovery_a_55,
       mcs4_core_ram_0_timing_recovery_a_62,
       mcs4_core_ram_0_timing_recovery_a_63,
       mcs4_core_ram_0_timing_recovery_m_56,
       mcs4_core_ram_0_timing_recovery_m_57,
       mcs4_core_ram_0_timing_recovery_x_58,
       mcs4_core_ram_0_timing_recovery_x_59;
  wire mcs4_core_ram_0_timing_recovery_x_60,
       mcs4_core_ram_0_timing_recovery_x_66, mcs4_core_ram_0_x22,
       mcs4_core_ram_0_x32, mcs4_core_rom_0_m12, mcs4_core_rom_0_m22,
       mcs4_core_rom_0_n_198, mcs4_core_rom_0_n_199;
  wire mcs4_core_rom_0_srcff, mcs4_core_rom_0_timing_recovery_a_53,
       mcs4_core_rom_0_timing_recovery_a_54,
       mcs4_core_rom_0_timing_recovery_a_55,
       mcs4_core_rom_0_timing_recovery_a_62,
       mcs4_core_rom_0_timing_recovery_x_58,
       mcs4_core_rom_0_timing_recovery_x_66, mcs4_core_rom_0_x21;
  wire mcs4_core_rom_0_x22, mcs4_core_rom_1_a12, mcs4_core_rom_1_a32,
       mcs4_core_rom_1_chipsel, mcs4_core_rom_1_extbusdrive,
       mcs4_core_rom_1_m11, mcs4_core_rom_1_m21, mcs4_core_rom_1_n_205;
  wire mcs4_core_rom_1_n_206, mcs4_core_rom_1_srcff,
       mcs4_core_shiftreg_cp_delayed, mcs4_core_sync_pad, n_35, n_36,
       n_37, n_38;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_58, n_59, n_60, n_61, n_62, n_65, n_66, n_67;
  wire n_68, n_69, n_71, n_72, n_73, n_74, n_75, n_76;
  wire n_77, n_78, n_79, poc_pad_w, sysclk_w;
  assign mcs4_core_data_out[2] = 1'b0;
  assign mcs4_core_data_out[3] = 1'b0;
  assign mcs4_core_data_out[1] = 1'b0;
  PADDI pad_clear_pad(.PAD (clear_pad), .Y (clear_pad_w));
  PADDO pad_io_pad0(.A (io_pad_w[0]), .PAD (io_pad[0]));
  PADDO pad_io_pad1(.A (io_pad_w[1]), .PAD (io_pad[1]));
  PADDO pad_io_pad2(.A (io_pad_w[2]), .PAD (io_pad[2]));
  PADDO pad_io_pad3(.A (io_pad_w[3]), .PAD (io_pad[3]));
  PADDO pad_io_pad4(.A (io_pad_w[4]), .PAD (io_pad[4]));
  PADDO pad_io_pad5(.A (io_pad_w[5]), .PAD (io_pad[5]));
  PADDO pad_io_pad6(.A (io_pad_w[6]), .PAD (io_pad[6]));
  PADDO pad_io_pad7(.A (io_pad_w[7]), .PAD (io_pad[7]));
  PADDO pad_p_out0(.A (p_out_w[0]), .PAD (p_out[0]));
  PADDO pad_p_out1(.A (p_out_w[1]), .PAD (p_out[1]));
  PADDO pad_p_out2(.A (p_out_w[2]), .PAD (p_out[2]));
  PADDO pad_p_out3(.A (p_out_w[3]), .PAD (p_out[3]));
  PADDO pad_p_out4(.A (p_out_w[4]), .PAD (p_out[4]));
  PADDO pad_p_out5(.A (p_out_w[5]), .PAD (p_out[5]));
  PADDO pad_p_out6(.A (p_out_w[6]), .PAD (p_out[6]));
  PADDO pad_p_out7(.A (p_out_w[7]), .PAD (p_out[7]));
  PADDO pad_p_out8(.A (p_out_w[8]), .PAD (p_out[8]));
  PADDO pad_p_out9(.A (p_out_w[9]), .PAD (p_out[9]));
  PADDI pad_poc_pad(.PAD (poc_pad), .Y (poc_pad_w));
  PADDI pad_sysclk(.PAD (sysclk), .Y (sysclk_w));
  PADVDD pad_vdd0(.VDD (VDD));
  PADVDD pad_vdd1(.VDD (VDD));
  PADVDDIOR pad_vdd_ior(.VDD (VDD_IOR));
  PADVSS pad_vss(.VSS (VSS));
  PADVSSIOR pad_vss_ior(.VSS (VSS_IOR));
  INVX1 mcs4_core_g17561(.A (mcs4_core_i4004_id_board_n_399), .Y
       (mcs4_core_n_15052));
  CLKINVX6 mcs4_core_g17562(.A (mcs4_core_i4004_tio_board_n0700), .Y
       (mcs4_core_data_dir));
  AND4X4 mcs4_core_g18148__2398(.A (mcs4_core_n_15452), .B
       (mcs4_core_i4004_id_board_n_305), .C
       (mcs4_core_i4004_id_board_tcc), .D (mcs4_core_n_15387), .Y
       (mcs4_core_data_dir));
  AND4X1 mcs4_core_g18149__5107(.A (mcs4_core_i4004_id_board_iac), .B
       (mcs4_core_i4004_id_board_n_44), .C
       (mcs4_core_i4004_id_board_n_46), .D (n_54), .Y
       (mcs4_core_n_15387));
  AND2X4 mcs4_core_g18150__6260(.A (mcs4_core_rom_1_extbusdrive), .B
       (mcs4_core_n_15018), .Y (mcs4_core_data_dir));
  AND2X4 mcs4_core_g18151__4319(.A (mcs4_core_sync_pad), .B
       (mcs4_core_cmrom_pad), .Y (mcs4_core_n_15018));
  NOR2X4 mcs4_core_g18152__8428(.A (mcs4_core_i4004_poc), .B
       (mcs4_core_i4004_com_n), .Y (mcs4_core_cmrom_pad));
  NOR2BX2 mcs4_core_g18153__5526(.AN (mcs4_core_n_15401), .B
       (mcs4_core_i4004_id_board_n_443), .Y (mcs4_core_i4004_com_n));
  AND2X1 mcs4_core_g18156__6783(.A (mcs4_core_n_15404), .B
       (mcs4_core_n_15417), .Y (mcs4_core_n_15401));
  AND4X4 mcs4_core_g18157__3680(.A (mcs4_core_ram_0_opa[3]), .B
       (mcs4_core_ram_0_io), .C (mcs4_core_n_15438), .D
       (mcs4_core_n_15435), .Y (mcs4_core_data_dir));
  NAND3BX2 mcs4_core_g18158__1617(.AN (mcs4_core_i4004_id_board_n_332),
       .B (mcs4_core_i4004_id_board_n_447), .C
       (mcs4_core_i4004_id_board_opa[0]), .Y (mcs4_core_n_15404));
  OR3X1 mcs4_core_g18159__2802(.A (mcs4_core_n_15462), .B
       (mcs4_core_n_15436), .C (mcs4_core_i4004_ope_n), .Y
       (mcs4_core_i4004_id_board_tcc));
  OA21X1 mcs4_core_g18160__1705(.A0 (mcs4_core_i4004_id_board_n_403),
       .A1 (mcs4_core_i4004_ope_n), .B0 (n_35), .Y (mcs4_core_n_15410));
  OR4X1 mcs4_core_g18161__5122(.A (mcs4_core_i4004_id_board_opa[0]), .B
       (mcs4_core_n_15458), .C (mcs4_core_i4004_id_board_n_399), .D
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_i4004_id_board_iac));
  OR4X1 mcs4_core_g18162__8246(.A (mcs4_core_i4004_id_board_opa[0]), .B
       (mcs4_core_i4004_id_board_opa[1]), .C (mcs4_core_n_15467), .D
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_i4004_id_board_n_44));
  OR4X1 mcs4_core_g18163__7098(.A (mcs4_core_n_15460), .B
       (mcs4_core_n_15462), .C (mcs4_core_i4004_id_board_n_119), .D
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_i4004_id_board_n_46));
  NAND2BX1 mcs4_core_g18164__6131(.AN (mcs4_core_i4004_id_board_n_408),
       .B (mcs4_core_i4004_id_board_n_445), .Y (mcs4_core_n_15417));
  OR2X1 mcs4_core_g18165__1881(.A (mcs4_core_n_15460), .B
       (mcs4_core_i4004_id_board_n_408), .Y
       (mcs4_core_i4004_id_board_n_36));
  OR2X2 mcs4_core_g18166__5115(.A (mcs4_core_i4004_id_board_n_386), .B
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_i4004_id_board_n_41));
  OR4X1 mcs4_core_g18167__7482(.A (mcs4_core_i4004_id_board_opr[3]), .B
       (mcs4_core_i4004_id_board_opr[2]), .C
       (mcs4_core_i4004_id_board_opr[0]), .D (mcs4_core_n_15455), .Y
       (mcs4_core_i4004_id_board_n_332));
  OR4X1 mcs4_core_g18168__4733(.A (mcs4_core_i4004_id_board_opa[2]), .B
       (mcs4_core_n_15460), .C (mcs4_core_n_15462), .D
       (mcs4_core_n_15458), .Y (mcs4_core_i4004_id_board_n_386));
  OR3X2 mcs4_core_g18169__6161(.A (mcs4_core_i4004_tio_board_n_113), .B
       (mcs4_core_i4004_poc), .C (mcs4_core_n_15447), .Y
       (mcs4_core_i4004_tio_board_n0700));
  OR3X2 mcs4_core_g18170__9315(.A (mcs4_core_i4004_id_board_opr[0]), .B
       (mcs4_core_n_15455), .C (mcs4_core_n_15440), .Y
       (mcs4_core_i4004_id_board_n_408));
  OR3X4 mcs4_core_g18171__9945(.A (mcs4_core_n_15454), .B
       (mcs4_core_n_15455), .C (mcs4_core_n_15440), .Y
       (mcs4_core_i4004_ope_n));
  OR2X1 mcs4_core_g18172__2883(.A (mcs4_core_i4004_id_board_opa[0]), .B
       (mcs4_core_i4004_id_board_n_119), .Y
       (mcs4_core_i4004_id_board_n_403));
  OR2X1 mcs4_core_g18173__2346(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (mcs4_core_n_15440), .Y (mcs4_core_i4004_id_board_n_305));
  NAND2X1 mcs4_core_g18174__1666(.A (mcs4_core_ram_0_opa[1]), .B
       (mcs4_core_n_15441), .Y (mcs4_core_n_15435));
  OR3X1 mcs4_core_g18175__7410(.A (mcs4_core_i4004_id_board_opa[3]), .B
       (mcs4_core_n_15467), .C (mcs4_core_n_15458), .Y
       (mcs4_core_n_15436));
  CLKINVX4 mcs4_core_g18176(.A (mcs4_core_ram_0_n_12353), .Y
       (mcs4_core_n_15438));
  NOR2X1 mcs4_core_g18177__6417(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_ram_0_opa[0]), .Y (mcs4_core_n_15441));
  NAND2X2 mcs4_core_g18178__5477(.A (mcs4_core_ram_0_ram_sel), .B
       (mcs4_core_ram_0_x22), .Y (mcs4_core_ram_0_n_12353));
  NAND2X2 mcs4_core_g18179__2398(.A (mcs4_core_i4004_id_board_opr[3]),
       .B (mcs4_core_i4004_id_board_opr[2]), .Y (mcs4_core_n_15440));
  NOR2BX1 mcs4_core_g18180__5107(.AN (mcs4_core_i4004_tio_board_L), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15447));
  OR2X1 mcs4_core_g18182__6260(.A (mcs4_core_i4004_id_board_opa[2]), .B
       (mcs4_core_i4004_id_board_opa[3]), .Y
       (mcs4_core_i4004_id_board_n_399));
  OR2X1 mcs4_core_g18183__4319(.A (mcs4_core_i4004_id_board_opa[2]), .B
       (mcs4_core_i4004_id_board_opa[1]), .Y
       (mcs4_core_i4004_id_board_n_119));
  INVX2 mcs4_core_g18186(.A (mcs4_core_i4004_id_board_opr[1]), .Y
       (mcs4_core_n_15455));
  INVX2 mcs4_core_g18187(.A (mcs4_core_i4004_id_board_opa[1]), .Y
       (mcs4_core_n_15458));
  INVX2 mcs4_core_g18188(.A (mcs4_core_i4004_id_board_opa[3]), .Y
       (mcs4_core_n_15460));
  AND2XL mcs4_core_g25731__8428(.A (mcs4_core_data_dir), .B
       (mcs4_core_n_21867), .Y (mcs4_core_data_out[1]));
  OAI22XL mcs4_core_g25732__5526(.A0 (mcs4_core_n_22439), .A1
       (mcs4_core_n_21871), .B0 (mcs4_core_n_22411), .B1
       (mcs4_core_n_21892), .Y (mcs4_core_data_out[3]));
  OAI21X1 mcs4_core_g25733__6783(.A0 (mcs4_core_n_22419), .A1
       (mcs4_core_n_21900), .B0 (mcs4_core_n_21872), .Y
       (mcs4_core_n_21867));
  OAI22XL mcs4_core_g25734__3680(.A0 (mcs4_core_n_22439), .A1
       (mcs4_core_n_21877), .B0 (mcs4_core_n_22411), .B1
       (mcs4_core_n_21888), .Y (mcs4_core_data_out[0]));
  OA21X1 mcs4_core_g25735__1617(.A0 (mcs4_core_n_22425), .A1
       (mcs4_core_n_21897), .B0 (n_55), .Y (mcs4_core_n_21871));
  OA21X1 mcs4_core_g25736__2802(.A0 (mcs4_core_n_22425), .A1
       (mcs4_core_n_21901), .B0 (mcs4_core_n_21876), .Y
       (mcs4_core_n_21872));
  OAI22XL mcs4_core_g25737__1705(.A0 (mcs4_core_n_22439), .A1
       (mcs4_core_n_21880), .B0 (mcs4_core_n_22411), .B1
       (mcs4_core_n_21889), .Y (mcs4_core_data_out[2]));
  AND3XL mcs4_core_g25739__5122(.A (mcs4_core_n_21959), .B
       (mcs4_core_n_21958), .C (mcs4_core_n_21882), .Y
       (mcs4_core_n_21876));
  NOR2BX1 mcs4_core_g25740__8246(.AN (mcs4_core_n_21950), .B
       (mcs4_core_n_21878), .Y (mcs4_core_n_21877));
  OAI21X1 mcs4_core_g25741__7098(.A0 (mcs4_core_n_22419), .A1
       (mcs4_core_n_21898), .B0 (mcs4_core_n_21884), .Y
       (mcs4_core_n_21878));
  AOI2BB1X1 mcs4_core_g25742__6131(.A0N (mcs4_core_n_22428), .A1N
       (mcs4_core_n_21899), .B0 (mcs4_core_n_21886), .Y
       (mcs4_core_n_21880));
  OA22X1 mcs4_core_g25744__1881(.A0 (mcs4_core_n_22424), .A1
       (mcs4_core_n_21903), .B0 (mcs4_core_n_22428), .B1
       (mcs4_core_n_21911), .Y (mcs4_core_n_21882));
  AND2X1 mcs4_core_g25745__5115(.A (mcs4_core_n_21891), .B
       (mcs4_core_n_21951), .Y (mcs4_core_n_21884));
  OA22X1 mcs4_core_g25746__7482(.A0 (mcs4_core_n_22419), .A1
       (mcs4_core_n_21896), .B0 (mcs4_core_n_22428), .B1
       (mcs4_core_n_21908), .Y (mcs4_core_n_21885));
  OAI21X1 mcs4_core_g25747__4733(.A0 (mcs4_core_n_22419), .A1
       (mcs4_core_n_21902), .B0 (mcs4_core_n_21887), .Y
       (mcs4_core_n_21886));
  AO21X1 mcs4_core_g25748__6161(.A0 (mcs4_core_n_21974), .A1
       (mcs4_core_n_21910), .B0 (mcs4_core_n_22425), .Y
       (mcs4_core_n_21887));
  AOI21X1 mcs4_core_g25749__9315(.A0
       (\mcs4_core_ram_0_ram0_ram_array[16] [0]), .A1
       (mcs4_core_n_22286), .B0 (mcs4_core_n_21893), .Y
       (mcs4_core_n_21888));
  AOI21X1 mcs4_core_g25750__9945(.A0
       (\mcs4_core_ram_0_ram0_ram_array[16] [2]), .A1
       (mcs4_core_n_22286), .B0 (mcs4_core_n_21895), .Y
       (mcs4_core_n_21889));
  AOI21X1 mcs4_core_g25751__2883(.A0 (mcs4_core_n_22427), .A1
       (mcs4_core_n_21909), .B0 (mcs4_core_n_21904), .Y
       (mcs4_core_n_21891));
  AOI21X1 mcs4_core_g25752__2346(.A0
       (\mcs4_core_ram_0_ram0_ram_array[16] [3]), .A1
       (mcs4_core_n_22286), .B0 (mcs4_core_n_21894), .Y
       (mcs4_core_n_21892));
  NAND2BX1 mcs4_core_g25753__1666(.AN (mcs4_core_n_21922), .B
       (mcs4_core_n_21905), .Y (mcs4_core_n_21893));
  NAND2BX1 mcs4_core_g25754__7410(.AN (mcs4_core_n_21920), .B
       (mcs4_core_n_21907), .Y (mcs4_core_n_21894));
  NAND2BX1 mcs4_core_g25755__6417(.AN (mcs4_core_n_21927), .B
       (mcs4_core_n_21906), .Y (mcs4_core_n_21895));
  AND4X1 mcs4_core_g25756__5477(.A (mcs4_core_n_22001), .B
       (mcs4_core_n_21998), .C (mcs4_core_n_21923), .D
       (mcs4_core_n_21921), .Y (mcs4_core_n_21896));
  AND4X1 mcs4_core_g25757__2398(.A (mcs4_core_n_22026), .B
       (mcs4_core_n_22019), .C (mcs4_core_n_21928), .D
       (mcs4_core_n_21925), .Y (mcs4_core_n_21897));
  AND4X1 mcs4_core_g25758__5107(.A (mcs4_core_n_22027), .B
       (mcs4_core_n_22025), .C (mcs4_core_n_21926), .D
       (mcs4_core_n_21924), .Y (mcs4_core_n_21898));
  AND4X1 mcs4_core_g25759__6260(.A (mcs4_core_n_22075), .B
       (mcs4_core_n_22070), .C (mcs4_core_n_21932), .D
       (mcs4_core_n_21929), .Y (mcs4_core_n_21899));
  AND4X1 mcs4_core_g25760__4319(.A (mcs4_core_n_22076), .B
       (mcs4_core_n_22078), .C (mcs4_core_n_21931), .D
       (mcs4_core_n_21930), .Y (mcs4_core_n_21900));
  AND4X1 mcs4_core_g25761__8428(.A (mcs4_core_n_22095), .B
       (mcs4_core_n_22094), .C (mcs4_core_n_21934), .D
       (mcs4_core_n_21933), .Y (mcs4_core_n_21901));
  AND4X1 mcs4_core_g25762__5526(.A (mcs4_core_n_22108), .B
       (mcs4_core_n_22104), .C (mcs4_core_n_21935), .D
       (mcs4_core_n_21936), .Y (mcs4_core_n_21902));
  AND4X1 mcs4_core_g25763__6783(.A (mcs4_core_n_22012), .B
       (mcs4_core_n_22124), .C (mcs4_core_n_21918), .D
       (mcs4_core_n_21917), .Y (mcs4_core_n_21903));
  AOI21X1 mcs4_core_g25764__3680(.A0 (mcs4_core_n_21914), .A1
       (mcs4_core_n_21913), .B0 (mcs4_core_n_22425), .Y
       (mcs4_core_n_21904));
  AND4X1 mcs4_core_g25765__1617(.A (mcs4_core_n_22147), .B
       (mcs4_core_n_22016), .C (mcs4_core_n_22014), .D
       (mcs4_core_n_21940), .Y (mcs4_core_n_21905));
  AND4X1 mcs4_core_g25766__2802(.A (mcs4_core_n_22168), .B
       (mcs4_core_n_22056), .C (mcs4_core_n_22051), .D
       (mcs4_core_n_21944), .Y (mcs4_core_n_21906));
  AND4X1 mcs4_core_g25767__1705(.A (mcs4_core_n_22196), .B
       (mcs4_core_n_22088), .C (mcs4_core_n_22121), .D
       (mcs4_core_n_21939), .Y (mcs4_core_n_21907));
  AND4X1 mcs4_core_g25768__5122(.A (mcs4_core_n_22111), .B
       (mcs4_core_n_22117), .C (mcs4_core_n_22107), .D
       (mcs4_core_n_21915), .Y (mcs4_core_n_21908));
  NAND2X1 mcs4_core_g25769__8246(.A (mcs4_core_n_21941), .B
       (mcs4_core_n_21912), .Y (mcs4_core_n_21909));
  AND4X1 mcs4_core_g25770__7098(.A (mcs4_core_n_21997), .B
       (mcs4_core_n_21985), .C (mcs4_core_n_21938), .D
       (mcs4_core_n_21919), .Y (mcs4_core_n_21910));
  AND4X1 mcs4_core_g25771__6131(.A (mcs4_core_n_22032), .B
       (mcs4_core_n_22113), .C (mcs4_core_n_22110), .D
       (mcs4_core_n_21916), .Y (mcs4_core_n_21911));
  AND4X1 mcs4_core_g25772__1881(.A (mcs4_core_n_22052), .B
       (mcs4_core_n_22054), .C (mcs4_core_n_22049), .D
       (mcs4_core_n_21946), .Y (mcs4_core_n_21912));
  AND4X1 mcs4_core_g25773__5115(.A (mcs4_core_n_22063), .B
       (mcs4_core_n_22061), .C (mcs4_core_n_22059), .D
       (mcs4_core_n_21945), .Y (mcs4_core_n_21913));
  AND4X1 mcs4_core_g25774__7482(.A (mcs4_core_n_22068), .B
       (mcs4_core_n_22067), .C (mcs4_core_n_22071), .D
       (mcs4_core_n_21948), .Y (mcs4_core_n_21914));
  AND4X1 mcs4_core_g25775__4733(.A (mcs4_core_n_21979), .B
       (mcs4_core_n_22125), .C (mcs4_core_n_21968), .D
       (mcs4_core_n_21947), .Y (mcs4_core_n_21915));
  AND4X1 mcs4_core_g25776__6161(.A (mcs4_core_n_22118), .B
       (mcs4_core_n_22115), .C (mcs4_core_n_22116), .D
       (mcs4_core_n_21949), .Y (mcs4_core_n_21916));
  AND4X1 mcs4_core_g25777__9315(.A (mcs4_core_n_21970), .B
       (mcs4_core_n_21994), .C (mcs4_core_n_21971), .D
       (mcs4_core_n_21961), .Y (mcs4_core_n_21917));
  AND4X1 mcs4_core_g25778__9945(.A (mcs4_core_n_21978), .B
       (mcs4_core_n_21975), .C (mcs4_core_n_21982), .D
       (mcs4_core_n_21972), .Y (mcs4_core_n_21918));
  AND4X1 mcs4_core_g25779__2883(.A (mcs4_core_n_21993), .B
       (mcs4_core_n_21986), .C (mcs4_core_n_21995), .D
       (mcs4_core_n_21991), .Y (mcs4_core_n_21919));
  NAND2X1 mcs4_core_g25780__2346(.A (mcs4_core_n_21989), .B
       (mcs4_core_n_21943), .Y (mcs4_core_n_21920));
  AND4X1 mcs4_core_g25781__1666(.A (mcs4_core_n_22017), .B
       (mcs4_core_n_22008), .C (mcs4_core_n_21960), .D
       (mcs4_core_n_22015), .Y (mcs4_core_n_21921));
  NAND2X1 mcs4_core_g25782__7410(.A (mcs4_core_n_22007), .B
       (mcs4_core_n_21937), .Y (mcs4_core_n_21922));
  AND4X1 mcs4_core_g25783__6417(.A (mcs4_core_n_22028), .B
       (mcs4_core_n_22024), .C (mcs4_core_n_22030), .D
       (mcs4_core_n_22021), .Y (mcs4_core_n_21923));
  AND4X1 mcs4_core_g25784__5477(.A (mcs4_core_n_22033), .B
       (mcs4_core_n_22031), .C (mcs4_core_n_22035), .D
       (mcs4_core_n_22029), .Y (mcs4_core_n_21924));
  AND4X1 mcs4_core_g25785__2398(.A (mcs4_core_n_22050), .B
       (mcs4_core_n_22042), .C (mcs4_core_n_22053), .D
       (mcs4_core_n_22034), .Y (mcs4_core_n_21925));
  AND4X1 mcs4_core_g25786__5107(.A (mcs4_core_n_22041), .B
       (mcs4_core_n_22039), .C (mcs4_core_n_22037), .D
       (mcs4_core_n_22036), .Y (mcs4_core_n_21926));
  NAND2X1 mcs4_core_g25787__6260(.A (mcs4_core_n_22038), .B
       (mcs4_core_n_21942), .Y (mcs4_core_n_21927));
  AND4X1 mcs4_core_g25788__4319(.A (mcs4_core_n_22077), .B
       (mcs4_core_n_22069), .C (mcs4_core_n_22074), .D
       (mcs4_core_n_22058), .Y (mcs4_core_n_21928));
  AND4X1 mcs4_core_g25789__8428(.A (mcs4_core_n_22082), .B
       (mcs4_core_n_22079), .C (mcs4_core_n_22089), .D
       (mcs4_core_n_22085), .Y (mcs4_core_n_21929));
  AND4X1 mcs4_core_g25790__5526(.A (mcs4_core_n_22084), .B
       (mcs4_core_n_22081), .C (mcs4_core_n_22083), .D
       (mcs4_core_n_22080), .Y (mcs4_core_n_21930));
  AND4X1 mcs4_core_g25791__6783(.A (mcs4_core_n_22092), .B
       (mcs4_core_n_21963), .C (mcs4_core_n_22090), .D
       (mcs4_core_n_22086), .Y (mcs4_core_n_21931));
  AND4X1 mcs4_core_g25792__3680(.A (mcs4_core_n_22100), .B
       (mcs4_core_n_22091), .C (mcs4_core_n_22093), .D
       (mcs4_core_n_22097), .Y (mcs4_core_n_21932));
  AND4X1 mcs4_core_g25793__1617(.A (mcs4_core_n_22099), .B
       (mcs4_core_n_22098), .C (mcs4_core_n_22101), .D
       (mcs4_core_n_22096), .Y (mcs4_core_n_21933));
  AND4X1 mcs4_core_g25794__2802(.A (mcs4_core_n_22105), .B
       (mcs4_core_n_22102), .C (mcs4_core_n_22106), .D
       (mcs4_core_n_22103), .Y (mcs4_core_n_21934));
  AND4X1 mcs4_core_g25795__1705(.A (mcs4_core_n_22119), .B
       (mcs4_core_n_22114), .C (mcs4_core_n_22112), .D
       (mcs4_core_n_22109), .Y (mcs4_core_n_21935));
  AND4X1 mcs4_core_g25796__5122(.A (mcs4_core_n_21965), .B
       (mcs4_core_n_21964), .C (mcs4_core_n_21969), .D
       (mcs4_core_n_22123), .Y (mcs4_core_n_21936));
  AND3XL mcs4_core_g25797__8246(.A (mcs4_core_n_22010), .B
       (mcs4_core_n_22013), .C (mcs4_core_n_22009), .Y
       (mcs4_core_n_21937));
  AND3XL mcs4_core_g25798__7098(.A (mcs4_core_n_22003), .B
       (mcs4_core_n_22004), .C (mcs4_core_n_22000), .Y
       (mcs4_core_n_21938));
  AND3XL mcs4_core_g25799__6131(.A (mcs4_core_n_21996), .B
       (mcs4_core_n_21973), .C (mcs4_core_n_22011), .Y
       (mcs4_core_n_21939));
  AND3XL mcs4_core_g25800__1881(.A (mcs4_core_n_22022), .B
       (mcs4_core_n_22018), .C (mcs4_core_n_22020), .Y
       (mcs4_core_n_21940));
  AND3XL mcs4_core_g25801__5115(.A (mcs4_core_n_22047), .B
       (mcs4_core_n_22045), .C (mcs4_core_n_22044), .Y
       (mcs4_core_n_21941));
  AND3XL mcs4_core_g25802__7482(.A (mcs4_core_n_22043), .B
       (mcs4_core_n_22040), .C (mcs4_core_n_22048), .Y
       (mcs4_core_n_21942));
  AND3XL mcs4_core_g25803__4733(.A (mcs4_core_n_22023), .B
       (mcs4_core_n_22087), .C (mcs4_core_n_22046), .Y
       (mcs4_core_n_21943));
  AND3XL mcs4_core_g25804__6161(.A (mcs4_core_n_22062), .B
       (mcs4_core_n_22066), .C (mcs4_core_n_22060), .Y
       (mcs4_core_n_21944));
  AND2X1 mcs4_core_g25805__9315(.A (mcs4_core_n_22065), .B
       (mcs4_core_n_22064), .Y (mcs4_core_n_21945));
  AND2X1 mcs4_core_g25806__9945(.A (mcs4_core_n_22055), .B
       (mcs4_core_n_22057), .Y (mcs4_core_n_21946));
  AND2X1 mcs4_core_g25807__2883(.A (mcs4_core_n_21987), .B
       (mcs4_core_n_21992), .Y (mcs4_core_n_21947));
  AND2X1 mcs4_core_g25808__2346(.A (mcs4_core_n_22073), .B
       (mcs4_core_n_22072), .Y (mcs4_core_n_21948));
  AND2X1 mcs4_core_g25809__1666(.A (mcs4_core_n_22122), .B
       (mcs4_core_n_22120), .Y (mcs4_core_n_21949));
  AOI22X2 mcs4_core_g25810__7410(.A0
       (\mcs4_core_ram_0_ram2_ram_array[16] [0]), .A1
       (mcs4_core_n_22164), .B0 (\mcs4_core_ram_0_ram2_ram_array[17]
       [0]), .B1 (mcs4_core_n_22165), .Y (mcs4_core_n_21950));
  AOI22X2 mcs4_core_g25811__6417(.A0
       (\mcs4_core_ram_0_ram2_ram_array[18] [0]), .A1
       (mcs4_core_n_22167), .B0 (\mcs4_core_ram_0_ram2_ram_array[19]
       [0]), .B1 (mcs4_core_n_22166), .Y (mcs4_core_n_21951));
  AOI22X2 mcs4_core_g25812__5477(.A0
       (\mcs4_core_ram_0_ram2_ram_array[18] [3]), .A1
       (mcs4_core_n_22167), .B0 (\mcs4_core_ram_0_ram2_ram_array[19]
       [3]), .B1 (mcs4_core_n_22166), .Y (mcs4_core_n_21952));
  AOI22X2 mcs4_core_g25813__2398(.A0
       (\mcs4_core_ram_0_ram2_ram_array[16] [3]), .A1
       (mcs4_core_n_22164), .B0 (\mcs4_core_ram_0_ram2_ram_array[17]
       [3]), .B1 (mcs4_core_n_22165), .Y (mcs4_core_n_21955));
  AOI22X2 mcs4_core_g25814__5107(.A0
       (\mcs4_core_ram_0_ram2_ram_array[18] [1]), .A1
       (mcs4_core_n_22167), .B0 (\mcs4_core_ram_0_ram2_ram_array[19]
       [1]), .B1 (mcs4_core_n_22166), .Y (mcs4_core_n_21958));
  AOI22X2 mcs4_core_g25815__6260(.A0
       (\mcs4_core_ram_0_ram2_ram_array[16] [1]), .A1
       (mcs4_core_n_22164), .B0 (\mcs4_core_ram_0_ram2_ram_array[17]
       [1]), .B1 (mcs4_core_n_22165), .Y (mcs4_core_n_21959));
  AOI21X1 mcs4_core_g25816__4319(.A0
       (\mcs4_core_ram_0_ram3_ram_array[9] [3]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22146), .Y
       (mcs4_core_n_21960));
  AOI21X1 mcs4_core_g25817__8428(.A0
       (\mcs4_core_ram_0_ram0_ram_array[9] [1]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22126), .Y
       (mcs4_core_n_21961));
  AOI22X2 mcs4_core_g25818__5526(.A0
       (\mcs4_core_ram_0_ram3_ram_array[6] [1]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram3_ram_array[7]
       [1]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_21963));
  AOI22X2 mcs4_core_g25819__6783(.A0
       (\mcs4_core_ram_0_ram3_ram_array[4] [2]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram3_ram_array[5]
       [2]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_21964));
  AOI22X2 mcs4_core_g25820__3680(.A0
       (\mcs4_core_ram_0_ram3_ram_array[6] [2]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram3_ram_array[7]
       [2]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_21965));
  AOI21X1 mcs4_core_g25821__1617(.A0
       (\mcs4_core_ram_0_ram2_ram_array[9] [3]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22158), .Y
       (mcs4_core_n_21968));
  AOI22X2 mcs4_core_g25822__2802(.A0
       (\mcs4_core_ram_0_ram3_ram_array[2] [2]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram3_ram_array[3]
       [2]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_21969));
  AOI22X2 mcs4_core_g25823__1705(.A0
       (\mcs4_core_ram_0_ram0_ram_array[14] [1]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram0_ram_array[15]
       [1]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_21970));
  AOI21X1 mcs4_core_g25824__5122(.A0
       (\mcs4_core_ram_0_ram0_ram_array[11] [1]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22128), .Y
       (mcs4_core_n_21971));
  AOI22X2 mcs4_core_g25825__8246(.A0
       (\mcs4_core_ram_0_ram0_ram_array[0] [1]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram0_ram_array[1]
       [1]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_21972));
  AOI22X2 mcs4_core_g25826__7098(.A0
       (\mcs4_core_ram_0_ram0_ram_array[6] [3]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram0_ram_array[7]
       [3]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_21973));
  AOI21X1 mcs4_core_g25827__6131(.A0
       (\mcs4_core_ram_0_ram1_ram_array[16] [2]), .A1
       (mcs4_core_n_22286), .B0 (mcs4_core_n_22130), .Y
       (mcs4_core_n_21974));
  AOI22X2 mcs4_core_g25828__1881(.A0
       (\mcs4_core_ram_0_ram0_ram_array[4] [1]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram0_ram_array[5]
       [1]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_21975));
  AOI22X2 mcs4_core_g25829__5115(.A0
       (\mcs4_core_ram_0_ram0_ram_array[6] [1]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram0_ram_array[7]
       [1]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_21978));
  AOI22X2 mcs4_core_g25830__7482(.A0
       (\mcs4_core_ram_0_ram2_ram_array[14] [3]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram2_ram_array[15]
       [3]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_21979));
  AOI22X2 mcs4_core_g25831__4733(.A0
       (\mcs4_core_ram_0_ram0_ram_array[2] [1]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram0_ram_array[3]
       [1]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_21982));
  AOI22X2 mcs4_core_g25832__6161(.A0
       (\mcs4_core_ram_0_ram1_ram_array[17] [2]), .A1
       (mcs4_core_n_22279), .B0 (\mcs4_core_ram_0_ram1_ram_array[19]
       [2]), .B1 (mcs4_core_n_22201), .Y (mcs4_core_n_21985));
  AOI21X1 mcs4_core_g25833__9315(.A0
       (\mcs4_core_ram_0_ram1_ram_array[13] [2]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22132), .Y
       (mcs4_core_n_21986));
  AOI21X1 mcs4_core_g25834__9945(.A0
       (\mcs4_core_ram_0_ram2_ram_array[11] [3]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22136), .Y
       (mcs4_core_n_21987));
  AOI21X1 mcs4_core_g25835__2883(.A0
       (\mcs4_core_ram_0_ram0_ram_array[13] [3]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22141), .Y
       (mcs4_core_n_21989));
  AOI21X1 mcs4_core_g25836__2346(.A0
       (\mcs4_core_ram_0_ram1_ram_array[11] [2]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22134), .Y
       (mcs4_core_n_21991));
  AOI21X1 mcs4_core_g25837__1666(.A0
       (\mcs4_core_ram_0_ram2_ram_array[13] [3]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22137), .Y
       (mcs4_core_n_21992));
  AOI22X2 mcs4_core_g25838__7410(.A0
       (\mcs4_core_ram_0_ram1_ram_array[14] [2]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram1_ram_array[15]
       [2]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_21993));
  AOI21X1 mcs4_core_g25839__6417(.A0
       (\mcs4_core_ram_0_ram0_ram_array[13] [1]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22127), .Y
       (mcs4_core_n_21994));
  AOI21X1 mcs4_core_g25840__5477(.A0
       (\mcs4_core_ram_0_ram1_ram_array[9] [2]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22138), .Y
       (mcs4_core_n_21995));
  AOI22X2 mcs4_core_g25841__2398(.A0
       (\mcs4_core_ram_0_ram0_ram_array[4] [3]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram0_ram_array[5]
       [3]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_21996));
  AOI22X2 mcs4_core_g25842__5107(.A0
       (\mcs4_core_ram_0_ram1_ram_array[6] [2]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram1_ram_array[7]
       [2]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_21997));
  AOI22X2 mcs4_core_g25843__6260(.A0
       (\mcs4_core_ram_0_ram3_ram_array[16] [3]), .A1
       (mcs4_core_n_22286), .B0 (\mcs4_core_ram_0_ram3_ram_array[19]
       [3]), .B1 (mcs4_core_n_22201), .Y (mcs4_core_n_21998));
  AOI22X2 mcs4_core_g25844__4319(.A0
       (\mcs4_core_ram_0_ram1_ram_array[2] [2]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram1_ram_array[3]
       [2]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22000));
  AOI21X1 mcs4_core_g25845__8428(.A0
       (\mcs4_core_ram_0_ram3_ram_array[17] [3]), .A1
       (mcs4_core_n_22279), .B0 (mcs4_core_n_22140), .Y
       (mcs4_core_n_22001));
  AOI22X2 mcs4_core_g25846__5526(.A0
       (\mcs4_core_ram_0_ram1_ram_array[4] [2]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram1_ram_array[5]
       [2]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22003));
  AOI22X2 mcs4_core_g25847__6783(.A0
       (\mcs4_core_ram_0_ram1_ram_array[0] [2]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram1_ram_array[1]
       [2]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22004));
  AOI21X1 mcs4_core_g25848__3680(.A0
       (\mcs4_core_ram_0_ram0_ram_array[13] [0]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22142), .Y
       (mcs4_core_n_22007));
  AOI22X2 mcs4_core_g25849__1617(.A0
       (\mcs4_core_ram_0_ram3_ram_array[14] [3]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram3_ram_array[15]
       [3]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22008));
  AOI21X1 mcs4_core_g25850__2802(.A0
       (\mcs4_core_ram_0_ram0_ram_array[9] [0]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22143), .Y
       (mcs4_core_n_22009));
  AOI22X2 mcs4_core_g25851__1705(.A0
       (\mcs4_core_ram_0_ram0_ram_array[14] [0]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram0_ram_array[15]
       [0]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22010));
  AOI22X2 mcs4_core_g25852__5122(.A0
       (\mcs4_core_ram_0_ram0_ram_array[0] [3]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram0_ram_array[1]
       [3]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22011));
  AOI22X2 mcs4_core_g25853__8246(.A0
       (\mcs4_core_ram_0_ram0_ram_array[16] [1]), .A1
       (mcs4_core_n_22286), .B0 (\mcs4_core_ram_0_ram0_ram_array[17]
       [1]), .B1 (mcs4_core_n_22279), .Y (mcs4_core_n_22012));
  AOI21X1 mcs4_core_g25854__7098(.A0
       (\mcs4_core_ram_0_ram0_ram_array[11] [0]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22144), .Y
       (mcs4_core_n_22013));
  AOI21X1 mcs4_core_g25855__6131(.A0
       (\mcs4_core_ram_0_ram0_ram_array[19] [0]), .A1
       (mcs4_core_n_22201), .B0 (mcs4_core_n_22145), .Y
       (mcs4_core_n_22014));
  AOI21X1 mcs4_core_g25856__1881(.A0
       (\mcs4_core_ram_0_ram3_ram_array[11] [3]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22148), .Y
       (mcs4_core_n_22015));
  AOI22X2 mcs4_core_g25857__5115(.A0
       (\mcs4_core_ram_0_ram0_ram_array[6] [0]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram0_ram_array[7]
       [0]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22016));
  AOI21X1 mcs4_core_g25858__7482(.A0
       (\mcs4_core_ram_0_ram3_ram_array[13] [3]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22149), .Y
       (mcs4_core_n_22017));
  AOI22X2 mcs4_core_g25859__4733(.A0
       (\mcs4_core_ram_0_ram0_ram_array[0] [0]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram0_ram_array[1]
       [0]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22018));
  AOI21X1 mcs4_core_g25860__6161(.A0
       (\mcs4_core_ram_0_ram1_ram_array[19] [3]), .A1
       (mcs4_core_n_22201), .B0 (mcs4_core_n_22150), .Y
       (mcs4_core_n_22019));
  AOI22X2 mcs4_core_g25861__9315(.A0
       (\mcs4_core_ram_0_ram0_ram_array[2] [0]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram0_ram_array[3]
       [0]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22020));
  AOI22X2 mcs4_core_g25862__9945(.A0
       (\mcs4_core_ram_0_ram3_ram_array[2] [3]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram3_ram_array[3]
       [3]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22021));
  AOI22X2 mcs4_core_g25863__2883(.A0
       (\mcs4_core_ram_0_ram0_ram_array[4] [0]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram0_ram_array[5]
       [0]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22022));
  AOI22X2 mcs4_core_g25864__2346(.A0
       (\mcs4_core_ram_0_ram0_ram_array[14] [3]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram0_ram_array[15]
       [3]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22023));
  AOI22X2 mcs4_core_g25865__1666(.A0
       (\mcs4_core_ram_0_ram3_ram_array[6] [3]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram3_ram_array[7]
       [3]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22024));
  AOI21X1 mcs4_core_g25866__7410(.A0
       (\mcs4_core_ram_0_ram3_ram_array[19] [0]), .A1
       (mcs4_core_n_22201), .B0 (mcs4_core_n_22151), .Y
       (mcs4_core_n_22025));
  AOI22X2 mcs4_core_g25867__6417(.A0
       (\mcs4_core_ram_0_ram1_ram_array[16] [3]), .A1
       (mcs4_core_n_22286), .B0 (\mcs4_core_ram_0_ram1_ram_array[17]
       [3]), .B1 (mcs4_core_n_22279), .Y (mcs4_core_n_22026));
  AOI22X2 mcs4_core_g25868__5477(.A0
       (\mcs4_core_ram_0_ram3_ram_array[16] [0]), .A1
       (mcs4_core_n_22286), .B0 (\mcs4_core_ram_0_ram3_ram_array[17]
       [0]), .B1 (mcs4_core_n_22279), .Y (mcs4_core_n_22027));
  AOI22X2 mcs4_core_g25869__2398(.A0
       (\mcs4_core_ram_0_ram3_ram_array[4] [3]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram3_ram_array[5]
       [3]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22028));
  AOI21X1 mcs4_core_g25870__5107(.A0
       (\mcs4_core_ram_0_ram3_ram_array[9] [0]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22152), .Y
       (mcs4_core_n_22029));
  AOI22X2 mcs4_core_g25871__6260(.A0
       (\mcs4_core_ram_0_ram3_ram_array[0] [3]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram3_ram_array[1]
       [3]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22030));
  AOI21X1 mcs4_core_g25872__4319(.A0
       (\mcs4_core_ram_0_ram3_ram_array[13] [0]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22153), .Y
       (mcs4_core_n_22031));
  AOI22X2 mcs4_core_g25873__8428(.A0
       (\mcs4_core_ram_0_ram2_ram_array[6] [1]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram2_ram_array[7]
       [1]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22032));
  AOI22X2 mcs4_core_g25874__5526(.A0
       (\mcs4_core_ram_0_ram3_ram_array[14] [0]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram3_ram_array[15]
       [0]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22033));
  AOI21X1 mcs4_core_g25875__6783(.A0
       (\mcs4_core_ram_0_ram1_ram_array[11] [3]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22155), .Y
       (mcs4_core_n_22034));
  AOI21X1 mcs4_core_g25876__3680(.A0
       (\mcs4_core_ram_0_ram3_ram_array[11] [0]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22154), .Y
       (mcs4_core_n_22035));
  AOI22X2 mcs4_core_g25877__1617(.A0
       (\mcs4_core_ram_0_ram3_ram_array[2] [0]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram3_ram_array[3]
       [0]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22036));
  AOI22X2 mcs4_core_g25878__2802(.A0
       (\mcs4_core_ram_0_ram3_ram_array[0] [0]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram3_ram_array[1]
       [0]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22037));
  AOI21X1 mcs4_core_g25879__1705(.A0
       (\mcs4_core_ram_0_ram0_ram_array[11] [2]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22156), .Y
       (mcs4_core_n_22038));
  AOI22X2 mcs4_core_g25880__5122(.A0
       (\mcs4_core_ram_0_ram3_ram_array[6] [0]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram3_ram_array[7]
       [0]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22039));
  AOI21X1 mcs4_core_g25881__8246(.A0
       (\mcs4_core_ram_0_ram0_ram_array[13] [2]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22157), .Y
       (mcs4_core_n_22040));
  AOI22X2 mcs4_core_g25882__7098(.A0
       (\mcs4_core_ram_0_ram3_ram_array[4] [0]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram3_ram_array[5]
       [0]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22041));
  AOI21X1 mcs4_core_g25883__6131(.A0
       (\mcs4_core_ram_0_ram1_ram_array[13] [3]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22160), .Y
       (mcs4_core_n_22042));
  AOI22X2 mcs4_core_g25884__1881(.A0
       (\mcs4_core_ram_0_ram0_ram_array[14] [2]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram0_ram_array[15]
       [2]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22043));
  AOI21X1 mcs4_core_g25885__5115(.A0
       (\mcs4_core_ram_0_ram2_ram_array[11] [0]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22159), .Y
       (mcs4_core_n_22044));
  AOI22X2 mcs4_core_g25886__7482(.A0
       (\mcs4_core_ram_0_ram2_ram_array[14] [0]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram2_ram_array[15]
       [0]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22045));
  AOI21X1 mcs4_core_g25887__4733(.A0
       (\mcs4_core_ram_0_ram0_ram_array[11] [3]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22173), .Y
       (mcs4_core_n_22046));
  AOI21X1 mcs4_core_g25888__6161(.A0
       (\mcs4_core_ram_0_ram2_ram_array[13] [0]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22161), .Y
       (mcs4_core_n_22047));
  AOI21X1 mcs4_core_g25889__9315(.A0
       (\mcs4_core_ram_0_ram0_ram_array[9] [2]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22188), .Y
       (mcs4_core_n_22048));
  AOI21X1 mcs4_core_g25890__9945(.A0
       (\mcs4_core_ram_0_ram2_ram_array[9] [0]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22162), .Y
       (mcs4_core_n_22049));
  AOI22X2 mcs4_core_g25891__2883(.A0
       (\mcs4_core_ram_0_ram1_ram_array[14] [3]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram1_ram_array[15]
       [3]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22050));
  AOI21X1 mcs4_core_g25892__2346(.A0
       (\mcs4_core_ram_0_ram0_ram_array[19] [2]), .A1
       (mcs4_core_n_22201), .B0 (mcs4_core_n_22163), .Y
       (mcs4_core_n_22051));
  AOI22X2 mcs4_core_g25893__1666(.A0
       (\mcs4_core_ram_0_ram2_ram_array[6] [0]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram2_ram_array[7]
       [0]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22052));
  AOI21X1 mcs4_core_g25894__7410(.A0
       (\mcs4_core_ram_0_ram1_ram_array[9] [3]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22169), .Y
       (mcs4_core_n_22053));
  AOI22X2 mcs4_core_g25895__6417(.A0
       (\mcs4_core_ram_0_ram2_ram_array[0] [0]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram2_ram_array[1]
       [0]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22054));
  AOI22X2 mcs4_core_g25896__5477(.A0
       (\mcs4_core_ram_0_ram2_ram_array[2] [0]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram2_ram_array[3]
       [0]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22055));
  AOI22X2 mcs4_core_g25897__2398(.A0
       (\mcs4_core_ram_0_ram0_ram_array[4] [2]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram0_ram_array[5]
       [2]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22056));
  AOI22X2 mcs4_core_g25898__5107(.A0
       (\mcs4_core_ram_0_ram2_ram_array[4] [0]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram2_ram_array[5]
       [0]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22057));
  AOI22X2 mcs4_core_g25899__6260(.A0
       (\mcs4_core_ram_0_ram1_ram_array[0] [3]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram1_ram_array[1]
       [3]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22058));
  AOI22X2 mcs4_core_g25900__4319(.A0
       (\mcs4_core_ram_0_ram1_ram_array[16] [0]), .A1
       (mcs4_core_n_22286), .B0 (\mcs4_core_ram_0_ram1_ram_array[19]
       [0]), .B1 (mcs4_core_n_22201), .Y (mcs4_core_n_22059));
  AOI22X2 mcs4_core_g25901__8428(.A0
       (\mcs4_core_ram_0_ram0_ram_array[2] [2]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram0_ram_array[3]
       [2]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22060));
  AOI22X2 mcs4_core_g25902__5526(.A0
       (\mcs4_core_ram_0_ram1_ram_array[14] [0]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram1_ram_array[15]
       [0]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22061));
  AOI22X2 mcs4_core_g25903__6783(.A0
       (\mcs4_core_ram_0_ram0_ram_array[6] [2]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram0_ram_array[7]
       [2]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22062));
  AOI21X1 mcs4_core_g25904__3680(.A0
       (\mcs4_core_ram_0_ram1_ram_array[13] [0]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22171), .Y
       (mcs4_core_n_22063));
  AOI21X1 mcs4_core_g25905__1617(.A0
       (\mcs4_core_ram_0_ram1_ram_array[11] [0]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22170), .Y
       (mcs4_core_n_22064));
  AOI21X1 mcs4_core_g25906__2802(.A0
       (\mcs4_core_ram_0_ram1_ram_array[9] [0]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22172), .Y
       (mcs4_core_n_22065));
  AOI22X2 mcs4_core_g25907__1705(.A0
       (\mcs4_core_ram_0_ram0_ram_array[0] [2]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram0_ram_array[1]
       [2]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22066));
  AOI21X1 mcs4_core_g25908__5122(.A0
       (\mcs4_core_ram_0_ram1_ram_array[17] [0]), .A1
       (mcs4_core_n_22279), .B0 (mcs4_core_n_22174), .Y
       (mcs4_core_n_22067));
  AOI22X2 mcs4_core_g25909__8246(.A0
       (\mcs4_core_ram_0_ram1_ram_array[4] [0]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram1_ram_array[5]
       [0]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22068));
  AOI22X2 mcs4_core_g25910__7098(.A0
       (\mcs4_core_ram_0_ram1_ram_array[6] [3]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram1_ram_array[7]
       [3]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22069));
  AOI21X1 mcs4_core_g25911__6131(.A0
       (\mcs4_core_ram_0_ram2_ram_array[16] [2]), .A1
       (mcs4_core_n_22286), .B0 (mcs4_core_n_22175), .Y
       (mcs4_core_n_22070));
  AOI22X2 mcs4_core_g25912__1881(.A0
       (\mcs4_core_ram_0_ram1_ram_array[2] [0]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram1_ram_array[3]
       [0]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22071));
  AOI22X2 mcs4_core_g25913__5115(.A0
       (\mcs4_core_ram_0_ram1_ram_array[6] [0]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram1_ram_array[7]
       [0]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22072));
  AOI22X2 mcs4_core_g25914__7482(.A0
       (\mcs4_core_ram_0_ram1_ram_array[0] [0]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram1_ram_array[1]
       [0]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22073));
  AOI22X2 mcs4_core_g25915__4733(.A0
       (\mcs4_core_ram_0_ram1_ram_array[2] [3]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram1_ram_array[3]
       [3]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22074));
  AOI22X2 mcs4_core_g25916__6161(.A0
       (\mcs4_core_ram_0_ram2_ram_array[17] [2]), .A1
       (mcs4_core_n_22279), .B0 (\mcs4_core_ram_0_ram2_ram_array[19]
       [2]), .B1 (mcs4_core_n_22201), .Y (mcs4_core_n_22075));
  AOI22X2 mcs4_core_g25917__9315(.A0
       (\mcs4_core_ram_0_ram3_ram_array[16] [1]), .A1
       (mcs4_core_n_22286), .B0 (\mcs4_core_ram_0_ram3_ram_array[17]
       [1]), .B1 (mcs4_core_n_22279), .Y (mcs4_core_n_22076));
  AOI22X2 mcs4_core_g25918__9945(.A0
       (\mcs4_core_ram_0_ram1_ram_array[4] [3]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram1_ram_array[5]
       [3]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22077));
  AOI21X1 mcs4_core_g25919__2883(.A0
       (\mcs4_core_ram_0_ram3_ram_array[19] [1]), .A1
       (mcs4_core_n_22201), .B0 (mcs4_core_n_22176), .Y
       (mcs4_core_n_22078));
  AOI21X1 mcs4_core_g25920__2346(.A0
       (\mcs4_core_ram_0_ram2_ram_array[13] [2]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22177), .Y
       (mcs4_core_n_22079));
  AOI21X1 mcs4_core_g25921__1666(.A0
       (\mcs4_core_ram_0_ram3_ram_array[9] [1]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22178), .Y
       (mcs4_core_n_22080));
  AOI22X2 mcs4_core_g25922__7410(.A0
       (\mcs4_core_ram_0_ram3_ram_array[14] [1]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram3_ram_array[15]
       [1]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22081));
  AOI22X2 mcs4_core_g25923__6417(.A0
       (\mcs4_core_ram_0_ram2_ram_array[14] [2]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram2_ram_array[15]
       [2]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22082));
  AOI21X1 mcs4_core_g25924__5477(.A0
       (\mcs4_core_ram_0_ram3_ram_array[11] [1]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22179), .Y
       (mcs4_core_n_22083));
  AOI21X1 mcs4_core_g25925__2398(.A0
       (\mcs4_core_ram_0_ram3_ram_array[13] [1]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22180), .Y
       (mcs4_core_n_22084));
  AOI21X1 mcs4_core_g25926__5107(.A0
       (\mcs4_core_ram_0_ram2_ram_array[11] [2]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22181), .Y
       (mcs4_core_n_22085));
  AOI22X2 mcs4_core_g25927__6260(.A0
       (\mcs4_core_ram_0_ram3_ram_array[0] [1]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram3_ram_array[1]
       [1]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22086));
  AOI21X1 mcs4_core_g25928__4319(.A0
       (\mcs4_core_ram_0_ram0_ram_array[9] [3]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22183), .Y
       (mcs4_core_n_22087));
  AOI21X1 mcs4_core_g25929__8428(.A0
       (\mcs4_core_ram_0_ram0_ram_array[19] [3]), .A1
       (mcs4_core_n_22201), .B0 (mcs4_core_n_22189), .Y
       (mcs4_core_n_22088));
  AOI21X1 mcs4_core_g25930__5526(.A0
       (\mcs4_core_ram_0_ram2_ram_array[9] [2]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22182), .Y
       (mcs4_core_n_22089));
  AOI22X2 mcs4_core_g25931__6783(.A0
       (\mcs4_core_ram_0_ram3_ram_array[2] [1]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram3_ram_array[3]
       [1]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22090));
  AOI22X2 mcs4_core_g25932__3680(.A0
       (\mcs4_core_ram_0_ram2_ram_array[6] [2]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram2_ram_array[7]
       [2]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22091));
  AOI22X2 mcs4_core_g25933__1617(.A0
       (\mcs4_core_ram_0_ram3_ram_array[4] [1]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram3_ram_array[5]
       [1]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22092));
  AOI22X2 mcs4_core_g25934__2802(.A0
       (\mcs4_core_ram_0_ram2_ram_array[0] [2]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram2_ram_array[1]
       [2]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22093));
  AOI21X1 mcs4_core_g25935__1705(.A0
       (\mcs4_core_ram_0_ram1_ram_array[19] [1]), .A1
       (mcs4_core_n_22201), .B0 (mcs4_core_n_22184), .Y
       (mcs4_core_n_22094));
  AOI22X2 mcs4_core_g25936__5122(.A0
       (\mcs4_core_ram_0_ram1_ram_array[16] [1]), .A1
       (mcs4_core_n_22286), .B0 (\mcs4_core_ram_0_ram1_ram_array[17]
       [1]), .B1 (mcs4_core_n_22279), .Y (mcs4_core_n_22095));
  AOI21X1 mcs4_core_g25937__8246(.A0
       (\mcs4_core_ram_0_ram1_ram_array[9] [1]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22185), .Y
       (mcs4_core_n_22096));
  AOI22X2 mcs4_core_g25938__7098(.A0
       (\mcs4_core_ram_0_ram2_ram_array[2] [2]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram2_ram_array[3]
       [2]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22097));
  AOI21X1 mcs4_core_g25939__6131(.A0
       (\mcs4_core_ram_0_ram1_ram_array[13] [1]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22186), .Y
       (mcs4_core_n_22098));
  AOI22X2 mcs4_core_g25940__1881(.A0
       (\mcs4_core_ram_0_ram1_ram_array[14] [1]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram1_ram_array[15]
       [1]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22099));
  AOI22X2 mcs4_core_g25941__5115(.A0
       (\mcs4_core_ram_0_ram2_ram_array[4] [2]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram2_ram_array[5]
       [2]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22100));
  AOI21X1 mcs4_core_g25942__7482(.A0
       (\mcs4_core_ram_0_ram1_ram_array[11] [1]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22187), .Y
       (mcs4_core_n_22101));
  AOI22X2 mcs4_core_g25943__4733(.A0
       (\mcs4_core_ram_0_ram1_ram_array[4] [1]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram1_ram_array[5]
       [1]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22102));
  AOI22X2 mcs4_core_g25944__6161(.A0
       (\mcs4_core_ram_0_ram1_ram_array[0] [1]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram1_ram_array[1]
       [1]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22103));
  AOI22X2 mcs4_core_g25945__9315(.A0
       (\mcs4_core_ram_0_ram3_ram_array[17] [2]), .A1
       (mcs4_core_n_22279), .B0 (\mcs4_core_ram_0_ram3_ram_array[19]
       [2]), .B1 (mcs4_core_n_22201), .Y (mcs4_core_n_22104));
  AOI22X2 mcs4_core_g25946__9945(.A0
       (\mcs4_core_ram_0_ram1_ram_array[6] [1]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram1_ram_array[7]
       [1]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22105));
  AOI22X2 mcs4_core_g25947__2883(.A0
       (\mcs4_core_ram_0_ram1_ram_array[2] [1]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram1_ram_array[3]
       [1]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22106));
  AOI22X2 mcs4_core_g25948__2346(.A0
       (\mcs4_core_ram_0_ram2_ram_array[0] [3]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram2_ram_array[1]
       [3]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22107));
  AOI21X1 mcs4_core_g25949__1666(.A0
       (\mcs4_core_ram_0_ram3_ram_array[16] [2]), .A1
       (mcs4_core_n_22286), .B0 (mcs4_core_n_22129), .Y
       (mcs4_core_n_22108));
  AOI21X1 mcs4_core_g25950__7410(.A0
       (\mcs4_core_ram_0_ram3_ram_array[11] [2]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22191), .Y
       (mcs4_core_n_22109));
  AOI22X2 mcs4_core_g25951__6417(.A0
       (\mcs4_core_ram_0_ram2_ram_array[2] [1]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram2_ram_array[3]
       [1]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22110));
  AOI22X2 mcs4_core_g25952__5477(.A0
       (\mcs4_core_ram_0_ram2_ram_array[6] [3]), .A1
       (mcs4_core_n_22248), .B0 (\mcs4_core_ram_0_ram2_ram_array[7]
       [3]), .B1 (mcs4_core_n_22240), .Y (mcs4_core_n_22111));
  AOI21X1 mcs4_core_g25953__2398(.A0
       (\mcs4_core_ram_0_ram3_ram_array[9] [2]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22192), .Y
       (mcs4_core_n_22112));
  AOI22X2 mcs4_core_g25954__5107(.A0
       (\mcs4_core_ram_0_ram2_ram_array[0] [1]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram2_ram_array[1]
       [1]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22113));
  AOI22X2 mcs4_core_g25955__6260(.A0
       (\mcs4_core_ram_0_ram3_ram_array[14] [2]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram3_ram_array[15]
       [2]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22114));
  AOI22X2 mcs4_core_g25956__4319(.A0
       (\mcs4_core_ram_0_ram2_ram_array[4] [1]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram2_ram_array[5]
       [1]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22115));
  AOI21X1 mcs4_core_g25957__8428(.A0
       (\mcs4_core_ram_0_ram2_ram_array[11] [1]), .A1
       (mcs4_core_n_22301), .B0 (mcs4_core_n_22193), .Y
       (mcs4_core_n_22116));
  AOI22X2 mcs4_core_g25958__5526(.A0
       (\mcs4_core_ram_0_ram2_ram_array[2] [3]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram2_ram_array[3]
       [3]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22117));
  AOI22X2 mcs4_core_g25959__6783(.A0
       (\mcs4_core_ram_0_ram2_ram_array[14] [1]), .A1
       (mcs4_core_n_22224), .B0 (\mcs4_core_ram_0_ram2_ram_array[15]
       [1]), .B1 (mcs4_core_n_22256), .Y (mcs4_core_n_22118));
  AOI21X1 mcs4_core_g25960__3680(.A0
       (\mcs4_core_ram_0_ram3_ram_array[13] [2]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22194), .Y
       (mcs4_core_n_22119));
  AOI21X1 mcs4_core_g25961__1617(.A0
       (\mcs4_core_ram_0_ram2_ram_array[13] [1]), .A1
       (mcs4_core_n_22349), .B0 (mcs4_core_n_22195), .Y
       (mcs4_core_n_22120));
  AOI22X2 mcs4_core_g25962__2802(.A0
       (\mcs4_core_ram_0_ram0_ram_array[2] [3]), .A1
       (mcs4_core_n_22293), .B0 (\mcs4_core_ram_0_ram0_ram_array[3]
       [3]), .B1 (mcs4_core_n_22309), .Y (mcs4_core_n_22121));
  AOI21X1 mcs4_core_g25963__1705(.A0
       (\mcs4_core_ram_0_ram2_ram_array[9] [1]), .A1
       (mcs4_core_n_22341), .B0 (mcs4_core_n_22190), .Y
       (mcs4_core_n_22122));
  AOI22X2 mcs4_core_g25964__5122(.A0
       (\mcs4_core_ram_0_ram3_ram_array[0] [2]), .A1
       (mcs4_core_n_22333), .B0 (\mcs4_core_ram_0_ram3_ram_array[1]
       [2]), .B1 (mcs4_core_n_22317), .Y (mcs4_core_n_22123));
  AOI21X1 mcs4_core_g25965__8246(.A0
       (\mcs4_core_ram_0_ram0_ram_array[19] [1]), .A1
       (mcs4_core_n_22201), .B0 (mcs4_core_n_22197), .Y
       (mcs4_core_n_22124));
  AOI22X2 mcs4_core_g25966__7098(.A0
       (\mcs4_core_ram_0_ram2_ram_array[4] [3]), .A1
       (mcs4_core_n_22325), .B0 (\mcs4_core_ram_0_ram2_ram_array[5]
       [3]), .B1 (mcs4_core_n_22264), .Y (mcs4_core_n_22125));
  NOR2BX1 mcs4_core_g25967__6131(.AN
       (\mcs4_core_ram_0_ram0_ram_array[8] [1]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22126));
  NOR2BX1 mcs4_core_g25968__1881(.AN
       (\mcs4_core_ram_0_ram0_ram_array[12] [1]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22127));
  NOR2BX1 mcs4_core_g25969__5115(.AN
       (\mcs4_core_ram_0_ram0_ram_array[10] [1]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22128));
  NOR2BX1 mcs4_core_g25970__7482(.AN
       (\mcs4_core_ram_0_ram3_ram_array[18] [2]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22129));
  NOR2BX1 mcs4_core_g25971__4733(.AN
       (\mcs4_core_ram_0_ram1_ram_array[18] [2]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22130));
  NOR2BX1 mcs4_core_g25972__6161(.AN
       (\mcs4_core_ram_0_ram1_ram_array[12] [2]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22132));
  NOR2BX1 mcs4_core_g25973__9315(.AN
       (\mcs4_core_ram_0_ram1_ram_array[10] [2]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22134));
  NOR2BX1 mcs4_core_g25974__9945(.AN
       (\mcs4_core_ram_0_ram2_ram_array[10] [3]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22136));
  NOR2BX1 mcs4_core_g25975__2883(.AN
       (\mcs4_core_ram_0_ram2_ram_array[12] [3]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22137));
  NOR2BX1 mcs4_core_g25976__2346(.AN
       (\mcs4_core_ram_0_ram1_ram_array[8] [2]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22138));
  NOR2BX1 mcs4_core_g25977__1666(.AN
       (\mcs4_core_ram_0_ram3_ram_array[18] [3]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22140));
  NOR2BX1 mcs4_core_g25978__7410(.AN
       (\mcs4_core_ram_0_ram0_ram_array[12] [3]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22141));
  NOR2BX1 mcs4_core_g25979__6417(.AN
       (\mcs4_core_ram_0_ram0_ram_array[12] [0]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22142));
  NOR2BX1 mcs4_core_g25980__5477(.AN
       (\mcs4_core_ram_0_ram0_ram_array[8] [0]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22143));
  NOR2BX1 mcs4_core_g25981__2398(.AN
       (\mcs4_core_ram_0_ram0_ram_array[10] [0]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22144));
  NOR2BX1 mcs4_core_g25982__5107(.AN
       (\mcs4_core_ram_0_ram0_ram_array[18] [0]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22145));
  NOR2BX1 mcs4_core_g25983__6260(.AN
       (\mcs4_core_ram_0_ram3_ram_array[8] [3]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22146));
  NAND2X1 mcs4_core_g25984__4319(.A
       (\mcs4_core_ram_0_ram0_ram_array[17] [0]), .B
       (mcs4_core_n_22279), .Y (mcs4_core_n_22147));
  NOR2BX1 mcs4_core_g25985__8428(.AN
       (\mcs4_core_ram_0_ram3_ram_array[10] [3]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22148));
  NOR2BX1 mcs4_core_g25986__5526(.AN
       (\mcs4_core_ram_0_ram3_ram_array[12] [3]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22149));
  NOR2BX1 mcs4_core_g25987__6783(.AN
       (\mcs4_core_ram_0_ram1_ram_array[18] [3]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22150));
  NOR2BX1 mcs4_core_g25988__3680(.AN
       (\mcs4_core_ram_0_ram3_ram_array[18] [0]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22151));
  NOR2BX1 mcs4_core_g25989__1617(.AN
       (\mcs4_core_ram_0_ram3_ram_array[8] [0]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22152));
  NOR2BX1 mcs4_core_g25990__2802(.AN
       (\mcs4_core_ram_0_ram3_ram_array[12] [0]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22153));
  NOR2BX1 mcs4_core_g25991__1705(.AN
       (\mcs4_core_ram_0_ram3_ram_array[10] [0]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22154));
  NOR2BX1 mcs4_core_g25992__5122(.AN
       (\mcs4_core_ram_0_ram1_ram_array[10] [3]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22155));
  NOR2BX1 mcs4_core_g25993__8246(.AN
       (\mcs4_core_ram_0_ram0_ram_array[10] [2]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22156));
  NOR2BX1 mcs4_core_g25994__7098(.AN
       (\mcs4_core_ram_0_ram0_ram_array[12] [2]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22157));
  NOR2BX1 mcs4_core_g25995__6131(.AN
       (\mcs4_core_ram_0_ram2_ram_array[8] [3]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22158));
  NOR2BX1 mcs4_core_g25996__1881(.AN
       (\mcs4_core_ram_0_ram2_ram_array[10] [0]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22159));
  NOR2BX1 mcs4_core_g25997__5115(.AN
       (\mcs4_core_ram_0_ram1_ram_array[12] [3]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22160));
  NOR2BX1 mcs4_core_g25998__7482(.AN
       (\mcs4_core_ram_0_ram2_ram_array[12] [0]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22161));
  NOR2BX1 mcs4_core_g25999__4733(.AN
       (\mcs4_core_ram_0_ram2_ram_array[8] [0]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22162));
  NOR2BX1 mcs4_core_g26000__6161(.AN
       (\mcs4_core_ram_0_ram0_ram_array[18] [2]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22163));
  NAND2X1 mcs4_core_g26001__9315(.A
       (\mcs4_core_ram_0_ram0_ram_array[17] [2]), .B
       (mcs4_core_n_22279), .Y (mcs4_core_n_22168));
  NOR2BX1 mcs4_core_g26002__9945(.AN
       (\mcs4_core_ram_0_ram1_ram_array[8] [3]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22169));
  NOR2BX1 mcs4_core_g26003__2883(.AN
       (\mcs4_core_ram_0_ram1_ram_array[10] [0]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22170));
  NOR2BX1 mcs4_core_g26004__2346(.AN
       (\mcs4_core_ram_0_ram1_ram_array[12] [0]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22171));
  NOR2BX1 mcs4_core_g26005__1666(.AN
       (\mcs4_core_ram_0_ram1_ram_array[8] [0]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22172));
  NOR2BX1 mcs4_core_g26006__7410(.AN
       (\mcs4_core_ram_0_ram0_ram_array[10] [3]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22173));
  NOR2BX1 mcs4_core_g26007__6417(.AN
       (\mcs4_core_ram_0_ram1_ram_array[18] [0]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22174));
  NOR2BX1 mcs4_core_g26008__5477(.AN
       (\mcs4_core_ram_0_ram2_ram_array[18] [2]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22175));
  NOR2BX1 mcs4_core_g26009__2398(.AN
       (\mcs4_core_ram_0_ram3_ram_array[18] [1]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22176));
  NOR2BX1 mcs4_core_g26010__5107(.AN
       (\mcs4_core_ram_0_ram2_ram_array[12] [2]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22177));
  NOR2BX1 mcs4_core_g26011__6260(.AN
       (\mcs4_core_ram_0_ram3_ram_array[8] [1]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22178));
  NOR2BX1 mcs4_core_g26012__4319(.AN
       (\mcs4_core_ram_0_ram3_ram_array[10] [1]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22179));
  NOR2BX1 mcs4_core_g26013__8428(.AN
       (\mcs4_core_ram_0_ram3_ram_array[12] [1]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22180));
  NOR2BX1 mcs4_core_g26014__5526(.AN
       (\mcs4_core_ram_0_ram2_ram_array[10] [2]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22181));
  NOR2BX1 mcs4_core_g26015__6783(.AN
       (\mcs4_core_ram_0_ram2_ram_array[8] [2]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22182));
  NOR2BX1 mcs4_core_g26016__3680(.AN
       (\mcs4_core_ram_0_ram0_ram_array[8] [3]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22183));
  NOR2BX1 mcs4_core_g26017__1617(.AN
       (\mcs4_core_ram_0_ram1_ram_array[18] [1]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22184));
  NOR2BX1 mcs4_core_g26018__2802(.AN
       (\mcs4_core_ram_0_ram1_ram_array[8] [1]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22185));
  NOR2BX1 mcs4_core_g26019__1705(.AN
       (\mcs4_core_ram_0_ram1_ram_array[12] [1]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22186));
  NOR2BX1 mcs4_core_g26020__5122(.AN
       (\mcs4_core_ram_0_ram1_ram_array[10] [1]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22187));
  NOR2BX1 mcs4_core_g26021__8246(.AN
       (\mcs4_core_ram_0_ram0_ram_array[8] [2]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22188));
  NOR2BX1 mcs4_core_g26022__7098(.AN
       (\mcs4_core_ram_0_ram0_ram_array[18] [3]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22189));
  NOR2BX1 mcs4_core_g26023__6131(.AN
       (\mcs4_core_ram_0_ram2_ram_array[8] [1]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22190));
  NOR2BX1 mcs4_core_g26024__1881(.AN
       (\mcs4_core_ram_0_ram3_ram_array[10] [2]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22191));
  NOR2BX1 mcs4_core_g26025__5115(.AN
       (\mcs4_core_ram_0_ram3_ram_array[8] [2]), .B
       (mcs4_core_n_22232), .Y (mcs4_core_n_22192));
  NOR2BX1 mcs4_core_g26026__7482(.AN
       (\mcs4_core_ram_0_ram2_ram_array[10] [1]), .B
       (mcs4_core_n_22208), .Y (mcs4_core_n_22193));
  NOR2BX1 mcs4_core_g26027__4733(.AN
       (\mcs4_core_ram_0_ram3_ram_array[12] [2]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22194));
  NOR2BX1 mcs4_core_g26028__6161(.AN
       (\mcs4_core_ram_0_ram2_ram_array[12] [1]), .B
       (mcs4_core_n_22216), .Y (mcs4_core_n_22195));
  NAND2X1 mcs4_core_g26029__9315(.A
       (\mcs4_core_ram_0_ram0_ram_array[17] [3]), .B
       (mcs4_core_n_22279), .Y (mcs4_core_n_22196));
  NOR2BX1 mcs4_core_g26030__9945(.AN
       (\mcs4_core_ram_0_ram0_ram_array[18] [1]), .B
       (mcs4_core_n_22199), .Y (mcs4_core_n_22197));
  AND2X1 mcs4_core_g26031__2883(.A (mcs4_core_n_22286), .B
       (mcs4_core_n_22427), .Y (mcs4_core_n_22164));
  AND2X1 mcs4_core_g26032__2346(.A (mcs4_core_n_22279), .B
       (mcs4_core_n_22427), .Y (mcs4_core_n_22165));
  AND2X1 mcs4_core_g26033__1666(.A (mcs4_core_n_22201), .B
       (mcs4_core_n_22427), .Y (mcs4_core_n_22166));
  AND2X1 mcs4_core_g26034__7410(.A (n_37), .B (mcs4_core_n_22427), .Y
       (mcs4_core_n_22167));
  INVX6 mcs4_core_g26035(.A (n_37), .Y (mcs4_core_n_22199));
  AND2X4 mcs4_core_g26037__6417(.A (mcs4_core_n_22380), .B (n_36), .Y
       (mcs4_core_n_22201));
  OR2X4 mcs4_core_g26038__5477(.A (mcs4_core_n_22391), .B
       (mcs4_core_ram_0_n_3561), .Y (mcs4_core_n_22208));
  OR2X4 mcs4_core_g26039__2398(.A (mcs4_core_n_22391), .B
       (mcs4_core_ram_0_n_3562), .Y (mcs4_core_n_22216));
  AND2X6 mcs4_core_g26040__5107(.A (mcs4_core_n_22392), .B
       (mcs4_core_n_22372), .Y (mcs4_core_n_22224));
  OR2X4 mcs4_core_g26041__6260(.A (mcs4_core_n_22391), .B
       (mcs4_core_ram_0_n_3559), .Y (mcs4_core_n_22232));
  AND2X6 mcs4_core_g26042__4319(.A (mcs4_core_n_22380), .B
       (mcs4_core_n_22372), .Y (mcs4_core_n_22240));
  AND2X6 mcs4_core_g26043__8428(.A (mcs4_core_n_22393), .B
       (mcs4_core_n_22372), .Y (mcs4_core_n_22248));
  AND2X6 mcs4_core_g26044__5526(.A (mcs4_core_n_22378), .B
       (mcs4_core_n_22372), .Y (mcs4_core_n_22256));
  AND2X6 mcs4_core_g26045__6783(.A (mcs4_core_n_22380), .B
       (mcs4_core_n_22374), .Y (mcs4_core_n_22264));
  AND2X4 mcs4_core_g26046__3680(.A (mcs4_core_n_22380), .B
       (mcs4_core_n_22370), .Y (mcs4_core_n_22279));
  AND2X4 mcs4_core_g26047__1617(.A (mcs4_core_n_22393), .B
       (mcs4_core_n_22370), .Y (mcs4_core_n_22286));
  AND2X6 mcs4_core_g26048__2802(.A (mcs4_core_n_22393), .B
       (mcs4_core_n_22365), .Y (mcs4_core_n_22293));
  AND2X4 mcs4_core_g26049__1705(.A (mcs4_core_n_22378), .B
       (mcs4_core_n_22365), .Y (mcs4_core_n_22301));
  AND2X6 mcs4_core_g26050__5122(.A (mcs4_core_n_22380), .B
       (mcs4_core_n_22365), .Y (mcs4_core_n_22309));
  AND2X6 mcs4_core_g26051__8246(.A (mcs4_core_n_22380), .B
       (mcs4_core_n_22368), .Y (mcs4_core_n_22317));
  AND2X6 mcs4_core_g26052__7098(.A (mcs4_core_n_22393), .B
       (mcs4_core_n_22374), .Y (mcs4_core_n_22325));
  AND2X6 mcs4_core_g26053__6131(.A (mcs4_core_n_22393), .B
       (mcs4_core_n_22368), .Y (mcs4_core_n_22333));
  AND2X4 mcs4_core_g26054__1881(.A (mcs4_core_n_22378), .B
       (mcs4_core_n_22368), .Y (mcs4_core_n_22341));
  AND2X4 mcs4_core_g26055__5115(.A (mcs4_core_n_22378), .B
       (mcs4_core_n_22374), .Y (mcs4_core_n_22349));
  INVX1 mcs4_core_g26056(.A (n_36), .Y (mcs4_core_ram_0_n_3486));
  INVX3 mcs4_core_g26057(.A (mcs4_core_n_22365), .Y
       (mcs4_core_ram_0_n_3561));
  CLKINVX4 mcs4_core_g26058(.A (mcs4_core_ram_0_n_3559), .Y
       (mcs4_core_n_22368));
  AND2X2 mcs4_core_g26060__7482(.A (mcs4_core_n_22414), .B
       (mcs4_core_n_22389), .Y (mcs4_core_n_22365));
  OR2X2 mcs4_core_g26061__4733(.A (mcs4_core_n_22415), .B
       (mcs4_core_n_22390), .Y (mcs4_core_ram_0_n_3559));
  INVX1 mcs4_core_g26062(.A (mcs4_core_n_22370), .Y
       (mcs4_core_ram_0_n_3566));
  CLKINVX4 mcs4_core_g26063(.A (mcs4_core_ram_0_n_3563), .Y
       (mcs4_core_n_22372));
  INVX3 mcs4_core_g26064(.A (mcs4_core_n_22374), .Y
       (mcs4_core_ram_0_n_3562));
  NOR2X2 mcs4_core_g26065__6161(.A (mcs4_core_n_22414), .B
       (mcs4_core_n_22390), .Y (mcs4_core_n_22370));
  OR3X1 mcs4_core_g26066__9315(.A (mcs4_core_n_22399), .B
       (mcs4_core_n_22415), .C (mcs4_core_n_22407), .Y
       (mcs4_core_ram_0_n_3563));
  AND2X2 mcs4_core_g26067__9945(.A (mcs4_core_n_22414), .B
       (mcs4_core_n_22383), .Y (mcs4_core_n_22374));
  NOR2BX1 mcs4_core_g26068__2883(.AN (mcs4_core_n_22399), .B
       (mcs4_core_n_22407), .Y (mcs4_core_n_22383));
  AND2X2 mcs4_core_g26069__2346(.A (mcs4_core_ram_0_ram_addr[0]), .B
       (mcs4_core_ram_0_ram_addr[3]), .Y (mcs4_core_n_22378));
  AND2X2 mcs4_core_g26070__1666(.A (mcs4_core_ram_0_ram_addr[0]), .B
       (mcs4_core_n_22408), .Y (mcs4_core_n_22380));
  CLKINVX4 mcs4_core_g26072(.A (mcs4_core_n_22392), .Y
       (mcs4_core_n_22391));
  AND2X1 mcs4_core_g26074__7410(.A (mcs4_core_n_22407), .B
       (mcs4_core_n_22400), .Y (mcs4_core_n_22389));
  NAND2X2 mcs4_core_g26075__6417(.A (mcs4_core_n_22399), .B
       (mcs4_core_n_22407), .Y (mcs4_core_n_22390));
  NOR2X2 mcs4_core_g26076__5477(.A (mcs4_core_ram_0_ram_addr[0]), .B
       (mcs4_core_n_22408), .Y (mcs4_core_n_22392));
  AND2X2 mcs4_core_g26077__2398(.A (mcs4_core_n_22402), .B
       (mcs4_core_n_22408), .Y (mcs4_core_n_22393));
  AND2XL mcs4_core_g26078__5107(.A (mcs4_core_i4004_acc_0), .B
       (mcs4_core_data_dir), .Y (mcs4_core_data_out[0]));
  INVX1 mcs4_core_g26079(.A (mcs4_core_n_22400), .Y
       (mcs4_core_n_22399));
  MX3X1 mcs4_core_g26081__6260(.A (mcs4_core_ram_0_char_num[1]), .B
       (mcs4_core_ram_0_opa[1]), .C (mcs4_core_ram_0_rfsh_addr[1]), .S0
       (mcs4_core_ram_0_opa[2]), .S1 (poc_pad_w), .Y
       (mcs4_core_n_22400));
  MX3X4 mcs4_core_g26082__4319(.A (mcs4_core_ram_0_char_num[0]), .B
       (mcs4_core_ram_0_opa[0]), .C (mcs4_core_ram_0_rfsh_addr[0]), .S0
       (mcs4_core_ram_0_opa[2]), .S1 (poc_pad_w), .Y
       (mcs4_core_ram_0_ram_addr[0]));
  NOR2X2 mcs4_core_g26083__8428(.A
       (mcs4_core_i4004_alu_board_acc_out[0]), .B
       (mcs4_core_i4004_alu_board_n_340), .Y (mcs4_core_i4004_acc_0));
  INVX3 mcs4_core_g26084(.A (mcs4_core_n_22408), .Y
       (mcs4_core_ram_0_ram_addr[3]));
  AND2X2 mcs4_core_g26085__5526(.A (mcs4_core_n_22423), .B
       (mcs4_core_n_22417), .Y (mcs4_core_n_22407));
  AND2X2 mcs4_core_g26086__6783(.A (mcs4_core_n_22421), .B
       (mcs4_core_n_22416), .Y (mcs4_core_n_22408));
  OR2X1 mcs4_core_g26087__3680(.A
       (mcs4_core_i4004_alu_board_acc_out[1]), .B
       (mcs4_core_i4004_alu_board_n_367), .Y
       (mcs4_core_i4004_alu_board_n_340));
  OR2X1 mcs4_core_g26088__1617(.A (mcs4_core_n_22424), .B
       (mcs4_core_n_22439), .Y (mcs4_core_n_22411));
  INVX1 mcs4_core_g26089(.A (mcs4_core_n_22414), .Y
       (mcs4_core_n_22415));
  OR3X1 mcs4_core_g26090__2802(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_n_15069), .C (poc_pad_w), .Y (mcs4_core_n_22416));
  OR3X1 mcs4_core_g26091__1705(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_n_15070), .C (poc_pad_w), .Y (mcs4_core_n_22417));
  MXI2X2 mcs4_core_g26092__5122(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_ram_0_rfsh_addr[4]), .S0 (poc_pad_w), .Y
       (mcs4_core_n_22414));
  NAND2X1 mcs4_core_g26093__8246(.A (mcs4_core_ram_0_rfsh_addr[3]), .B
       (poc_pad_w), .Y (mcs4_core_n_22421));
  NOR2BX1 mcs4_core_g26094__7098(.AN
       (mcs4_core_i4004_tio_board_data_o[0]), .B
       (mcs4_core_i4004_tio_board_n0700), .Y (mcs4_core_data_out[0]));
  NAND2X1 mcs4_core_g26095__6131(.A (mcs4_core_ram_0_rfsh_addr[2]), .B
       (poc_pad_w), .Y (mcs4_core_n_22423));
  OR2X1 mcs4_core_g26096__1881(.A
       (mcs4_core_i4004_alu_board_acc_out[2]), .B
       (mcs4_core_i4004_alu_board_acc_out[3]), .Y
       (mcs4_core_i4004_alu_board_n_367));
  NAND2X4 mcs4_core_g26097__5115(.A (mcs4_core_ram_0_reg_num[1]), .B
       (mcs4_core_ram_0_reg_num[0]), .Y (mcs4_core_n_22419));
  CLKINVX4 mcs4_core_g26098(.A (mcs4_core_n_22427), .Y
       (mcs4_core_n_22428));
  NOR2BX1 mcs4_core_g26099__7482(.AN
       (mcs4_core_i4004_tio_board_data_o[2]), .B
       (mcs4_core_i4004_tio_board_n0700), .Y (mcs4_core_data_out[2]));
  NOR2BX1 mcs4_core_g26100__4733(.AN
       (mcs4_core_i4004_tio_board_data_o[1]), .B
       (mcs4_core_i4004_tio_board_n0700), .Y (mcs4_core_data_out[1]));
  NOR2BX1 mcs4_core_g26101__6161(.AN
       (mcs4_core_i4004_tio_board_data_o[3]), .B
       (mcs4_core_i4004_tio_board_n0700), .Y (mcs4_core_data_out[3]));
  OR2X1 mcs4_core_g26102__9315(.A (mcs4_core_ram_0_reg_num[1]), .B
       (mcs4_core_ram_0_reg_num[0]), .Y (mcs4_core_n_22424));
  OR2X1 mcs4_core_g26103__9945(.A (mcs4_core_ram_0_reg_num[1]), .B
       (mcs4_core_n_22444), .Y (mcs4_core_n_22425));
  AND2X2 mcs4_core_g26104__2883(.A (mcs4_core_ram_0_reg_num[1]), .B
       (mcs4_core_n_22444), .Y (mcs4_core_n_22427));
  CLKINVX4 mcs4_core_g26105(.A (mcs4_core_data_dir), .Y
       (mcs4_core_n_22439));
  TBUFX2 mcs4_core_i4004_alu_board_g256__2346(.A (mcs4_core_n_15797),
       .OE (mcs4_core_n_15835), .Y (mcs4_core_i4004_data[3]));
  OAI31X2 mcs4_core_g18901__1666(.A0 (mcs4_core_n_15977), .A1
       (mcs4_core_n_15910), .A2 (mcs4_core_n_15823), .B0
       (mcs4_core_n_15800), .Y (mcs4_core_n_15797));
  TBUFX2 mcs4_core_i4004_alu_board_g257__7410(.A (mcs4_core_n_15802),
       .OE (mcs4_core_n_15835), .Y (mcs4_core_i4004_data[2]));
  OA22X1 mcs4_core_g18902__6417(.A0 (mcs4_core_n_15873), .A1
       (mcs4_core_i4004_alu_board_n_201), .B0 (mcs4_core_n_16020), .B1
       (mcs4_core_n_15875), .Y (mcs4_core_n_15800));
  NAND2BX1 mcs4_core_g18903__5477(.AN (mcs4_core_n_15828), .B
       (mcs4_core_n_15805), .Y (mcs4_core_n_15802));
  TBUFX2 mcs4_core_i4004_alu_board_g258__2398(.A (mcs4_core_n_15813),
       .OE (mcs4_core_n_15835), .Y (mcs4_core_i4004_data[1]));
  AO21X2 mcs4_core_g18904__5107(.A0 (mcs4_core_n_15957), .A1
       (mcs4_core_n_15832), .B0 (mcs4_core_n_15810), .Y
       (mcs4_core_i4004_alu_board_n_201));
  AOI21X1 mcs4_core_g18905__6260(.A0
       (mcs4_core_i4004_alu_board_acc_out[2]), .A1 (mcs4_core_n_15874),
       .B0 (mcs4_core_n_15807), .Y (mcs4_core_n_15805));
  TBUFX2 mcs4_core_i4004_alu_board_g259__4319(.A (mcs4_core_n_15816),
       .OE (mcs4_core_n_15835), .Y (mcs4_core_i4004_data[0]));
  NOR2BX1 mcs4_core_g18906__8428(.AN (mcs4_core_i4004_alu_board_n0848),
       .B (mcs4_core_n_15873), .Y (mcs4_core_n_15807));
  AOI2BB1X1 mcs4_core_g18907__5526(.A0N (mcs4_core_n_15956), .A1N
       (mcs4_core_n_15832), .B0 (mcs4_core_i4004_alu_board_n_177), .Y
       (mcs4_core_n_15810));
  OAI21X1 mcs4_core_g18908__6783(.A0 (mcs4_core_i4004_alu_board_n_105),
       .A1 (mcs4_core_n_15846), .B0 (mcs4_core_n_15821), .Y
       (mcs4_core_n_15813));
  NAND2X1 mcs4_core_g18909__3680(.A (mcs4_core_n_15826), .B
       (mcs4_core_n_15823), .Y (mcs4_core_n_15816));
  AO21X1 mcs4_core_g18910__1617(.A0 (mcs4_core_n_15956), .A1
       (mcs4_core_n_15832), .B0 (mcs4_core_n_15957), .Y
       (mcs4_core_i4004_alu_board_n_177));
  AOI21X1 mcs4_core_g18911__2802(.A0
       (mcs4_core_i4004_alu_board_acc_out[1]), .A1 (mcs4_core_n_15874),
       .B0 (mcs4_core_n_15824), .Y (mcs4_core_n_15821));
  AO22X2 mcs4_core_g18912__1705(.A0 (mcs4_core_n_15840), .A1
       (mcs4_core_n_15832), .B0 (mcs4_core_n_15974), .B1
       (mcs4_core_n_15851), .Y (mcs4_core_i4004_alu_board_n0848));
  NOR2X1 mcs4_core_g18913__5122(.A (mcs4_core_n_15873), .B
       (mcs4_core_i4004_alu_board_n_189), .Y (mcs4_core_n_15824));
  OR4X1 mcs4_core_g18914__8246(.A (mcs4_core_i4004_alu_board_n_105), .B
       (mcs4_core_n_15850), .C (mcs4_core_n_15940), .D (n_38), .Y
       (mcs4_core_n_15823));
  OA21X1 mcs4_core_g18915__7098(.A0 (mcs4_core_n_15898), .A1
       (mcs4_core_n_15875), .B0 (n_56), .Y (mcs4_core_n_15826));
  NOR4X2 mcs4_core_g18916__6131(.A (mcs4_core_i4004_alu_board_n_105),
       .B (mcs4_core_n_15850), .C (mcs4_core_n_15977), .D
       (mcs4_core_n_15855), .Y (mcs4_core_n_15828));
  AO22X2 mcs4_core_g18917__1881(.A0 (mcs4_core_n_15876), .A1
       (mcs4_core_n_15851), .B0 (mcs4_core_n_15954), .B1
       (mcs4_core_n_15915), .Y (mcs4_core_i4004_alu_board_n_189));
  AOI2BB1X2 mcs4_core_g18918__5115(.A0N (mcs4_core_n_15970), .A1N
       (mcs4_core_n_15852), .B0 (mcs4_core_n_15974), .Y
       (mcs4_core_n_15832));
  OR4X2 mcs4_core_g18920__7482(.A (mcs4_core_n_15933), .B
       (mcs4_core_n_15872), .C (mcs4_core_n_15930), .D
       (mcs4_core_n_15874), .Y (mcs4_core_n_15835));
  TBUFX2 mcs4_core_i4004_ip_board_g213__4733(.A (mcs4_core_n_15862),
       .OE (n_74), .Y (mcs4_core_i4004_data[3]));
  TBUFX2 mcs4_core_i4004_ip_board_g214__6161(.A (mcs4_core_n_15863),
       .OE (n_74), .Y (mcs4_core_i4004_data[2]));
  TBUFX2 mcs4_core_i4004_ip_board_g215__9315(.A (mcs4_core_n_15861),
       .OE (n_74), .Y (mcs4_core_i4004_data[1]));
  TBUFX2 mcs4_core_i4004_ip_board_g216__9945(.A (mcs4_core_n_15865),
       .OE (n_74), .Y (mcs4_core_i4004_data[0]));
  NAND2X1 mcs4_core_g18921__2883(.A (mcs4_core_n_15970), .B
       (mcs4_core_n_15852), .Y (mcs4_core_n_15840));
  OR4X1 mcs4_core_g18923__2346(.A (mcs4_core_n_15997), .B
       (mcs4_core_n_15850), .C (mcs4_core_n_15977), .D
       (mcs4_core_n_15940), .Y (mcs4_core_n_15846));
  TBUFX2 mcs4_core_i4004_id_board_g191__1666(.A
       (mcs4_core_i4004_id_board_opa[2]), .OE (mcs4_core_n_15870), .Y
       (mcs4_core_i4004_data[2]));
  TBUFX2 mcs4_core_i4004_id_board_g190__7410(.A
       (mcs4_core_i4004_id_board_opa[3]), .OE (mcs4_core_n_15870), .Y
       (mcs4_core_i4004_data[3]));
  TBUFX2 mcs4_core_i4004_id_board_g192__6417(.A
       (mcs4_core_i4004_id_board_opa[1]), .OE (mcs4_core_n_15870), .Y
       (mcs4_core_i4004_data[1]));
  TBUFX2 mcs4_core_i4004_id_board_g193__5477(.A
       (mcs4_core_i4004_id_board_opa[0]), .OE (mcs4_core_n_15870), .Y
       (mcs4_core_i4004_data[0]));
  TBUFX2 mcs4_core_i4004_sp_board_g175__2398(.A (mcs4_core_n_15891),
       .OE (mcs4_core_n_15911), .Y (mcs4_core_i4004_data[3]));
  TBUFX2 mcs4_core_i4004_sp_board_g176__5107(.A (mcs4_core_n_15888),
       .OE (mcs4_core_n_15911), .Y (mcs4_core_i4004_data[2]));
  TBUFX2 mcs4_core_i4004_sp_board_g177__6260(.A (mcs4_core_n_15890),
       .OE (mcs4_core_n_15911), .Y (mcs4_core_i4004_data[1]));
  TBUFX2 mcs4_core_i4004_sp_board_g178__4319(.A (mcs4_core_n_15884),
       .OE (mcs4_core_n_15911), .Y (mcs4_core_i4004_data[0]));
  INVX1 mcs4_core_g18924(.A (mcs4_core_n_15851), .Y
       (mcs4_core_n_15852));
  OR3X1 mcs4_core_g18926__8428(.A (mcs4_core_n_15997), .B
       (mcs4_core_n_15929), .C (mcs4_core_n_15910), .Y
       (mcs4_core_n_15855));
  OAI21X2 mcs4_core_g18927__5526(.A0 (mcs4_core_n_15908), .A1
       (mcs4_core_i4004_id_board_n_41), .B0
       (mcs4_core_i4004_id_board_opa[3]), .Y (mcs4_core_n_15850));
  AOI2BB1X2 mcs4_core_g18928__6783(.A0N (mcs4_core_n_15955), .A1N
       (mcs4_core_n_15916), .B0 (mcs4_core_n_15954), .Y
       (mcs4_core_n_15851));
  OAI2BB1X1 mcs4_core_g18929__3680(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[5]), .A1N
       (mcs4_core_n_15931), .B0 (mcs4_core_n_15885), .Y
       (mcs4_core_n_15861));
  OAI2BB1X1 mcs4_core_g18930__1617(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[11]), .A1N (n_41), .B0
       (mcs4_core_n_15892), .Y (mcs4_core_n_15862));
  OAI2BB1X1 mcs4_core_g18931__2802(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[6]), .A1N
       (mcs4_core_n_15931), .B0 (mcs4_core_n_15879), .Y
       (mcs4_core_n_15863));
  OAI2BB1X1 mcs4_core_g18932__1705(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[8]), .A1N (n_41), .B0
       (mcs4_core_n_15887), .Y (mcs4_core_n_15865));
  AO22X2 mcs4_core_g18933__5122(.A0 (mcs4_core_n_15949), .A1
       (mcs4_core_n_15915), .B0 (mcs4_core_i4004_alu_board_n_359), .B1
       (mcs4_core_n_15971), .Y (mcs4_core_i4004_alu_board_n0846));
  TBUFX2 mcs4_core_i4004_tio_board_g53__8246(.A (mcs4_core_n_15899),
       .OE (n_75), .Y (mcs4_core_i4004_data[2]));
  TBUFX2 mcs4_core_i4004_tio_board_g52__7098(.A (mcs4_core_n_15894),
       .OE (n_75), .Y (mcs4_core_i4004_data[3]));
  TBUFX2 mcs4_core_i4004_tio_board_g3__6131(.A (mcs4_core_n_15903), .OE
       (n_75), .Y (mcs4_core_i4004_data[1]));
  TBUFX2 mcs4_core_i4004_tio_board_g54__1881(.A (mcs4_core_n_15905),
       .OE (n_75), .Y (mcs4_core_i4004_data[0]));
  CLKINVX3 mcs4_core_g18934(.A (mcs4_core_n_15872), .Y
       (mcs4_core_n_15873));
  CLKINVX3 mcs4_core_g18935(.A (mcs4_core_n_15874), .Y
       (mcs4_core_n_15875));
  NAND2X1 mcs4_core_g18936__5115(.A (mcs4_core_n_15955), .B
       (mcs4_core_n_15916), .Y (mcs4_core_n_15876));
  AOI22X2 mcs4_core_g18937__7482(.A0
       (mcs4_core_i4004_ip_board_dram_temp[10]), .A1 (n_41), .B0
       (mcs4_core_i4004_ip_board_dram_temp[2]), .B1
       (mcs4_core_n_15980), .Y (mcs4_core_n_15879));
  OR2X1 mcs4_core_g18938__4733(.A (mcs4_core_n_15909), .B
       (mcs4_core_i4004_id_board_n_41), .Y
       (mcs4_core_i4004_alu_board_n0403));
  NOR2X2 mcs4_core_g18939__6161(.A (mcs4_core_i4004_x21_clk2), .B
       (mcs4_core_n_15896), .Y (mcs4_core_n_15870));
  NOR2X2 mcs4_core_g18940__9315(.A (mcs4_core_i4004_x31_clk2), .B
       (mcs4_core_i4004_id_board_n_43), .Y (mcs4_core_n_15872));
  OA21X2 mcs4_core_g18941__9945(.A0 (mcs4_core_n_15959), .A1
       (mcs4_core_n_15958), .B0 (mcs4_core_n_15919), .Y
       (mcs4_core_n_15874));
  MX2X1 mcs4_core_g18942__2883(.A
       (mcs4_core_i4004_sp_board_dram_temp[0]), .B
       (mcs4_core_i4004_sp_board_dram_temp[4]), .S0
       (mcs4_core_n_15944), .Y (mcs4_core_n_15884));
  AOI22X2 mcs4_core_g18943__2346(.A0
       (mcs4_core_i4004_ip_board_dram_temp[9]), .A1 (n_41), .B0
       (mcs4_core_i4004_ip_board_dram_temp[1]), .B1
       (mcs4_core_n_15980), .Y (mcs4_core_n_15885));
  AOI22X2 mcs4_core_g18944__1666(.A0
       (mcs4_core_i4004_ip_board_dram_temp[4]), .A1
       (mcs4_core_n_15931), .B0
       (mcs4_core_i4004_ip_board_dram_temp[0]), .B1
       (mcs4_core_n_15980), .Y (mcs4_core_n_15887));
  MX2X1 mcs4_core_g18945__7410(.A
       (mcs4_core_i4004_sp_board_dram_temp[2]), .B
       (mcs4_core_i4004_sp_board_dram_temp[6]), .S0
       (mcs4_core_n_15944), .Y (mcs4_core_n_15888));
  MX2X1 mcs4_core_g18946__6417(.A
       (mcs4_core_i4004_sp_board_dram_temp[1]), .B
       (mcs4_core_i4004_sp_board_dram_temp[5]), .S0
       (mcs4_core_n_15944), .Y (mcs4_core_n_15890));
  MX2X1 mcs4_core_g18947__5477(.A
       (mcs4_core_i4004_sp_board_dram_temp[3]), .B
       (mcs4_core_i4004_sp_board_dram_temp[7]), .S0
       (mcs4_core_n_15944), .Y (mcs4_core_n_15891));
  AOI22X2 mcs4_core_g18948__2398(.A0
       (mcs4_core_i4004_ip_board_dram_temp[7]), .A1
       (mcs4_core_n_15931), .B0
       (mcs4_core_i4004_ip_board_dram_temp[3]), .B1
       (mcs4_core_n_15980), .Y (mcs4_core_n_15892));
  OAI2BB1X1 mcs4_core_g18949__5107(.A0N (mcs4_core_n_15452), .A1N
       (mcs4_core_data_pad[3]), .B0 (mcs4_core_n_15942), .Y
       (mcs4_core_n_15894));
  AND2X1 mcs4_core_g18950__6260(.A (mcs4_core_i4004_id_board_n_305), .B
       (mcs4_core_i4004_id_board_n_315), .Y (mcs4_core_n_15896));
  NAND2BX1 mcs4_core_g18951__4319(.AN (mcs4_core_n_15930), .B
       (mcs4_core_i4004_alu_board_acc_out[0]), .Y (mcs4_core_n_15898));
  OAI2BB1X1 mcs4_core_g18952__8428(.A0N (mcs4_core_n_15452), .A1N
       (mcs4_core_data_pad[2]), .B0 (mcs4_core_n_15942), .Y
       (mcs4_core_n_15899));
  OAI2BB1X1 mcs4_core_g18953__5526(.A0N (mcs4_core_n_15452), .A1N
       (mcs4_core_data_pad[1]), .B0 (mcs4_core_n_15942), .Y
       (mcs4_core_n_15903));
  OAI2BB1X1 mcs4_core_g18954__6783(.A0N (mcs4_core_n_15452), .A1N
       (mcs4_core_data_pad[0]), .B0 (mcs4_core_n_15942), .Y
       (mcs4_core_n_15905));
  OR2X1 mcs4_core_g18955__3680(.A (mcs4_core_i4004_dc), .B
       (mcs4_core_i4004_id_board_n_341), .Y
       (mcs4_core_i4004_id_board_n_43));
  CLKINVX3 mcs4_core_g18956(.A (mcs4_core_n_15909), .Y
       (mcs4_core_n_15908));
  INVX1 mcs4_core_g18957(.A (mcs4_core_n_15915), .Y
       (mcs4_core_n_15916));
  OAI2BB1X1 mcs4_core_g18958__1617(.A0N (mcs4_core_n_15962), .A1N
       (mcs4_core_n_15958), .B0 (mcs4_core_i4004_id_board_n_356), .Y
       (mcs4_core_n_15919));
  AOI2BB1X2 mcs4_core_g18959__2802(.A0N (mcs4_core_n_16020), .A1N
       (mcs4_core_n_15975), .B0 (mcs4_core_i4004_cy_1), .Y
       (mcs4_core_n_15909));
  NOR3X2 mcs4_core_g18960__1705(.A
       (mcs4_core_i4004_alu_board_acc_out[1]), .B
       (mcs4_core_i4004_alu_board_acc_out[3]), .C (mcs4_core_n_15978),
       .Y (mcs4_core_n_15910));
  OR2X2 mcs4_core_g18961__5122(.A (mcs4_core_n_15947), .B
       (mcs4_core_n_15944), .Y (mcs4_core_n_15911));
  AOI2BB1X2 mcs4_core_g18963__8246(.A0N (mcs4_core_n_16018), .A1N
       (mcs4_core_n_15973), .B0 (mcs4_core_n_15971), .Y
       (mcs4_core_n_15915));
  INVX2 mcs4_core_g18966(.A (mcs4_core_n_15933), .Y
       (mcs4_core_i4004_alu_board_n_105));
  OR2X1 mcs4_core_g18968__7098(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (mcs4_core_n_15976), .Y (mcs4_core_i4004_id_board_n_315));
  OR2X2 mcs4_core_g18969__6131(.A (mcs4_core_n_15455), .B
       (mcs4_core_n_15976), .Y (mcs4_core_i4004_id_board_n_341));
  NOR2X2 mcs4_core_g18970__1881(.A (mcs4_core_i4004_alu_board_n_367),
       .B (mcs4_core_n_15978), .Y (mcs4_core_n_15929));
  AND2X1 mcs4_core_g18971__5115(.A (mcs4_core_n_15958), .B
       (mcs4_core_n_15959), .Y (mcs4_core_n_15930));
  NOR2X2 mcs4_core_g18972__7482(.A (mcs4_core_n_15972), .B
       (mcs4_core_n_15980), .Y (mcs4_core_n_15931));
  NOR2X2 mcs4_core_g18973__4733(.A (mcs4_core_i4004_x21_clk2), .B
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_n_15933));
  NOR3X2 mcs4_core_g18977__6161(.A (mcs4_core_i4004_sp_board_n_305), .B
       (mcs4_core_i4004_dc), .C (mcs4_core_clk2_pad), .Y
       (mcs4_core_n_15947));
  NAND2X1 mcs4_core_g18978__9315(.A (mcs4_core_n_16018), .B
       (mcs4_core_n_15973), .Y (mcs4_core_n_15949));
  AND2X1 mcs4_core_g18979__9945(.A (mcs4_core_n_15979), .B
       (mcs4_core_n_15975), .Y (mcs4_core_n_15940));
  OR3X1 mcs4_core_g18980__2883(.A (mcs4_core_n_15454), .B
       (mcs4_core_n_15455), .C (n_35), .Y
       (mcs4_core_i4004_id_board_n_356));
  AND2X2 mcs4_core_g18981__2346(.A (mcs4_core_n_15985), .B
       (mcs4_core_n_15983), .Y (mcs4_core_n_15942));
  AND2X2 mcs4_core_g18982__1666(.A (mcs4_core_n_16023), .B
       (mcs4_core_n_15982), .Y (mcs4_core_n_15944));
  INVX2 mcs4_core_g18983(.A (mcs4_core_n_15959), .Y
       (mcs4_core_i4004_x31_clk2));
  INVX3 mcs4_core_g18984(.A (mcs4_core_n_15962), .Y
       (mcs4_core_i4004_x21_clk2));
  TBUFX3 mcs4_core_g5__7410(.A (mcs4_core_data_out[1]), .OE
       (mcs4_core_data_dir), .Y (mcs4_core_data_pad[1]));
  TBUFX3 mcs4_core_g4__6417(.A (mcs4_core_data_out[2]), .OE
       (mcs4_core_data_dir), .Y (mcs4_core_data_pad[2]));
  TBUFX3 mcs4_core_g6__5477(.A (mcs4_core_data_out[0]), .OE
       (mcs4_core_data_dir), .Y (mcs4_core_data_pad[0]));
  AND2X1 mcs4_core_g18986__2398(.A (mcs4_core_i4004_alu_board_n_353),
       .B (mcs4_core_i4004_alu_board_n_357), .Y (mcs4_core_n_15954));
  NOR2X2 mcs4_core_g18987__5107(.A (mcs4_core_i4004_alu_board_n_357),
       .B (mcs4_core_i4004_alu_board_n_353), .Y (mcs4_core_n_15955));
  TBUFX3 mcs4_core_g1__6260(.A (mcs4_core_data_out[3]), .OE
       (mcs4_core_data_dir), .Y (mcs4_core_data_pad[3]));
  OR2X1 mcs4_core_g18988__4319(.A (mcs4_core_i4004_alu_board_n_351), .B
       (mcs4_core_i4004_alu_board_n_355), .Y (mcs4_core_n_15956));
  AND2X1 mcs4_core_g18989__8428(.A (mcs4_core_i4004_alu_board_n_351),
       .B (mcs4_core_i4004_alu_board_n_355), .Y (mcs4_core_n_15957));
  NOR2X2 mcs4_core_g18990__5526(.A (mcs4_core_i4004_id_board_opa[3]),
       .B (mcs4_core_i4004_id_board_n_408), .Y (mcs4_core_n_15958));
  NOR2X2 mcs4_core_g18991__6783(.A (mcs4_core_i4004_id_board_n_441), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15959));
  NOR2X2 mcs4_core_g18992__3680(.A (mcs4_core_i4004_id_board_n_440), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15962));
  CLKINVX4 mcs4_core_g18993(.A (mcs4_core_n_15979), .Y
       (mcs4_core_n_15978));
  NOR2X1 mcs4_core_g18995__1617(.A (mcs4_core_i4004_sp_board_n_304), .B
       (mcs4_core_i4004_dc), .Y (mcs4_core_n_15982));
  NAND2X1 mcs4_core_g18996__2802(.A (mcs4_core_i4004_tio_board_n_111),
       .B (mcs4_core_clk2_pad), .Y (mcs4_core_n_15983));
  NAND2X1 mcs4_core_g18997__1705(.A (mcs4_core_i4004_tio_board_L), .B
       (mcs4_core_clk1_pad), .Y (mcs4_core_n_15985));
  NOR2X2 mcs4_core_g18998__5122(.A (mcs4_core_i4004_alu_board_n_356),
       .B (mcs4_core_i4004_alu_board_n_352), .Y (mcs4_core_n_15970));
  AND2X1 mcs4_core_g18999__8246(.A (mcs4_core_i4004_alu_board_n_354),
       .B (mcs4_core_i4004_alu_board_n_358), .Y (mcs4_core_n_15971));
  OR2X1 mcs4_core_g19000__7098(.A (mcs4_core_i4004_ip_board_n_346), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15972));
  NOR2X2 mcs4_core_g19001__6131(.A (mcs4_core_i4004_alu_board_n_358),
       .B (mcs4_core_i4004_alu_board_n_354), .Y (mcs4_core_n_15973));
  AND2X1 mcs4_core_g19002__1881(.A (mcs4_core_i4004_alu_board_n_352),
       .B (mcs4_core_i4004_alu_board_n_356), .Y (mcs4_core_n_15974));
  NOR2X2 mcs4_core_g19003__5115(.A
       (mcs4_core_i4004_alu_board_acc_out[1]), .B
       (mcs4_core_i4004_alu_board_acc_out[2]), .Y (mcs4_core_n_15975));
  NAND2BX2 mcs4_core_g19004__7482(.AN
       (mcs4_core_i4004_id_board_opr[3]), .B
       (mcs4_core_i4004_id_board_opr[2]), .Y (mcs4_core_n_15976));
  NOR2X2 mcs4_core_g19005__4733(.A (mcs4_core_i4004_alu_board_n_340),
       .B (mcs4_core_i4004_id_board_n_44), .Y (mcs4_core_n_15977));
  NOR2X2 mcs4_core_g19006__6161(.A
       (mcs4_core_i4004_alu_board_acc_out[0]), .B
       (mcs4_core_i4004_id_board_n_44), .Y (mcs4_core_n_15979));
  NOR2X4 mcs4_core_g19007__9315(.A (mcs4_core_i4004_ip_board_n_345), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15980));
  CLKINVX4 mcs4_core_g19009(.A (mcs4_core_i4004_id_board_n_46), .Y
       (mcs4_core_n_15997));
  SDFFQX2 mcs4_core_clockgen_clk1_reg(.CK (sysclk_w), .D
       (mcs4_core_n_26354), .SI (mcs4_core_n_25802), .SE (n_47), .Q
       (mcs4_core_clk1_pad));
  SDFFHQX8 mcs4_core_clockgen_clk2_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25802), .SI (mcs4_core_n_25888), .SE
       (mcs4_core_n_24678), .Q (mcs4_core_clk2_pad));
  DFFQX1 \mcs4_core_clockgen_clockdiv_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24509), .Q (mcs4_core_clockgen_clockdiv[0]));
  DFFTRXL \mcs4_core_clockgen_clockdiv_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24563), .RN (mcs4_core_n_24996), .Q
       (mcs4_core_clockgen_clockdiv[1]), .QN (UNCONNECTED));
  DFFTRX2 \mcs4_core_clockgen_clockdiv_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24643), .RN (mcs4_core_n_24563), .Q
       (mcs4_core_clockgen_clockdiv[3]), .QN (mcs4_core_n_25802));
  DFFQX1 \mcs4_core_clockgen_clockdiv_reg[4] (.CK (sysclk_w), .D
       (mcs4_core_n_24418), .Q (mcs4_core_clockgen_clockdiv[4]));
  EDFFHQX2 \mcs4_core_i4004_alu_board_acc_out_reg[0] (.CK (sysclk_w),
       .D (mcs4_core_i4004_alu_board_acc[0]), .E (mcs4_core_i4004_x12),
       .Q (mcs4_core_i4004_alu_board_acc_out[0]));
  EDFFHQX2 \mcs4_core_i4004_alu_board_acc_out_reg[1] (.CK (sysclk_w),
       .D (mcs4_core_i4004_alu_board_acc[1]), .E (mcs4_core_i4004_x12),
       .Q (mcs4_core_i4004_alu_board_acc_out[1]));
  EDFFHQX2 \mcs4_core_i4004_alu_board_acc_out_reg[2] (.CK (sysclk_w),
       .D (mcs4_core_i4004_alu_board_acc[2]), .E (mcs4_core_i4004_x12),
       .Q (mcs4_core_i4004_alu_board_acc_out[2]));
  DFFHQX1 \mcs4_core_i4004_alu_board_acc_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24447), .Q (mcs4_core_i4004_alu_board_acc[0]));
  DFFHQX1 \mcs4_core_i4004_alu_board_acc_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24446), .Q (mcs4_core_i4004_alu_board_acc[1]));
  DFFHQX1 \mcs4_core_i4004_alu_board_acc_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24436), .Q (mcs4_core_i4004_alu_board_acc[2]));
  DFFHQX1 \mcs4_core_i4004_alu_board_acc_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24441), .Q (mcs4_core_i4004_alu_board_acc[3]));
  EDFFHQX2 mcs4_core_i4004_alu_board_cy_1_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_alu_board_cy), .E (mcs4_core_i4004_x12), .Q
       (mcs4_core_i4004_cy_1));
  DFFQX2 mcs4_core_i4004_alu_board_cy_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23979), .Q (mcs4_core_i4004_alu_board_cy));
  DFFHQX1 mcs4_core_i4004_alu_board_n0870_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23990), .Q (mcs4_core_i4004_alu_board_n_358));
  DFFHQX1 mcs4_core_i4004_alu_board_n0871_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23765), .Q (mcs4_core_i4004_alu_board_n_357));
  DFFHQX1 mcs4_core_i4004_alu_board_n0872_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23992), .Q (mcs4_core_i4004_alu_board_n_356));
  DFFHQX1 mcs4_core_i4004_alu_board_n0873_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23766), .Q (mcs4_core_i4004_alu_board_n_355));
  SDFFQX1 mcs4_core_i4004_alu_board_n0887_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24695), .SI (mcs4_core_i4004_alu_board_n_354), .SE
       (mcs4_core_i4004_m12), .Q (mcs4_core_i4004_alu_board_n_354));
  SDFFQX1 mcs4_core_i4004_alu_board_n0889_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24692), .SI (mcs4_core_i4004_alu_board_n_353), .SE
       (mcs4_core_i4004_m12), .Q (mcs4_core_i4004_alu_board_n_353));
  SDFFQX1 mcs4_core_i4004_alu_board_n0891_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24694), .SI (mcs4_core_i4004_alu_board_n_352), .SE
       (mcs4_core_i4004_m12), .Q (mcs4_core_i4004_alu_board_n_352));
  SDFFQX1 mcs4_core_i4004_alu_board_n0893_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24690), .SI (mcs4_core_i4004_alu_board_n_351), .SE
       (mcs4_core_i4004_m12), .Q (mcs4_core_i4004_alu_board_n_351));
  DFFHQX1 \mcs4_core_i4004_alu_board_tmp_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24770), .Q (mcs4_core_i4004_alu_board_tmp[0]));
  DFFHQX1 \mcs4_core_i4004_alu_board_tmp_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24767), .Q (mcs4_core_i4004_alu_board_tmp[1]));
  DFFHQX1 \mcs4_core_i4004_alu_board_tmp_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24768), .Q (mcs4_core_i4004_alu_board_tmp[2]));
  DFFHQX1 \mcs4_core_i4004_alu_board_tmp_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24769), .Q (mcs4_core_i4004_alu_board_tmp[3]));
  SDFFQX1 mcs4_core_i4004_id_board_n0360_reg(.CK (sysclk_w), .D
       (mcs4_core_n_26334), .SI (mcs4_core_i4004_id_board_n_440), .SE
       (mcs4_core_n_25902), .Q (mcs4_core_i4004_id_board_n_440));
  SDFFQX1 mcs4_core_i4004_id_board_n0362_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_439), .SI (mcs4_core_n_24477), .SE
       (mcs4_core_n_25883), .Q (mcs4_core_i4004_id_board_n_439));
  SDFFQX1 mcs4_core_i4004_id_board_n0380_reg(.CK (sysclk_w), .D
       (mcs4_core_n_26280), .SI (mcs4_core_i4004_id_board_n_441), .SE
       (mcs4_core_n_25902), .Q (mcs4_core_i4004_id_board_n_441));
  SDFFQX1 mcs4_core_i4004_id_board_n0397_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_437), .SI (mcs4_core_n_25695), .SE
       (mcs4_core_n_26354), .Q (mcs4_core_i4004_id_board_n_437));
  SDFFQX1 mcs4_core_i4004_id_board_n0405_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_436), .SI (mcs4_core_n_24259), .SE
       (mcs4_core_n_25888), .Q (mcs4_core_i4004_id_board_n_436));
  SDFFQX1 mcs4_core_i4004_id_board_n0414_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_442), .SI (mcs4_core_i4004_a22), .SE
       (mcs4_core_n_25878), .Q (mcs4_core_i4004_id_board_n_442));
  SDFFQX1 mcs4_core_i4004_id_board_n0425_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_446), .SI (mcs4_core_i4004_x12), .SE
       (mcs4_core_n_25883), .Q (mcs4_core_i4004_id_board_n_446));
  SDFFQX1 mcs4_core_i4004_id_board_n0433_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_444), .SI (mcs4_core_i4004_m12), .SE
       (mcs4_core_n_25878), .Q (mcs4_core_i4004_id_board_n_444));
  SDFFQX1 mcs4_core_i4004_id_board_n0797_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_442), .SI
       (mcs4_core_i4004_id_board_n_443), .SE (mcs4_core_n_25883), .Q
       (mcs4_core_i4004_id_board_n_443));
  SDFFQX1 mcs4_core_i4004_id_board_n0801_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_444), .SI
       (mcs4_core_i4004_id_board_n_445), .SE (mcs4_core_n_25888), .Q
       (mcs4_core_i4004_id_board_n_445));
  SDFFQX1 mcs4_core_i4004_id_board_n0805_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_446), .SI
       (mcs4_core_i4004_id_board_n_447), .SE (mcs4_core_n_25878), .Q
       (mcs4_core_i4004_id_board_n_447));
  SDFFQX4 \mcs4_core_i4004_id_board_opa_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[1]), .SI
       (mcs4_core_i4004_id_board_opa[1]), .SE (mcs4_core_n_25157), .Q
       (mcs4_core_i4004_id_board_opa[1]));
  SDFFQX2 \mcs4_core_i4004_id_board_opa_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[2]), .SI
       (mcs4_core_i4004_id_board_opa[2]), .SE (mcs4_core_n_25157), .Q
       (mcs4_core_i4004_id_board_opa[2]));
  SDFFQX4 \mcs4_core_i4004_id_board_opa_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[3]), .SI
       (mcs4_core_i4004_id_board_opa[3]), .SE (mcs4_core_n_25157), .Q
       (mcs4_core_i4004_id_board_opa[3]));
  SDFFQX2 \mcs4_core_i4004_id_board_opr_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[0]), .SI
       (mcs4_core_i4004_id_board_opr[0]), .SE (mcs4_core_n_25155), .Q
       (mcs4_core_i4004_id_board_opr[0]));
  SDFFQX2 \mcs4_core_i4004_id_board_opr_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[1]), .SI
       (mcs4_core_i4004_id_board_opr[1]), .SE (mcs4_core_n_25155), .Q
       (mcs4_core_i4004_id_board_opr[1]));
  SDFFQX2 \mcs4_core_i4004_id_board_opr_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[2]), .SI
       (mcs4_core_i4004_id_board_opr[2]), .SE (mcs4_core_n_25155), .Q
       (mcs4_core_i4004_id_board_opr[2]));
  SDFFQX2 \mcs4_core_i4004_id_board_opr_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[3]), .SI
       (mcs4_core_i4004_id_board_opr[3]), .SE (mcs4_core_n_25155), .Q
       (mcs4_core_i4004_id_board_opr[3]));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_ptr_0_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_addr_ptr_0_master), .SI
       (mcs4_core_n_25837), .SE (mcs4_core_n_26354), .Q
       (mcs4_core_i4004_ip_board_addr_ptr_0_master));
  SDFFQX2 mcs4_core_i4004_ip_board_addr_ptr_0_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_ip_board_addr_ptr_0_slave), .SI
       (mcs4_core_i4004_ip_board_addr_ptr_0_master), .SE (n_79), .Q
       (mcs4_core_i4004_ip_board_addr_ptr_0_slave));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_ptr_1_master_reg(.CK
       (sysclk_w), .D (mcs4_core_n_26213), .SI
       (mcs4_core_i4004_ip_board_addr_ptr_1_master), .SE
       (mcs4_core_n_25837), .Q
       (mcs4_core_i4004_ip_board_addr_ptr_1_master));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_ptr_1_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_ip_board_addr_ptr_1_master), .SI
       (mcs4_core_i4004_ip_board_addr_ptr_1_slave), .SE
       (mcs4_core_i4004_ip_board_addr_ptr_0_slave), .Q
       (mcs4_core_i4004_ip_board_addr_ptr_1_slave));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_rfsh_0_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_addr_rfsh_0_master),
       .SI (mcs4_core_n_26267), .SE (mcs4_core_n_26365), .Q
       (mcs4_core_i4004_ip_board_addr_rfsh_0_master));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_rfsh_0_slave_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_addr_rfsh_0_master),
       .SI (mcs4_core_i4004_ip_board_addr_rfsh_0_slave), .SE
       (mcs4_core_n_24459), .Q
       (mcs4_core_i4004_ip_board_addr_rfsh_0_slave));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_rfsh_1_master_reg(.CK
       (sysclk_w), .D (mcs4_core_n_25757), .SI
       (mcs4_core_i4004_ip_board_addr_rfsh_1_master), .SE
       (mcs4_core_n_26267), .Q
       (mcs4_core_i4004_ip_board_addr_rfsh_1_master));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_rfsh_1_slave_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_addr_rfsh_1_master),
       .SI (mcs4_core_i4004_ip_board_addr_rfsh_1_slave), .SE
       (mcs4_core_i4004_ip_board_addr_rfsh_0_slave), .Q
       (mcs4_core_i4004_ip_board_addr_rfsh_1_slave));
  SDFFQX1 mcs4_core_i4004_ip_board_carry_in_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_ip_board_carry_in), .SI
       (mcs4_core_i4004_ip_board_carry_out), .SE (mcs4_core_n_26360),
       .Q (mcs4_core_i4004_ip_board_carry_in));
  SDFFQX1 mcs4_core_i4004_ip_board_carry_out_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_ip_board_carry_out), .SI (mcs4_core_n_23552),
       .SE (mcs4_core_n_25888), .Q
       (mcs4_core_i4004_ip_board_carry_out));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [0]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[0]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [1]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[1]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [2]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[2]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [3]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[3]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [3]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [4]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[4]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [4]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [5]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[5]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [5]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [6]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[6]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [6]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [7]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[7]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [7]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][8] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [8]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[8]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [8]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][9] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [9]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[9]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [9]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][10] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [10]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[10]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [10]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][11] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [11]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[11]), .SE
       (mcs4_core_n_24582), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [11]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [0]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[0]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [1]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[1]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [2]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[2]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [3]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[3]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [3]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [4]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[4]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [4]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [5]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[5]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [5]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [6]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[6]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [6]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [7]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[7]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [7]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][8] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [8]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[8]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [8]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][9] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [9]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[9]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [9]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][10] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [10]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[10]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [10]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][11] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [11]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[11]), .SE
       (mcs4_core_n_24564), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [11]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [0]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [1]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [2]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [3]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [3]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [4]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [4]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [5]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [5]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [6]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [6]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [7]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [7]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][8] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[8]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [8]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [8]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][9] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[9]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [9]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [9]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][10] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[10]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [10]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [10]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][11] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[11]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [11]), .SE
       (mcs4_core_n_24570), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [11]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [0]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [1]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [2]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [3]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [3]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [4]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [4]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [5]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [5]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [6]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [6]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [7]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [7]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][8] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[8]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [8]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [8]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][9] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[9]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [9]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [9]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][10] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[10]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [10]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [10]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][11] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[11]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [11]), .SE
       (mcs4_core_n_24576), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [11]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_23438), .Q (mcs4_core_i4004_ip_board_dram_temp[0]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_23446), .Q (mcs4_core_i4004_ip_board_dram_temp[1]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_23442), .Q (mcs4_core_i4004_ip_board_dram_temp[2]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_23434), .Q (mcs4_core_i4004_ip_board_dram_temp[3]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[4] (.CK (sysclk_w), .D
       (mcs4_core_n_23443), .Q (mcs4_core_i4004_ip_board_dram_temp[4]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[5] (.CK (sysclk_w), .D
       (mcs4_core_n_23444), .Q (mcs4_core_i4004_ip_board_dram_temp[5]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[6] (.CK (sysclk_w), .D
       (mcs4_core_n_23447), .Q (mcs4_core_i4004_ip_board_dram_temp[6]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[7] (.CK (sysclk_w), .D
       (mcs4_core_n_23440), .Q (mcs4_core_i4004_ip_board_dram_temp[7]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[8] (.CK (sysclk_w), .D
       (mcs4_core_n_23437), .Q (mcs4_core_i4004_ip_board_dram_temp[8]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[9] (.CK (sysclk_w), .D
       (mcs4_core_n_23435), .Q (mcs4_core_i4004_ip_board_dram_temp[9]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[10] (.CK (sysclk_w),
       .D (mcs4_core_n_23441), .Q
       (mcs4_core_i4004_ip_board_dram_temp[10]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[11] (.CK (sysclk_w),
       .D (mcs4_core_n_23431), .Q
       (mcs4_core_i4004_ip_board_dram_temp[11]));
  SDFFQX1 \mcs4_core_i4004_ip_board_incr_in_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[0]), .SI
       (mcs4_core_i4004_ip_board_incr_in[0]), .SE (mcs4_core_n_25073),
       .Q (mcs4_core_i4004_ip_board_incr_in[0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_incr_in_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[1]), .SI
       (mcs4_core_i4004_ip_board_incr_in[1]), .SE (mcs4_core_n_25073),
       .Q (mcs4_core_i4004_ip_board_incr_in[1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_incr_in_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[2]), .SI
       (mcs4_core_i4004_ip_board_incr_in[2]), .SE (mcs4_core_n_25073),
       .Q (mcs4_core_i4004_ip_board_incr_in[2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_incr_in_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[3]), .SI
       (mcs4_core_i4004_ip_board_incr_in[3]), .SE (mcs4_core_n_25073),
       .Q (mcs4_core_i4004_ip_board_incr_in[3]));
  SDFFQX1 mcs4_core_i4004_ip_board_n0374_reg(.CK (sysclk_w), .D
       (mcs4_core_n_26284), .SI (mcs4_core_i4004_ip_board_n_347), .SE
       (mcs4_core_n_25902), .Q (mcs4_core_i4004_ip_board_n_347));
  SDFFQX1 mcs4_core_i4004_ip_board_n0384_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25855), .SI (mcs4_core_i4004_ip_board_n_346), .SE
       (mcs4_core_n_25902), .Q (mcs4_core_i4004_ip_board_n_346));
  SDFFQX1 mcs4_core_i4004_ip_board_n0416_reg(.CK (sysclk_w), .D
       (mcs4_core_n_26330), .SI (mcs4_core_i4004_ip_board_n_345), .SE
       (mcs4_core_n_25902), .Q (mcs4_core_i4004_ip_board_n_345));
  SDFFQX1 mcs4_core_i4004_ip_board_n0438_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_ip_board_n_344), .SI (mcs4_core_n_24450), .SE
       (mcs4_core_n_25883), .Q (mcs4_core_i4004_ip_board_n_344));
  SDFFQX1 mcs4_core_i4004_ip_board_n0517_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25208), .SI (mcs4_core_i4004_ip_board_n_343), .SE
       (mcs4_core_n_25902), .Q (mcs4_core_i4004_ip_board_n_343));
  SDFFQX1 \mcs4_core_i4004_sp_board_din_n_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_26241), .SI (mcs4_core_i4004_sp_board_din_n[0]),
       .SE (mcs4_core_n_25073), .Q (mcs4_core_i4004_sp_board_din_n[0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_din_n_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_26278), .SI (mcs4_core_i4004_sp_board_din_n[1]),
       .SE (mcs4_core_n_25073), .Q (mcs4_core_i4004_sp_board_din_n[1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_din_n_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_25841), .SI (mcs4_core_i4004_sp_board_din_n[2]),
       .SE (mcs4_core_n_25073), .Q (mcs4_core_i4004_sp_board_din_n[2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_din_n_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_26276), .SI (mcs4_core_i4004_sp_board_din_n[3]),
       .SE (mcs4_core_n_25073), .Q (mcs4_core_i4004_sp_board_din_n[3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [0]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[0]), .SE (n_49), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [1]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[1]), .SE (n_49), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [2]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[2]), .SE (n_49), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [3]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[3]), .SE (n_49), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [4]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[4]), .SE (n_49), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [5]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[5]), .SE (n_49), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [6]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[6]), .SE (n_49), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [7]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[7]), .SE (n_49), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [0]), .SE
       (mcs4_core_n_24848), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [1]), .SE
       (mcs4_core_n_24848), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [2]), .SE
       (mcs4_core_n_24848), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [3]), .SE
       (mcs4_core_n_24848), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [4]), .SE
       (mcs4_core_n_24848), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [5]), .SE
       (mcs4_core_n_24848), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [6]), .SE
       (mcs4_core_n_24848), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [7]), .SE
       (mcs4_core_n_24848), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [0]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[0]), .SE (n_48), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [1]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[1]), .SE (n_48), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [2]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[2]), .SE (n_48), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [3]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[3]), .SE (n_48), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [4]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[4]), .SE (n_48), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [5]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[5]), .SE (n_48), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [6]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[6]), .SE (n_48), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [7]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[7]), .SE (n_48), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [0]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[0]), .SE
       (mcs4_core_n_24840), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [1]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[1]), .SE
       (mcs4_core_n_24840), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [2]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[2]), .SE
       (mcs4_core_n_24840), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [3]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[3]), .SE
       (mcs4_core_n_24840), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [4]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[4]), .SE
       (mcs4_core_n_24840), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [5]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[5]), .SE
       (mcs4_core_n_24840), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [6]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[6]), .SE
       (mcs4_core_n_24840), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [7]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[7]), .SE
       (mcs4_core_n_24840), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [0]), .SE
       (mcs4_core_n_24852), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [1]), .SE
       (mcs4_core_n_24852), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [2]), .SE
       (mcs4_core_n_24852), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [3]), .SE
       (mcs4_core_n_24852), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [4]), .SE
       (mcs4_core_n_24852), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [5]), .SE
       (mcs4_core_n_24852), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [6]), .SE
       (mcs4_core_n_24852), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [7]), .SE
       (mcs4_core_n_24852), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [0]), .SE
       (mcs4_core_n_24836), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [1]), .SE
       (mcs4_core_n_24836), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [2]), .SE
       (mcs4_core_n_24836), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [3]), .SE
       (mcs4_core_n_24836), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [4]), .SE
       (mcs4_core_n_24836), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [5]), .SE
       (mcs4_core_n_24836), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [6]), .SE
       (mcs4_core_n_24836), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [7]), .SE
       (mcs4_core_n_24836), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [0]), .SE
       (mcs4_core_n_24832), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [1]), .SE
       (mcs4_core_n_24832), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [2]), .SE
       (mcs4_core_n_24832), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [3]), .SE
       (mcs4_core_n_24832), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [4]), .SE
       (mcs4_core_n_24832), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [5]), .SE
       (mcs4_core_n_24832), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [6]), .SE
       (mcs4_core_n_24832), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [7]), .SE
       (mcs4_core_n_24832), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [0]), .SE
       (mcs4_core_n_24795), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [1]), .SE
       (mcs4_core_n_24795), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [2]), .SE
       (mcs4_core_n_24795), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [3]), .SE
       (mcs4_core_n_24795), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [4]), .SE
       (mcs4_core_n_24795), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [5]), .SE
       (mcs4_core_n_24795), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [6]), .SE
       (mcs4_core_n_24795), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [7]), .SE
       (mcs4_core_n_24795), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [7]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_23433), .Q (mcs4_core_i4004_sp_board_dram_temp[0]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_23472), .Q (mcs4_core_i4004_sp_board_dram_temp[1]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_23474), .Q (mcs4_core_i4004_sp_board_dram_temp[2]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_23439), .Q (mcs4_core_i4004_sp_board_dram_temp[3]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[4] (.CK (sysclk_w), .D
       (mcs4_core_n_23436), .Q (mcs4_core_i4004_sp_board_dram_temp[4]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[5] (.CK (sysclk_w), .D
       (mcs4_core_n_23473), .Q (mcs4_core_i4004_sp_board_dram_temp[5]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[6] (.CK (sysclk_w), .D
       (mcs4_core_n_23432), .Q (mcs4_core_i4004_sp_board_dram_temp[6]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[7] (.CK (sysclk_w), .D
       (n_59), .Q (mcs4_core_i4004_sp_board_dram_temp[7]));
  SDFFQX1 mcs4_core_i4004_sp_board_n0592_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24771), .SI (mcs4_core_i4004_sp_board_n_305), .SE
       (mcs4_core_n_25902), .Q (mcs4_core_i4004_sp_board_n_305));
  SDFFQX1 mcs4_core_i4004_sp_board_n0615_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24765), .SI (mcs4_core_i4004_sp_board_n_304), .SE
       (mcs4_core_n_25902), .Q (mcs4_core_i4004_sp_board_n_304));
  SDFFQX1 mcs4_core_i4004_sp_board_reg_rfsh_0_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_reg_rfsh_0_master), .SI
       (mcs4_core_n_26268), .SE (mcs4_core_n_26360), .Q
       (mcs4_core_i4004_sp_board_reg_rfsh_0_master));
  SDFFQX1 mcs4_core_i4004_sp_board_reg_rfsh_0_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_sp_board_reg_rfsh_0_master), .SI
       (mcs4_core_i4004_sp_board_reg_rfsh[0]), .SE (mcs4_core_n_25164),
       .Q (mcs4_core_i4004_sp_board_reg_rfsh[0]));
  SDFFQX1 mcs4_core_i4004_sp_board_reg_rfsh_1_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_reg_rfsh[1]), .SI
       (mcs4_core_i4004_sp_board_reg_rfsh_1_master), .SE
       (mcs4_core_n_26268), .Q
       (mcs4_core_i4004_sp_board_reg_rfsh_1_master));
  EDFFX2 mcs4_core_i4004_sp_board_reg_rfsh_1_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_sp_board_reg_rfsh_1_master), .E
       (mcs4_core_n_26268), .Q (UNCONNECTED0), .QN
       (mcs4_core_i4004_sp_board_reg_rfsh[1]));
  SDFFQX1 mcs4_core_i4004_sp_board_reg_rfsh_2_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_reg_rfsh[2]), .SI
       (mcs4_core_i4004_sp_board_reg_rfsh_2_master), .SE
       (mcs4_core_i4004_sp_board_reg_rfsh[1]), .Q
       (mcs4_core_i4004_sp_board_reg_rfsh_2_master));
  EDFFX2 mcs4_core_i4004_sp_board_reg_rfsh_2_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_sp_board_reg_rfsh_2_master), .E
       (mcs4_core_i4004_sp_board_reg_rfsh[1]), .Q (UNCONNECTED1), .QN
       (mcs4_core_i4004_sp_board_reg_rfsh[2]));
  SDFFQX1 \mcs4_core_i4004_tio_board_data_o_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_data_o[0]), .SI
       (mcs4_core_i4004_data[0]), .SE (mcs4_core_n_25902), .Q
       (mcs4_core_i4004_tio_board_data_o[0]));
  SDFFQX1 \mcs4_core_i4004_tio_board_data_o_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_data_o[1]), .SI
       (mcs4_core_i4004_data[1]), .SE (mcs4_core_n_25902), .Q
       (mcs4_core_i4004_tio_board_data_o[1]));
  SDFFQX1 \mcs4_core_i4004_tio_board_data_o_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_data_o[2]), .SI
       (mcs4_core_i4004_data[2]), .SE (mcs4_core_n_25902), .Q
       (mcs4_core_i4004_tio_board_data_o[2]));
  SDFFQX1 \mcs4_core_i4004_tio_board_data_o_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_data_o[3]), .SI
       (mcs4_core_i4004_data[3]), .SE (mcs4_core_n_25902), .Q
       (mcs4_core_i4004_tio_board_data_o[3]));
  SDFFQX1 mcs4_core_i4004_tio_board_n0278_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25209), .SI (mcs4_core_i4004_tio_board_n_108), .SE
       (mcs4_core_n_25902), .Q (mcs4_core_i4004_tio_board_n_108));
  SDFFQX1 mcs4_core_i4004_tio_board_n0685_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_n_111), .SI (mcs4_core_n_25805), .SE
       (mcs4_core_n_26360), .Q (mcs4_core_i4004_tio_board_n_111));
  SDFFQX1 mcs4_core_i4004_tio_board_n0699_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25805), .SI (mcs4_core_i4004_tio_board_n_112), .SE
       (mcs4_core_n_25879), .Q (mcs4_core_i4004_tio_board_n_112));
  SDFFQX1 mcs4_core_i4004_tio_board_n0707_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_n_113), .SI
       (mcs4_core_i4004_tio_board_L), .SE (mcs4_core_n_26354), .Q
       (mcs4_core_i4004_tio_board_n_113));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_a11_reg(.CK
       (sysclk_w), .D (mcs4_core_n_24872), .SI
       (mcs4_core_i4004_tio_board_timing_generator_a_63), .SE
       (mcs4_core_n_25902), .Q
       (mcs4_core_i4004_tio_board_timing_generator_a_63));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_a21_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_64), .SI
       (mcs4_core_i4004_a12), .SE (mcs4_core_n_25888), .Q
       (mcs4_core_i4004_tio_board_timing_generator_a_64));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_a31_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_65), .SI
       (mcs4_core_i4004_a22), .SE (mcs4_core_n_25888), .Q
       (mcs4_core_i4004_tio_board_timing_generator_a_65));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_m11_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_m_66), .SI
       (mcs4_core_i4004_a32), .SE (mcs4_core_n_25878), .Q
       (mcs4_core_i4004_tio_board_timing_generator_m_66));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_m21_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_m_67), .SI
       (mcs4_core_i4004_m12), .SE (mcs4_core_n_25888), .Q
       (mcs4_core_i4004_tio_board_timing_generator_m_67));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_sync_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_70), .SI
       (mcs4_core_sync_pad), .SE (mcs4_core_n_25883), .Q
       (mcs4_core_sync_pad));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_x11_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_68), .SI
       (mcs4_core_i4004_m22), .SE (mcs4_core_n_25878), .Q
       (mcs4_core_i4004_tio_board_timing_generator_x_68));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_x21_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_69), .SI
       (mcs4_core_i4004_x12), .SE (mcs4_core_n_25883), .Q
       (mcs4_core_i4004_tio_board_timing_generator_x_69));
  SDFFQX2 mcs4_core_i4004_tio_board_timing_generator_x22_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_x22), .SI
       (mcs4_core_i4004_tio_board_timing_generator_x_69), .SE
       (mcs4_core_n_26354), .Q (mcs4_core_i4004_x22));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_x31_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_70), .SI
       (mcs4_core_i4004_x22), .SE (mcs4_core_n_25879), .Q
       (mcs4_core_i4004_tio_board_timing_generator_x_70));
  DFFHQX1 \mcs4_core_ram_0_char_num_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24384), .Q (mcs4_core_ram_0_char_num[0]));
  DFFHQX1 \mcs4_core_ram_0_char_num_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24382), .Q (mcs4_core_ram_0_char_num[1]));
  DFFQX2 \mcs4_core_ram_0_opa_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24978), .Q (mcs4_core_ram_0_opa[0]));
  DFFQX2 \mcs4_core_ram_0_opa_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24982), .Q (mcs4_core_ram_0_opa[1]));
  DFFQX4 \mcs4_core_ram_0_opa_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24980), .Q (mcs4_core_ram_0_opa[2]));
  DFFQX2 \mcs4_core_ram_0_opa_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24984), .Q (mcs4_core_ram_0_opa[3]));
  SDFFTRX1 \mcs4_core_ram_0_oport_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_26332), .RN (mcs4_core_oport[0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24791), .Q
       (mcs4_core_oport[0]), .QN (UNCONNECTED2));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[0][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram0_ram_array[0]
       [0]), .SE (mcs4_core_n_24104), .Q
       (\mcs4_core_ram_0_ram0_ram_array[0] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[0][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram0_ram_array[0]
       [1]), .SE (mcs4_core_n_24104), .Q
       (\mcs4_core_ram_0_ram0_ram_array[0] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[0][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram0_ram_array[0]
       [2]), .SE (mcs4_core_n_24104), .Q
       (\mcs4_core_ram_0_ram0_ram_array[0] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[0][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram0_ram_array[0]
       [3]), .SE (mcs4_core_n_24104), .Q
       (\mcs4_core_ram_0_ram0_ram_array[0] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[1][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram0_ram_array[1]
       [0]), .SE (mcs4_core_n_24128), .Q
       (\mcs4_core_ram_0_ram0_ram_array[1] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[1][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram0_ram_array[1]
       [1]), .SE (mcs4_core_n_24128), .Q
       (\mcs4_core_ram_0_ram0_ram_array[1] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[1][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram0_ram_array[1]
       [2]), .SE (mcs4_core_n_24128), .Q
       (\mcs4_core_ram_0_ram0_ram_array[1] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[1][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram0_ram_array[1]
       [3]), .SE (mcs4_core_n_24128), .Q
       (\mcs4_core_ram_0_ram0_ram_array[1] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[2][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram0_ram_array[2]
       [0]), .SE (mcs4_core_n_24106), .Q
       (\mcs4_core_ram_0_ram0_ram_array[2] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[2][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram0_ram_array[2]
       [1]), .SE (mcs4_core_n_24106), .Q
       (\mcs4_core_ram_0_ram0_ram_array[2] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[2][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram0_ram_array[2]
       [2]), .SE (mcs4_core_n_24106), .Q
       (\mcs4_core_ram_0_ram0_ram_array[2] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[2][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram0_ram_array[2]
       [3]), .SE (mcs4_core_n_24106), .Q
       (\mcs4_core_ram_0_ram0_ram_array[2] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[3][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram0_ram_array[3]
       [0]), .SE (mcs4_core_n_24130), .Q
       (\mcs4_core_ram_0_ram0_ram_array[3] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[3][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram0_ram_array[3]
       [1]), .SE (mcs4_core_n_24130), .Q
       (\mcs4_core_ram_0_ram0_ram_array[3] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[3][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram0_ram_array[3]
       [2]), .SE (mcs4_core_n_24130), .Q
       (\mcs4_core_ram_0_ram0_ram_array[3] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[3][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram0_ram_array[3]
       [3]), .SE (mcs4_core_n_24130), .Q
       (\mcs4_core_ram_0_ram0_ram_array[3] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[4][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram0_ram_array[4]
       [0]), .SE (mcs4_core_n_24108), .Q
       (\mcs4_core_ram_0_ram0_ram_array[4] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[4][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram0_ram_array[4]
       [1]), .SE (mcs4_core_n_24108), .Q
       (\mcs4_core_ram_0_ram0_ram_array[4] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[4][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram0_ram_array[4]
       [2]), .SE (mcs4_core_n_24108), .Q
       (\mcs4_core_ram_0_ram0_ram_array[4] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[4][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram0_ram_array[4]
       [3]), .SE (mcs4_core_n_24108), .Q
       (\mcs4_core_ram_0_ram0_ram_array[4] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[5][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram0_ram_array[5]
       [0]), .SE (mcs4_core_n_24132), .Q
       (\mcs4_core_ram_0_ram0_ram_array[5] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[5][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram0_ram_array[5]
       [1]), .SE (mcs4_core_n_24132), .Q
       (\mcs4_core_ram_0_ram0_ram_array[5] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[5][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram0_ram_array[5]
       [2]), .SE (mcs4_core_n_24132), .Q
       (\mcs4_core_ram_0_ram0_ram_array[5] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[5][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram0_ram_array[5]
       [3]), .SE (mcs4_core_n_24132), .Q
       (\mcs4_core_ram_0_ram0_ram_array[5] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[6][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram0_ram_array[6]
       [0]), .SE (mcs4_core_n_24110), .Q
       (\mcs4_core_ram_0_ram0_ram_array[6] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[6][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram0_ram_array[6]
       [1]), .SE (mcs4_core_n_24110), .Q
       (\mcs4_core_ram_0_ram0_ram_array[6] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[6][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram0_ram_array[6]
       [2]), .SE (mcs4_core_n_24110), .Q
       (\mcs4_core_ram_0_ram0_ram_array[6] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[6][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram0_ram_array[6]
       [3]), .SE (mcs4_core_n_24110), .Q
       (\mcs4_core_ram_0_ram0_ram_array[6] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[7][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram0_ram_array[7]
       [0]), .SE (mcs4_core_n_24134), .Q
       (\mcs4_core_ram_0_ram0_ram_array[7] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[7][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram0_ram_array[7]
       [1]), .SE (mcs4_core_n_24134), .Q
       (\mcs4_core_ram_0_ram0_ram_array[7] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[7][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram0_ram_array[7]
       [2]), .SE (mcs4_core_n_24134), .Q
       (\mcs4_core_ram_0_ram0_ram_array[7] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[7][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram0_ram_array[7]
       [3]), .SE (mcs4_core_n_24134), .Q
       (\mcs4_core_ram_0_ram0_ram_array[7] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[8][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram0_ram_array[8]
       [0]), .SE (mcs4_core_n_24219), .Q
       (\mcs4_core_ram_0_ram0_ram_array[8] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[8][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram0_ram_array[8]
       [1]), .SE (mcs4_core_n_24219), .Q
       (\mcs4_core_ram_0_ram0_ram_array[8] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[8][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram0_ram_array[8]
       [2]), .SE (mcs4_core_n_24219), .Q
       (\mcs4_core_ram_0_ram0_ram_array[8] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[8][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram0_ram_array[8]
       [3]), .SE (mcs4_core_n_24219), .Q
       (\mcs4_core_ram_0_ram0_ram_array[8] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[9][0] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram0_ram_array[9] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24187), .Q
       (\mcs4_core_ram_0_ram0_ram_array[9] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[9][1] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram0_ram_array[9] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24187), .Q
       (\mcs4_core_ram_0_ram0_ram_array[9] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[9][2] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram0_ram_array[9] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24187), .Q
       (\mcs4_core_ram_0_ram0_ram_array[9] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[9][3] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram0_ram_array[9] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24187), .Q
       (\mcs4_core_ram_0_ram0_ram_array[9] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[10][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram0_ram_array[10] [0]), .SE
       (mcs4_core_n_24221), .Q (\mcs4_core_ram_0_ram0_ram_array[10]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[10][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram0_ram_array[10] [1]), .SE
       (mcs4_core_n_24221), .Q (\mcs4_core_ram_0_ram0_ram_array[10]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[10][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25275), .SI
       (\mcs4_core_ram_0_ram0_ram_array[10] [2]), .SE
       (mcs4_core_n_24221), .Q (\mcs4_core_ram_0_ram0_ram_array[10]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[10][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram0_ram_array[10] [3]), .SE
       (mcs4_core_n_24221), .Q (\mcs4_core_ram_0_ram0_ram_array[10]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[11][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[11] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24189), .Q
       (\mcs4_core_ram_0_ram0_ram_array[11] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[11][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[11] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24189), .Q
       (\mcs4_core_ram_0_ram0_ram_array[11] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[11][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[11] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24189), .Q
       (\mcs4_core_ram_0_ram0_ram_array[11] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[11][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[11] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24189), .Q
       (\mcs4_core_ram_0_ram0_ram_array[11] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[12][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram0_ram_array[12] [0]), .SE
       (mcs4_core_n_24223), .Q (\mcs4_core_ram_0_ram0_ram_array[12]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[12][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25316), .SI
       (\mcs4_core_ram_0_ram0_ram_array[12] [1]), .SE
       (mcs4_core_n_24223), .Q (\mcs4_core_ram_0_ram0_ram_array[12]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[12][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram0_ram_array[12] [2]), .SE
       (mcs4_core_n_24223), .Q (\mcs4_core_ram_0_ram0_ram_array[12]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[12][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25234), .SI
       (\mcs4_core_ram_0_ram0_ram_array[12] [3]), .SE
       (mcs4_core_n_24223), .Q (\mcs4_core_ram_0_ram0_ram_array[12]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[13][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[13] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24191), .Q
       (\mcs4_core_ram_0_ram0_ram_array[13] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[13][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[13] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24191), .Q
       (\mcs4_core_ram_0_ram0_ram_array[13] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[13][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[13] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24191), .Q
       (\mcs4_core_ram_0_ram0_ram_array[13] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[13][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[13] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24191), .Q
       (\mcs4_core_ram_0_ram0_ram_array[13] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[14][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram0_ram_array[14] [0]), .SE
       (mcs4_core_n_24225), .Q (\mcs4_core_ram_0_ram0_ram_array[14]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[14][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram0_ram_array[14] [1]), .SE
       (mcs4_core_n_24225), .Q (\mcs4_core_ram_0_ram0_ram_array[14]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[14][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram0_ram_array[14] [2]), .SE
       (mcs4_core_n_24225), .Q (\mcs4_core_ram_0_ram0_ram_array[14]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[14][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram0_ram_array[14] [3]), .SE
       (mcs4_core_n_24225), .Q (\mcs4_core_ram_0_ram0_ram_array[14]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[15][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[15] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24193), .Q
       (\mcs4_core_ram_0_ram0_ram_array[15] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[15][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[15] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24193), .Q
       (\mcs4_core_ram_0_ram0_ram_array[15] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[15][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[15] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24193), .Q
       (\mcs4_core_ram_0_ram0_ram_array[15] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[15][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[15] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24193), .Q
       (\mcs4_core_ram_0_ram0_ram_array[15] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[16][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram0_ram_array[16] [0]), .SE
       (mcs4_core_n_24112), .Q (\mcs4_core_ram_0_ram0_ram_array[16]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[16][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram0_ram_array[16] [1]), .SE
       (mcs4_core_n_24112), .Q (\mcs4_core_ram_0_ram0_ram_array[16]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[16][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram0_ram_array[16] [2]), .SE
       (mcs4_core_n_24112), .Q (\mcs4_core_ram_0_ram0_ram_array[16]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[16][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram0_ram_array[16] [3]), .SE
       (mcs4_core_n_24112), .Q (\mcs4_core_ram_0_ram0_ram_array[16]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[17][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram0_ram_array[17] [0]), .SE
       (mcs4_core_n_24136), .Q (\mcs4_core_ram_0_ram0_ram_array[17]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[17][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram0_ram_array[17] [1]), .SE
       (mcs4_core_n_24136), .Q (\mcs4_core_ram_0_ram0_ram_array[17]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[17][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25275), .SI
       (\mcs4_core_ram_0_ram0_ram_array[17] [2]), .SE
       (mcs4_core_n_24136), .Q (\mcs4_core_ram_0_ram0_ram_array[17]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[17][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram0_ram_array[17] [3]), .SE
       (mcs4_core_n_24136), .Q (\mcs4_core_ram_0_ram0_ram_array[17]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[18][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram0_ram_array[18] [0]), .SE
       (mcs4_core_n_24114), .Q (\mcs4_core_ram_0_ram0_ram_array[18]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[18][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25316), .SI
       (\mcs4_core_ram_0_ram0_ram_array[18] [1]), .SE
       (mcs4_core_n_24114), .Q (\mcs4_core_ram_0_ram0_ram_array[18]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[18][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram0_ram_array[18] [2]), .SE
       (mcs4_core_n_24114), .Q (\mcs4_core_ram_0_ram0_ram_array[18]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[18][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram0_ram_array[18] [3]), .SE
       (mcs4_core_n_24114), .Q (\mcs4_core_ram_0_ram0_ram_array[18]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[19][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram0_ram_array[19] [0]), .SE
       (mcs4_core_n_24138), .Q (\mcs4_core_ram_0_ram0_ram_array[19]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[19][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25316), .SI
       (\mcs4_core_ram_0_ram0_ram_array[19] [1]), .SE
       (mcs4_core_n_24138), .Q (\mcs4_core_ram_0_ram0_ram_array[19]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[19][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram0_ram_array[19] [2]), .SE
       (mcs4_core_n_24138), .Q (\mcs4_core_ram_0_ram0_ram_array[19]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[19][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25234), .SI
       (\mcs4_core_ram_0_ram0_ram_array[19] [3]), .SE
       (mcs4_core_n_24138), .Q (\mcs4_core_ram_0_ram0_ram_array[19]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[0][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram1_ram_array[0]
       [0]), .SE (mcs4_core_n_24116), .Q
       (\mcs4_core_ram_0_ram1_ram_array[0] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[0][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram1_ram_array[0]
       [1]), .SE (mcs4_core_n_24116), .Q
       (\mcs4_core_ram_0_ram1_ram_array[0] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[0][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram1_ram_array[0]
       [2]), .SE (mcs4_core_n_24116), .Q
       (\mcs4_core_ram_0_ram1_ram_array[0] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[0][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram1_ram_array[0]
       [3]), .SE (mcs4_core_n_24116), .Q
       (\mcs4_core_ram_0_ram1_ram_array[0] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[1][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram1_ram_array[1]
       [0]), .SE (mcs4_core_n_24140), .Q
       (\mcs4_core_ram_0_ram1_ram_array[1] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[1][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram1_ram_array[1]
       [1]), .SE (mcs4_core_n_24140), .Q
       (\mcs4_core_ram_0_ram1_ram_array[1] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[1][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram1_ram_array[1]
       [2]), .SE (mcs4_core_n_24140), .Q
       (\mcs4_core_ram_0_ram1_ram_array[1] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[1][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram1_ram_array[1]
       [3]), .SE (mcs4_core_n_24140), .Q
       (\mcs4_core_ram_0_ram1_ram_array[1] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[2][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram1_ram_array[2]
       [0]), .SE (mcs4_core_n_24118), .Q
       (\mcs4_core_ram_0_ram1_ram_array[2] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[2][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram1_ram_array[2]
       [1]), .SE (mcs4_core_n_24118), .Q
       (\mcs4_core_ram_0_ram1_ram_array[2] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[2][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25275), .SI (\mcs4_core_ram_0_ram1_ram_array[2]
       [2]), .SE (mcs4_core_n_24118), .Q
       (\mcs4_core_ram_0_ram1_ram_array[2] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[2][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram1_ram_array[2]
       [3]), .SE (mcs4_core_n_24118), .Q
       (\mcs4_core_ram_0_ram1_ram_array[2] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[3][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram1_ram_array[3]
       [0]), .SE (mcs4_core_n_24142), .Q
       (\mcs4_core_ram_0_ram1_ram_array[3] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[3][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram1_ram_array[3]
       [1]), .SE (mcs4_core_n_24142), .Q
       (\mcs4_core_ram_0_ram1_ram_array[3] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[3][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram1_ram_array[3]
       [2]), .SE (mcs4_core_n_24142), .Q
       (\mcs4_core_ram_0_ram1_ram_array[3] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[3][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram1_ram_array[3]
       [3]), .SE (mcs4_core_n_24142), .Q
       (\mcs4_core_ram_0_ram1_ram_array[3] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[4][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram1_ram_array[4]
       [0]), .SE (mcs4_core_n_24120), .Q
       (\mcs4_core_ram_0_ram1_ram_array[4] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[4][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram1_ram_array[4]
       [1]), .SE (mcs4_core_n_24120), .Q
       (\mcs4_core_ram_0_ram1_ram_array[4] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[4][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram1_ram_array[4]
       [2]), .SE (mcs4_core_n_24120), .Q
       (\mcs4_core_ram_0_ram1_ram_array[4] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[4][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram1_ram_array[4]
       [3]), .SE (mcs4_core_n_24120), .Q
       (\mcs4_core_ram_0_ram1_ram_array[4] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[5][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram1_ram_array[5]
       [0]), .SE (mcs4_core_n_24144), .Q
       (\mcs4_core_ram_0_ram1_ram_array[5] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[5][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram1_ram_array[5]
       [1]), .SE (mcs4_core_n_24144), .Q
       (\mcs4_core_ram_0_ram1_ram_array[5] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[5][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram1_ram_array[5]
       [2]), .SE (mcs4_core_n_24144), .Q
       (\mcs4_core_ram_0_ram1_ram_array[5] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[5][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram1_ram_array[5]
       [3]), .SE (mcs4_core_n_24144), .Q
       (\mcs4_core_ram_0_ram1_ram_array[5] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[6][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram1_ram_array[6]
       [0]), .SE (mcs4_core_n_24122), .Q
       (\mcs4_core_ram_0_ram1_ram_array[6] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[6][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram1_ram_array[6]
       [1]), .SE (mcs4_core_n_24122), .Q
       (\mcs4_core_ram_0_ram1_ram_array[6] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[6][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram1_ram_array[6]
       [2]), .SE (mcs4_core_n_24122), .Q
       (\mcs4_core_ram_0_ram1_ram_array[6] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[6][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram1_ram_array[6]
       [3]), .SE (mcs4_core_n_24122), .Q
       (\mcs4_core_ram_0_ram1_ram_array[6] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[7][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram1_ram_array[7]
       [0]), .SE (mcs4_core_n_24146), .Q
       (\mcs4_core_ram_0_ram1_ram_array[7] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[7][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram1_ram_array[7]
       [1]), .SE (mcs4_core_n_24146), .Q
       (\mcs4_core_ram_0_ram1_ram_array[7] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[7][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25275), .SI (\mcs4_core_ram_0_ram1_ram_array[7]
       [2]), .SE (mcs4_core_n_24146), .Q
       (\mcs4_core_ram_0_ram1_ram_array[7] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[7][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram1_ram_array[7]
       [3]), .SE (mcs4_core_n_24146), .Q
       (\mcs4_core_ram_0_ram1_ram_array[7] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[8][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram1_ram_array[8]
       [0]), .SE (mcs4_core_n_24227), .Q
       (\mcs4_core_ram_0_ram1_ram_array[8] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[8][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram1_ram_array[8]
       [1]), .SE (mcs4_core_n_24227), .Q
       (\mcs4_core_ram_0_ram1_ram_array[8] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[8][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25275), .SI (\mcs4_core_ram_0_ram1_ram_array[8]
       [2]), .SE (mcs4_core_n_24227), .Q
       (\mcs4_core_ram_0_ram1_ram_array[8] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[8][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram1_ram_array[8]
       [3]), .SE (mcs4_core_n_24227), .Q
       (\mcs4_core_ram_0_ram1_ram_array[8] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[9][0] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram1_ram_array[9] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24195), .Q
       (\mcs4_core_ram_0_ram1_ram_array[9] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[9][1] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram1_ram_array[9] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24195), .Q
       (\mcs4_core_ram_0_ram1_ram_array[9] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[9][2] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram1_ram_array[9] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24195), .Q
       (\mcs4_core_ram_0_ram1_ram_array[9] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[9][3] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram1_ram_array[9] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24195), .Q
       (\mcs4_core_ram_0_ram1_ram_array[9] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[10][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram1_ram_array[10] [0]), .SE
       (mcs4_core_n_24229), .Q (\mcs4_core_ram_0_ram1_ram_array[10]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[10][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram1_ram_array[10] [1]), .SE
       (mcs4_core_n_24229), .Q (\mcs4_core_ram_0_ram1_ram_array[10]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[10][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram1_ram_array[10] [2]), .SE
       (mcs4_core_n_24229), .Q (\mcs4_core_ram_0_ram1_ram_array[10]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[10][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram1_ram_array[10] [3]), .SE
       (mcs4_core_n_24229), .Q (\mcs4_core_ram_0_ram1_ram_array[10]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[11][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[11] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24197), .Q
       (\mcs4_core_ram_0_ram1_ram_array[11] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[11][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[11] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24197), .Q
       (\mcs4_core_ram_0_ram1_ram_array[11] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[11][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[11] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24197), .Q
       (\mcs4_core_ram_0_ram1_ram_array[11] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[11][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[11] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24197), .Q
       (\mcs4_core_ram_0_ram1_ram_array[11] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[12][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram1_ram_array[12] [0]), .SE
       (mcs4_core_n_24231), .Q (\mcs4_core_ram_0_ram1_ram_array[12]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[12][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram1_ram_array[12] [1]), .SE
       (mcs4_core_n_24231), .Q (\mcs4_core_ram_0_ram1_ram_array[12]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[12][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram1_ram_array[12] [2]), .SE
       (mcs4_core_n_24231), .Q (\mcs4_core_ram_0_ram1_ram_array[12]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[12][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram1_ram_array[12] [3]), .SE
       (mcs4_core_n_24231), .Q (\mcs4_core_ram_0_ram1_ram_array[12]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[13][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[13] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24199), .Q
       (\mcs4_core_ram_0_ram1_ram_array[13] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[13][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[13] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24199), .Q
       (\mcs4_core_ram_0_ram1_ram_array[13] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[13][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[13] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24199), .Q
       (\mcs4_core_ram_0_ram1_ram_array[13] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[13][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[13] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24199), .Q
       (\mcs4_core_ram_0_ram1_ram_array[13] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[14][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram1_ram_array[14] [0]), .SE
       (mcs4_core_n_24233), .Q (\mcs4_core_ram_0_ram1_ram_array[14]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[14][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram1_ram_array[14] [1]), .SE
       (mcs4_core_n_24233), .Q (\mcs4_core_ram_0_ram1_ram_array[14]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[14][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram1_ram_array[14] [2]), .SE
       (mcs4_core_n_24233), .Q (\mcs4_core_ram_0_ram1_ram_array[14]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[14][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram1_ram_array[14] [3]), .SE
       (mcs4_core_n_24233), .Q (\mcs4_core_ram_0_ram1_ram_array[14]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[15][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[15] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24201), .Q
       (\mcs4_core_ram_0_ram1_ram_array[15] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[15][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[15] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24201), .Q
       (\mcs4_core_ram_0_ram1_ram_array[15] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[15][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[15] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24201), .Q
       (\mcs4_core_ram_0_ram1_ram_array[15] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[15][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[15] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24201), .Q
       (\mcs4_core_ram_0_ram1_ram_array[15] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[16][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram1_ram_array[16] [0]), .SE
       (mcs4_core_n_24124), .Q (\mcs4_core_ram_0_ram1_ram_array[16]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[16][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram1_ram_array[16] [1]), .SE
       (mcs4_core_n_24124), .Q (\mcs4_core_ram_0_ram1_ram_array[16]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[16][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram1_ram_array[16] [2]), .SE
       (mcs4_core_n_24124), .Q (\mcs4_core_ram_0_ram1_ram_array[16]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[16][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram1_ram_array[16] [3]), .SE
       (mcs4_core_n_24124), .Q (\mcs4_core_ram_0_ram1_ram_array[16]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[17][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram1_ram_array[17] [0]), .SE
       (mcs4_core_n_24148), .Q (\mcs4_core_ram_0_ram1_ram_array[17]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[17][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram1_ram_array[17] [1]), .SE
       (mcs4_core_n_24148), .Q (\mcs4_core_ram_0_ram1_ram_array[17]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[17][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram1_ram_array[17] [2]), .SE
       (mcs4_core_n_24148), .Q (\mcs4_core_ram_0_ram1_ram_array[17]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[17][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram1_ram_array[17] [3]), .SE
       (mcs4_core_n_24148), .Q (\mcs4_core_ram_0_ram1_ram_array[17]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[18][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram1_ram_array[18] [0]), .SE
       (mcs4_core_n_24126), .Q (\mcs4_core_ram_0_ram1_ram_array[18]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[18][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram1_ram_array[18] [1]), .SE
       (mcs4_core_n_24126), .Q (\mcs4_core_ram_0_ram1_ram_array[18]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[18][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram1_ram_array[18] [2]), .SE
       (mcs4_core_n_24126), .Q (\mcs4_core_ram_0_ram1_ram_array[18]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[18][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram1_ram_array[18] [3]), .SE
       (mcs4_core_n_24126), .Q (\mcs4_core_ram_0_ram1_ram_array[18]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[19][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram1_ram_array[19] [0]), .SE
       (mcs4_core_n_24150), .Q (\mcs4_core_ram_0_ram1_ram_array[19]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[19][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram1_ram_array[19] [1]), .SE
       (mcs4_core_n_24150), .Q (\mcs4_core_ram_0_ram1_ram_array[19]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[19][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25275), .SI
       (\mcs4_core_ram_0_ram1_ram_array[19] [2]), .SE
       (mcs4_core_n_24150), .Q (\mcs4_core_ram_0_ram1_ram_array[19]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[19][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram1_ram_array[19] [3]), .SE
       (mcs4_core_n_24150), .Q (\mcs4_core_ram_0_ram1_ram_array[19]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[0][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram2_ram_array[0]
       [0]), .SE (mcs4_core_n_24080), .Q
       (\mcs4_core_ram_0_ram2_ram_array[0] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[0][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram2_ram_array[0]
       [1]), .SE (mcs4_core_n_24080), .Q
       (\mcs4_core_ram_0_ram2_ram_array[0] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[0][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram2_ram_array[0]
       [2]), .SE (mcs4_core_n_24080), .Q
       (\mcs4_core_ram_0_ram2_ram_array[0] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[0][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram2_ram_array[0]
       [3]), .SE (mcs4_core_n_24080), .Q
       (\mcs4_core_ram_0_ram2_ram_array[0] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[1][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram2_ram_array[1]
       [0]), .SE (mcs4_core_n_24253), .Q
       (\mcs4_core_ram_0_ram2_ram_array[1] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[1][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram2_ram_array[1]
       [1]), .SE (mcs4_core_n_24253), .Q
       (\mcs4_core_ram_0_ram2_ram_array[1] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[1][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram2_ram_array[1]
       [2]), .SE (mcs4_core_n_24253), .Q
       (\mcs4_core_ram_0_ram2_ram_array[1] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[1][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram2_ram_array[1]
       [3]), .SE (mcs4_core_n_24253), .Q
       (\mcs4_core_ram_0_ram2_ram_array[1] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[2][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram2_ram_array[2]
       [0]), .SE (mcs4_core_n_24082), .Q
       (\mcs4_core_ram_0_ram2_ram_array[2] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[2][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram2_ram_array[2]
       [1]), .SE (mcs4_core_n_24082), .Q
       (\mcs4_core_ram_0_ram2_ram_array[2] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[2][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram2_ram_array[2]
       [2]), .SE (mcs4_core_n_24082), .Q
       (\mcs4_core_ram_0_ram2_ram_array[2] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[2][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram2_ram_array[2]
       [3]), .SE (mcs4_core_n_24082), .Q
       (\mcs4_core_ram_0_ram2_ram_array[2] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[3][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram2_ram_array[3]
       [0]), .SE (mcs4_core_n_24255), .Q
       (\mcs4_core_ram_0_ram2_ram_array[3] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[3][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram2_ram_array[3]
       [1]), .SE (mcs4_core_n_24255), .Q
       (\mcs4_core_ram_0_ram2_ram_array[3] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[3][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25275), .SI (\mcs4_core_ram_0_ram2_ram_array[3]
       [2]), .SE (mcs4_core_n_24255), .Q
       (\mcs4_core_ram_0_ram2_ram_array[3] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[3][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram2_ram_array[3]
       [3]), .SE (mcs4_core_n_24255), .Q
       (\mcs4_core_ram_0_ram2_ram_array[3] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[4][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram2_ram_array[4]
       [0]), .SE (mcs4_core_n_24084), .Q
       (\mcs4_core_ram_0_ram2_ram_array[4] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[4][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram2_ram_array[4]
       [1]), .SE (mcs4_core_n_24084), .Q
       (\mcs4_core_ram_0_ram2_ram_array[4] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[4][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25275), .SI (\mcs4_core_ram_0_ram2_ram_array[4]
       [2]), .SE (mcs4_core_n_24084), .Q
       (\mcs4_core_ram_0_ram2_ram_array[4] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[4][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram2_ram_array[4]
       [3]), .SE (mcs4_core_n_24084), .Q
       (\mcs4_core_ram_0_ram2_ram_array[4] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[5][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram2_ram_array[5]
       [0]), .SE (mcs4_core_n_24251), .Q
       (\mcs4_core_ram_0_ram2_ram_array[5] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[5][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram2_ram_array[5]
       [1]), .SE (mcs4_core_n_24251), .Q
       (\mcs4_core_ram_0_ram2_ram_array[5] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[5][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25275), .SI (\mcs4_core_ram_0_ram2_ram_array[5]
       [2]), .SE (mcs4_core_n_24251), .Q
       (\mcs4_core_ram_0_ram2_ram_array[5] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[5][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram2_ram_array[5]
       [3]), .SE (mcs4_core_n_24251), .Q
       (\mcs4_core_ram_0_ram2_ram_array[5] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[6][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram2_ram_array[6]
       [0]), .SE (mcs4_core_n_24086), .Q
       (\mcs4_core_ram_0_ram2_ram_array[6] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[6][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram2_ram_array[6]
       [1]), .SE (mcs4_core_n_24086), .Q
       (\mcs4_core_ram_0_ram2_ram_array[6] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[6][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram2_ram_array[6]
       [2]), .SE (mcs4_core_n_24086), .Q
       (\mcs4_core_ram_0_ram2_ram_array[6] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[6][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram2_ram_array[6]
       [3]), .SE (mcs4_core_n_24086), .Q
       (\mcs4_core_ram_0_ram2_ram_array[6] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[7][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram2_ram_array[7]
       [0]), .SE (mcs4_core_n_24257), .Q
       (\mcs4_core_ram_0_ram2_ram_array[7] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[7][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram2_ram_array[7]
       [1]), .SE (mcs4_core_n_24257), .Q
       (\mcs4_core_ram_0_ram2_ram_array[7] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[7][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram2_ram_array[7]
       [2]), .SE (mcs4_core_n_24257), .Q
       (\mcs4_core_ram_0_ram2_ram_array[7] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[7][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram2_ram_array[7]
       [3]), .SE (mcs4_core_n_24257), .Q
       (\mcs4_core_ram_0_ram2_ram_array[7] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[8][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram2_ram_array[8]
       [0]), .SE (mcs4_core_n_24205), .Q
       (\mcs4_core_ram_0_ram2_ram_array[8] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[8][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram2_ram_array[8]
       [1]), .SE (mcs4_core_n_24205), .Q
       (\mcs4_core_ram_0_ram2_ram_array[8] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[8][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25275), .SI (\mcs4_core_ram_0_ram2_ram_array[8]
       [2]), .SE (mcs4_core_n_24205), .Q
       (\mcs4_core_ram_0_ram2_ram_array[8] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[8][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram2_ram_array[8]
       [3]), .SE (mcs4_core_n_24205), .Q
       (\mcs4_core_ram_0_ram2_ram_array[8] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[9][0] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram2_ram_array[9] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24239), .Q
       (\mcs4_core_ram_0_ram2_ram_array[9] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[9][1] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram2_ram_array[9] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24239), .Q
       (\mcs4_core_ram_0_ram2_ram_array[9] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[9][2] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram2_ram_array[9] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24239), .Q
       (\mcs4_core_ram_0_ram2_ram_array[9] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[9][3] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram2_ram_array[9] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24239), .Q
       (\mcs4_core_ram_0_ram2_ram_array[9] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[10][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram2_ram_array[10] [0]), .SE
       (mcs4_core_n_24207), .Q (\mcs4_core_ram_0_ram2_ram_array[10]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[10][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram2_ram_array[10] [1]), .SE
       (mcs4_core_n_24207), .Q (\mcs4_core_ram_0_ram2_ram_array[10]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[10][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25275), .SI
       (\mcs4_core_ram_0_ram2_ram_array[10] [2]), .SE
       (mcs4_core_n_24207), .Q (\mcs4_core_ram_0_ram2_ram_array[10]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[10][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram2_ram_array[10] [3]), .SE
       (mcs4_core_n_24207), .Q (\mcs4_core_ram_0_ram2_ram_array[10]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[11][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[11] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24241), .Q
       (\mcs4_core_ram_0_ram2_ram_array[11] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[11][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[11] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24241), .Q
       (\mcs4_core_ram_0_ram2_ram_array[11] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[11][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[11] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24241), .Q
       (\mcs4_core_ram_0_ram2_ram_array[11] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[11][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[11] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24241), .Q
       (\mcs4_core_ram_0_ram2_ram_array[11] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[12][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram2_ram_array[12] [0]), .SE
       (mcs4_core_n_24209), .Q (\mcs4_core_ram_0_ram2_ram_array[12]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[12][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram2_ram_array[12] [1]), .SE
       (mcs4_core_n_24209), .Q (\mcs4_core_ram_0_ram2_ram_array[12]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[12][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram2_ram_array[12] [2]), .SE
       (mcs4_core_n_24209), .Q (\mcs4_core_ram_0_ram2_ram_array[12]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[12][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram2_ram_array[12] [3]), .SE
       (mcs4_core_n_24209), .Q (\mcs4_core_ram_0_ram2_ram_array[12]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[13][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[13] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24243), .Q
       (\mcs4_core_ram_0_ram2_ram_array[13] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[13][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[13] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24243), .Q
       (\mcs4_core_ram_0_ram2_ram_array[13] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[13][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[13] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24243), .Q
       (\mcs4_core_ram_0_ram2_ram_array[13] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[13][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[13] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24243), .Q
       (\mcs4_core_ram_0_ram2_ram_array[13] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[14][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram2_ram_array[14] [0]), .SE
       (mcs4_core_n_24211), .Q (\mcs4_core_ram_0_ram2_ram_array[14]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[14][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram2_ram_array[14] [1]), .SE
       (mcs4_core_n_24211), .Q (\mcs4_core_ram_0_ram2_ram_array[14]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[14][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25275), .SI
       (\mcs4_core_ram_0_ram2_ram_array[14] [2]), .SE
       (mcs4_core_n_24211), .Q (\mcs4_core_ram_0_ram2_ram_array[14]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[14][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram2_ram_array[14] [3]), .SE
       (mcs4_core_n_24211), .Q (\mcs4_core_ram_0_ram2_ram_array[14]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[15][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[15] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24245), .Q
       (\mcs4_core_ram_0_ram2_ram_array[15] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[15][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[15] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24245), .Q
       (\mcs4_core_ram_0_ram2_ram_array[15] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[15][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[15] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24245), .Q
       (\mcs4_core_ram_0_ram2_ram_array[15] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[15][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[15] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24245), .Q
       (\mcs4_core_ram_0_ram2_ram_array[15] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[16][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram2_ram_array[16] [0]), .SE
       (mcs4_core_n_24088), .Q (\mcs4_core_ram_0_ram2_ram_array[16]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[16][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram2_ram_array[16] [1]), .SE
       (mcs4_core_n_24088), .Q (\mcs4_core_ram_0_ram2_ram_array[16]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[16][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25275), .SI
       (\mcs4_core_ram_0_ram2_ram_array[16] [2]), .SE
       (mcs4_core_n_24088), .Q (\mcs4_core_ram_0_ram2_ram_array[16]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[16][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram2_ram_array[16] [3]), .SE
       (mcs4_core_n_24088), .Q (\mcs4_core_ram_0_ram2_ram_array[16]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[17][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram2_ram_array[17] [0]), .SE
       (mcs4_core_n_24171), .Q (\mcs4_core_ram_0_ram2_ram_array[17]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[17][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram2_ram_array[17] [1]), .SE
       (mcs4_core_n_24171), .Q (\mcs4_core_ram_0_ram2_ram_array[17]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[17][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram2_ram_array[17] [2]), .SE
       (mcs4_core_n_24171), .Q (\mcs4_core_ram_0_ram2_ram_array[17]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[17][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25234), .SI
       (\mcs4_core_ram_0_ram2_ram_array[17] [3]), .SE
       (mcs4_core_n_24171), .Q (\mcs4_core_ram_0_ram2_ram_array[17]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[18][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram2_ram_array[18] [0]), .SE
       (mcs4_core_n_24090), .Q (\mcs4_core_ram_0_ram2_ram_array[18]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[18][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram2_ram_array[18] [1]), .SE
       (mcs4_core_n_24090), .Q (\mcs4_core_ram_0_ram2_ram_array[18]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[18][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram2_ram_array[18] [2]), .SE
       (mcs4_core_n_24090), .Q (\mcs4_core_ram_0_ram2_ram_array[18]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[18][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram2_ram_array[18] [3]), .SE
       (mcs4_core_n_24090), .Q (\mcs4_core_ram_0_ram2_ram_array[18]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[19][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram2_ram_array[19] [0]), .SE
       (mcs4_core_n_24173), .Q (\mcs4_core_ram_0_ram2_ram_array[19]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[19][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram2_ram_array[19] [1]), .SE
       (mcs4_core_n_24173), .Q (\mcs4_core_ram_0_ram2_ram_array[19]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[19][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram2_ram_array[19] [2]), .SE
       (mcs4_core_n_24173), .Q (\mcs4_core_ram_0_ram2_ram_array[19]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[19][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram2_ram_array[19] [3]), .SE
       (mcs4_core_n_24173), .Q (\mcs4_core_ram_0_ram2_ram_array[19]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[0][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram3_ram_array[0]
       [0]), .SE (mcs4_core_n_24092), .Q
       (\mcs4_core_ram_0_ram3_ram_array[0] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[0][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram3_ram_array[0]
       [1]), .SE (mcs4_core_n_24092), .Q
       (\mcs4_core_ram_0_ram3_ram_array[0] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[0][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram3_ram_array[0]
       [2]), .SE (mcs4_core_n_24092), .Q
       (\mcs4_core_ram_0_ram3_ram_array[0] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[0][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram3_ram_array[0]
       [3]), .SE (mcs4_core_n_24092), .Q
       (\mcs4_core_ram_0_ram3_ram_array[0] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[1][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram3_ram_array[1]
       [0]), .SE (mcs4_core_n_24175), .Q
       (\mcs4_core_ram_0_ram3_ram_array[1] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[1][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram3_ram_array[1]
       [1]), .SE (mcs4_core_n_24175), .Q
       (\mcs4_core_ram_0_ram3_ram_array[1] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[1][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram3_ram_array[1]
       [2]), .SE (mcs4_core_n_24175), .Q
       (\mcs4_core_ram_0_ram3_ram_array[1] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[1][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram3_ram_array[1]
       [3]), .SE (mcs4_core_n_24175), .Q
       (\mcs4_core_ram_0_ram3_ram_array[1] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[2][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram3_ram_array[2]
       [0]), .SE (mcs4_core_n_24094), .Q
       (\mcs4_core_ram_0_ram3_ram_array[2] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[2][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram3_ram_array[2]
       [1]), .SE (mcs4_core_n_24094), .Q
       (\mcs4_core_ram_0_ram3_ram_array[2] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[2][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25275), .SI (\mcs4_core_ram_0_ram3_ram_array[2]
       [2]), .SE (mcs4_core_n_24094), .Q
       (\mcs4_core_ram_0_ram3_ram_array[2] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[2][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram3_ram_array[2]
       [3]), .SE (mcs4_core_n_24094), .Q
       (\mcs4_core_ram_0_ram3_ram_array[2] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[3][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram3_ram_array[3]
       [0]), .SE (mcs4_core_n_24177), .Q
       (\mcs4_core_ram_0_ram3_ram_array[3] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[3][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram3_ram_array[3]
       [1]), .SE (mcs4_core_n_24177), .Q
       (\mcs4_core_ram_0_ram3_ram_array[3] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[3][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram3_ram_array[3]
       [2]), .SE (mcs4_core_n_24177), .Q
       (\mcs4_core_ram_0_ram3_ram_array[3] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[3][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram3_ram_array[3]
       [3]), .SE (mcs4_core_n_24177), .Q
       (\mcs4_core_ram_0_ram3_ram_array[3] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[4][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram3_ram_array[4]
       [0]), .SE (mcs4_core_n_24096), .Q
       (\mcs4_core_ram_0_ram3_ram_array[4] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[4][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram3_ram_array[4]
       [1]), .SE (mcs4_core_n_24096), .Q
       (\mcs4_core_ram_0_ram3_ram_array[4] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[4][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram3_ram_array[4]
       [2]), .SE (mcs4_core_n_24096), .Q
       (\mcs4_core_ram_0_ram3_ram_array[4] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[4][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram3_ram_array[4]
       [3]), .SE (mcs4_core_n_24096), .Q
       (\mcs4_core_ram_0_ram3_ram_array[4] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[5][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram3_ram_array[5]
       [0]), .SE (mcs4_core_n_24179), .Q
       (\mcs4_core_ram_0_ram3_ram_array[5] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[5][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram3_ram_array[5]
       [1]), .SE (mcs4_core_n_24179), .Q
       (\mcs4_core_ram_0_ram3_ram_array[5] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[5][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram3_ram_array[5]
       [2]), .SE (mcs4_core_n_24179), .Q
       (\mcs4_core_ram_0_ram3_ram_array[5] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[5][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram3_ram_array[5]
       [3]), .SE (mcs4_core_n_24179), .Q
       (\mcs4_core_ram_0_ram3_ram_array[5] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[6][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram3_ram_array[6]
       [0]), .SE (mcs4_core_n_24098), .Q
       (\mcs4_core_ram_0_ram3_ram_array[6] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[6][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram3_ram_array[6]
       [1]), .SE (mcs4_core_n_24098), .Q
       (\mcs4_core_ram_0_ram3_ram_array[6] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[6][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram3_ram_array[6]
       [2]), .SE (mcs4_core_n_24098), .Q
       (\mcs4_core_ram_0_ram3_ram_array[6] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[6][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram3_ram_array[6]
       [3]), .SE (mcs4_core_n_24098), .Q
       (\mcs4_core_ram_0_ram3_ram_array[6] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[7][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram3_ram_array[7]
       [0]), .SE (mcs4_core_n_24181), .Q
       (\mcs4_core_ram_0_ram3_ram_array[7] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[7][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25316), .SI (\mcs4_core_ram_0_ram3_ram_array[7]
       [1]), .SE (mcs4_core_n_24181), .Q
       (\mcs4_core_ram_0_ram3_ram_array[7] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[7][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25283), .SI (\mcs4_core_ram_0_ram3_ram_array[7]
       [2]), .SE (mcs4_core_n_24181), .Q
       (\mcs4_core_ram_0_ram3_ram_array[7] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[7][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25234), .SI (\mcs4_core_ram_0_ram3_ram_array[7]
       [3]), .SE (mcs4_core_n_24181), .Q
       (\mcs4_core_ram_0_ram3_ram_array[7] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[8][0] (.CK (sysclk_w), .D
       (mcs4_core_n_25406), .SI (\mcs4_core_ram_0_ram3_ram_array[8]
       [0]), .SE (mcs4_core_n_24203), .Q
       (\mcs4_core_ram_0_ram3_ram_array[8] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[8][1] (.CK (sysclk_w), .D
       (mcs4_core_n_25324), .SI (\mcs4_core_ram_0_ram3_ram_array[8]
       [1]), .SE (mcs4_core_n_24203), .Q
       (\mcs4_core_ram_0_ram3_ram_array[8] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[8][2] (.CK (sysclk_w), .D
       (mcs4_core_n_25275), .SI (\mcs4_core_ram_0_ram3_ram_array[8]
       [2]), .SE (mcs4_core_n_24203), .Q
       (\mcs4_core_ram_0_ram3_ram_array[8] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[8][3] (.CK (sysclk_w), .D
       (mcs4_core_n_25242), .SI (\mcs4_core_ram_0_ram3_ram_array[8]
       [3]), .SE (mcs4_core_n_24203), .Q
       (\mcs4_core_ram_0_ram3_ram_array[8] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[9][0] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram3_ram_array[9] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24237), .Q
       (\mcs4_core_ram_0_ram3_ram_array[9] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[9][1] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram3_ram_array[9] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24237), .Q
       (\mcs4_core_ram_0_ram3_ram_array[9] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[9][2] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram3_ram_array[9] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24237), .Q
       (\mcs4_core_ram_0_ram3_ram_array[9] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[9][3] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram3_ram_array[9] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24237), .Q
       (\mcs4_core_ram_0_ram3_ram_array[9] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[10][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram3_ram_array[10] [0]), .SE
       (mcs4_core_n_24213), .Q (\mcs4_core_ram_0_ram3_ram_array[10]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[10][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram3_ram_array[10] [1]), .SE
       (mcs4_core_n_24213), .Q (\mcs4_core_ram_0_ram3_ram_array[10]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[10][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram3_ram_array[10] [2]), .SE
       (mcs4_core_n_24213), .Q (\mcs4_core_ram_0_ram3_ram_array[10]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[10][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram3_ram_array[10] [3]), .SE
       (mcs4_core_n_24213), .Q (\mcs4_core_ram_0_ram3_ram_array[10]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[11][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[11] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24247), .Q
       (\mcs4_core_ram_0_ram3_ram_array[11] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[11][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[11] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24247), .Q
       (\mcs4_core_ram_0_ram3_ram_array[11] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[11][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[11] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24247), .Q
       (\mcs4_core_ram_0_ram3_ram_array[11] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[11][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[11] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24247), .Q
       (\mcs4_core_ram_0_ram3_ram_array[11] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[12][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram3_ram_array[12] [0]), .SE
       (mcs4_core_n_24215), .Q (\mcs4_core_ram_0_ram3_ram_array[12]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[12][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram3_ram_array[12] [1]), .SE
       (mcs4_core_n_24215), .Q (\mcs4_core_ram_0_ram3_ram_array[12]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[12][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram3_ram_array[12] [2]), .SE
       (mcs4_core_n_24215), .Q (\mcs4_core_ram_0_ram3_ram_array[12]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[12][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram3_ram_array[12] [3]), .SE
       (mcs4_core_n_24215), .Q (\mcs4_core_ram_0_ram3_ram_array[12]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[13][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[13] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24235), .Q
       (\mcs4_core_ram_0_ram3_ram_array[13] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[13][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[13] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24235), .Q
       (\mcs4_core_ram_0_ram3_ram_array[13] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[13][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[13] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24235), .Q
       (\mcs4_core_ram_0_ram3_ram_array[13] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[13][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[13] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24235), .Q
       (\mcs4_core_ram_0_ram3_ram_array[13] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[14][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram3_ram_array[14] [0]), .SE
       (mcs4_core_n_24217), .Q (\mcs4_core_ram_0_ram3_ram_array[14]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[14][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram3_ram_array[14] [1]), .SE
       (mcs4_core_n_24217), .Q (\mcs4_core_ram_0_ram3_ram_array[14]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[14][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram3_ram_array[14] [2]), .SE
       (mcs4_core_n_24217), .Q (\mcs4_core_ram_0_ram3_ram_array[14]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[14][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram3_ram_array[14] [3]), .SE
       (mcs4_core_n_24217), .Q (\mcs4_core_ram_0_ram3_ram_array[14]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[15][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[15] [0]), .SI
       (mcs4_core_n_25406), .SE (mcs4_core_n_24249), .Q
       (\mcs4_core_ram_0_ram3_ram_array[15] [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[15][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[15] [1]), .SI
       (mcs4_core_n_25324), .SE (mcs4_core_n_24249), .Q
       (\mcs4_core_ram_0_ram3_ram_array[15] [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[15][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[15] [2]), .SI
       (mcs4_core_n_25283), .SE (mcs4_core_n_24249), .Q
       (\mcs4_core_ram_0_ram3_ram_array[15] [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[15][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[15] [3]), .SI
       (mcs4_core_n_25242), .SE (mcs4_core_n_24249), .Q
       (\mcs4_core_ram_0_ram3_ram_array[15] [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[16][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram3_ram_array[16] [0]), .SE
       (mcs4_core_n_24100), .Q (\mcs4_core_ram_0_ram3_ram_array[16]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[16][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25316), .SI
       (\mcs4_core_ram_0_ram3_ram_array[16] [1]), .SE
       (mcs4_core_n_24100), .Q (\mcs4_core_ram_0_ram3_ram_array[16]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[16][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram3_ram_array[16] [2]), .SE
       (mcs4_core_n_24100), .Q (\mcs4_core_ram_0_ram3_ram_array[16]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[16][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram3_ram_array[16] [3]), .SE
       (mcs4_core_n_24100), .Q (\mcs4_core_ram_0_ram3_ram_array[16]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[17][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram3_ram_array[17] [0]), .SE
       (mcs4_core_n_24183), .Q (\mcs4_core_ram_0_ram3_ram_array[17]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[17][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25324), .SI
       (\mcs4_core_ram_0_ram3_ram_array[17] [1]), .SE
       (mcs4_core_n_24183), .Q (\mcs4_core_ram_0_ram3_ram_array[17]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[17][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram3_ram_array[17] [2]), .SE
       (mcs4_core_n_24183), .Q (\mcs4_core_ram_0_ram3_ram_array[17]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[17][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25242), .SI
       (\mcs4_core_ram_0_ram3_ram_array[17] [3]), .SE
       (mcs4_core_n_24183), .Q (\mcs4_core_ram_0_ram3_ram_array[17]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[18][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram3_ram_array[18] [0]), .SE
       (mcs4_core_n_24102), .Q (\mcs4_core_ram_0_ram3_ram_array[18]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[18][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25316), .SI
       (\mcs4_core_ram_0_ram3_ram_array[18] [1]), .SE
       (mcs4_core_n_24102), .Q (\mcs4_core_ram_0_ram3_ram_array[18]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[18][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25283), .SI
       (\mcs4_core_ram_0_ram3_ram_array[18] [2]), .SE
       (mcs4_core_n_24102), .Q (\mcs4_core_ram_0_ram3_ram_array[18]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[18][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25234), .SI
       (\mcs4_core_ram_0_ram3_ram_array[18] [3]), .SE
       (mcs4_core_n_24102), .Q (\mcs4_core_ram_0_ram3_ram_array[18]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[19][0] (.CK (sysclk_w),
       .D (mcs4_core_n_25406), .SI
       (\mcs4_core_ram_0_ram3_ram_array[19] [0]), .SE
       (mcs4_core_n_24185), .Q (\mcs4_core_ram_0_ram3_ram_array[19]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[19][1] (.CK (sysclk_w),
       .D (mcs4_core_n_25316), .SI
       (\mcs4_core_ram_0_ram3_ram_array[19] [1]), .SE
       (mcs4_core_n_24185), .Q (\mcs4_core_ram_0_ram3_ram_array[19]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[19][2] (.CK (sysclk_w),
       .D (mcs4_core_n_25275), .SI
       (\mcs4_core_ram_0_ram3_ram_array[19] [2]), .SE
       (mcs4_core_n_24185), .Q (\mcs4_core_ram_0_ram3_ram_array[19]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[19][3] (.CK (sysclk_w),
       .D (mcs4_core_n_25234), .SI
       (\mcs4_core_ram_0_ram3_ram_array[19] [3]), .SE
       (mcs4_core_n_24185), .Q (\mcs4_core_ram_0_ram3_ram_array[19]
       [3]));
  DFFHQX1 mcs4_core_ram_0_ram_sel_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24688), .Q (mcs4_core_ram_0_ram_sel));
  EDFFHQX1 \mcs4_core_ram_0_rfsh_addr_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[1]), .E (mcs4_core_ram_0_m12), .Q
       (mcs4_core_ram_0_rfsh_addr[1]));
  EDFFHQX1 \mcs4_core_ram_0_rfsh_addr_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[2]), .E (mcs4_core_ram_0_m12), .Q
       (mcs4_core_ram_0_rfsh_addr[2]));
  EDFFHQX1 \mcs4_core_ram_0_rfsh_addr_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[3]), .E (mcs4_core_ram_0_m12), .Q
       (mcs4_core_ram_0_rfsh_addr[3]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_addr_reg[4] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_addr[4]), .SI
       (mcs4_core_ram_0_rfsh_next[4]), .SE (mcs4_core_ram_0_m12), .Q
       (mcs4_core_ram_0_rfsh_addr[4]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[0]), .SI (mcs4_core_n_26239), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[0]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[1]), .SI (mcs4_core_n_24998), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[1]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[2]), .SI (mcs4_core_n_24734), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[2]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[3]), .SI (mcs4_core_n_24473), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[3]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[4] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[4]), .SI (mcs4_core_n_24374), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[4]));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a11_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_53), .SI
       (mcs4_core_sync_pad), .SE (mcs4_core_n_25879), .Q
       (mcs4_core_ram_0_timing_recovery_a_53));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a12_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_a12), .SI
       (mcs4_core_ram_0_timing_recovery_a_53), .SE (mcs4_core_n_26360),
       .Q (mcs4_core_ram_0_a12));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a21_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_54), .SI
       (mcs4_core_ram_0_a12), .SE (mcs4_core_n_25883), .Q
       (mcs4_core_ram_0_timing_recovery_a_54));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a22_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_62), .SI
       (mcs4_core_ram_0_timing_recovery_a_54), .SE (mcs4_core_n_26365),
       .Q (mcs4_core_ram_0_timing_recovery_a_62));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a31_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_55), .SI
       (mcs4_core_ram_0_timing_recovery_a_62), .SE (mcs4_core_n_25888),
       .Q (mcs4_core_ram_0_timing_recovery_a_55));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a32_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_63), .SI
       (mcs4_core_ram_0_timing_recovery_a_55), .SE (mcs4_core_n_26354),
       .Q (mcs4_core_ram_0_timing_recovery_a_63));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_m11_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_m_56), .SI
       (mcs4_core_ram_0_timing_recovery_a_63), .SE (mcs4_core_n_25883),
       .Q (mcs4_core_ram_0_timing_recovery_m_56));
  EDFFHQX2 mcs4_core_ram_0_timing_recovery_m12_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_m_56), .E (mcs4_core_n_26360),
       .Q (mcs4_core_ram_0_m12));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_m21_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_m_57), .SI
       (mcs4_core_ram_0_m12), .SE (mcs4_core_n_25879), .Q
       (mcs4_core_ram_0_timing_recovery_m_57));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x11_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_58), .SI
       (mcs4_core_ram_0_m22), .SE (mcs4_core_n_25879), .Q
       (mcs4_core_ram_0_timing_recovery_x_58));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x12_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_66), .SI
       (mcs4_core_ram_0_timing_recovery_x_58), .SE (mcs4_core_n_26354),
       .Q (mcs4_core_ram_0_timing_recovery_x_66));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x21_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_59), .SI
       (mcs4_core_ram_0_timing_recovery_x_66), .SE (mcs4_core_n_25888),
       .Q (mcs4_core_ram_0_timing_recovery_x_59));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x31_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_60), .SI
       (mcs4_core_ram_0_x22), .SE (mcs4_core_n_25878), .Q
       (mcs4_core_ram_0_timing_recovery_x_60));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x32_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_x32), .SI
       (mcs4_core_ram_0_timing_recovery_x_60), .SE (mcs4_core_n_26354),
       .Q (mcs4_core_ram_0_x32));
  DFFHQX1 \mcs4_core_rom_0_data_out_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24912), .Q (mcs4_core_data_out[0]));
  DFFHQX1 \mcs4_core_rom_0_data_out_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24944), .Q (mcs4_core_data_out[1]));
  DFFHQX1 \mcs4_core_rom_0_data_out_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24915), .Q (mcs4_core_data_out[2]));
  DFFHQX1 \mcs4_core_rom_0_data_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24918), .Q (mcs4_core_data_out[3]));
  DFFTRX2 \mcs4_core_rom_0_io_out_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_25398), .RN (mcs4_core_n_24970), .Q (io_pad_w[0]),
       .QN (UNCONNECTED3));
  DFFTRX2 \mcs4_core_rom_0_io_out_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_25398), .RN (mcs4_core_n_24990), .Q (io_pad_w[1]),
       .QN (UNCONNECTED4));
  DFFTRX2 \mcs4_core_rom_0_io_out_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_25398), .RN (mcs4_core_n_24986), .Q (io_pad_w[2]),
       .QN (UNCONNECTED5));
  DFFTRX2 \mcs4_core_rom_0_io_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_25398), .RN (mcs4_core_n_24948), .Q (io_pad_w[3]),
       .QN (UNCONNECTED6));
  DFFHQX1 mcs4_core_rom_0_n0135_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24496), .Q (mcs4_core_rom_0_n_199));
  DFFHQX1 mcs4_core_rom_0_n0161_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24504), .Q (mcs4_core_rom_0_n_198));
  DFFHQX1 mcs4_core_rom_0_srcff_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24776), .Q (mcs4_core_rom_0_srcff));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a11_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_53), .SI
       (mcs4_core_sync_pad), .SE (mcs4_core_n_25879), .Q
       (mcs4_core_rom_0_timing_recovery_a_53));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a21_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_54), .SI
       (mcs4_core_rom_1_a12), .SE (mcs4_core_n_25878), .Q
       (mcs4_core_rom_0_timing_recovery_a_54));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a22_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_62), .SI
       (mcs4_core_rom_0_timing_recovery_a_54), .SE (mcs4_core_n_26354),
       .Q (mcs4_core_rom_0_timing_recovery_a_62));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a31_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_55), .SI
       (mcs4_core_rom_0_timing_recovery_a_62), .SE (mcs4_core_n_25878),
       .Q (mcs4_core_rom_0_timing_recovery_a_55));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a32_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_1_a32), .SI
       (mcs4_core_rom_0_timing_recovery_a_55), .SE (mcs4_core_n_26360),
       .Q (mcs4_core_rom_1_a32));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_m11_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_1_m11), .SI (mcs4_core_rom_1_a32), .SE
       (mcs4_core_n_25879), .Q (mcs4_core_rom_1_m11));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_m12_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_m12), .SI (mcs4_core_rom_1_m11), .SE
       (mcs4_core_n_26354), .Q (mcs4_core_rom_0_m12));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_m21_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_1_m21), .SI (mcs4_core_rom_0_m12), .SE
       (mcs4_core_n_25879), .Q (mcs4_core_rom_1_m21));
  SDFFHQX2 mcs4_core_rom_0_timing_recovery_m22_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_m22), .SI (mcs4_core_rom_1_m21), .SE
       (mcs4_core_n_26360), .Q (mcs4_core_rom_0_m22));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_x11_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_x_58), .SI
       (mcs4_core_rom_0_m22), .SE (mcs4_core_n_25888), .Q
       (mcs4_core_rom_0_timing_recovery_x_58));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_x12_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_x_66), .SI
       (mcs4_core_rom_0_timing_recovery_x_58), .SE (mcs4_core_n_26360),
       .Q (mcs4_core_rom_0_timing_recovery_x_66));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_x21_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_x21), .SI
       (mcs4_core_rom_0_timing_recovery_x_66), .SE (mcs4_core_n_25879),
       .Q (mcs4_core_rom_0_x21));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_x22_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_x22), .SI (mcs4_core_rom_0_x21), .SE
       (mcs4_core_n_26360), .Q (mcs4_core_rom_0_x22));
  DFFHQX1 mcs4_core_rom_1_chipsel_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24706), .Q (mcs4_core_rom_1_chipsel));
  DFFHQX1 \mcs4_core_rom_1_data_out_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24956), .Q (mcs4_core_data_out[0]));
  DFFHQX1 \mcs4_core_rom_1_data_out_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24962), .Q (mcs4_core_data_out[1]));
  DFFHQX1 \mcs4_core_rom_1_data_out_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24952), .Q (mcs4_core_data_out[2]));
  DFFHQX1 \mcs4_core_rom_1_data_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24949), .Q (mcs4_core_data_out[3]));
  DFFHQX1 mcs4_core_rom_1_extbusdrive_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24784), .Q (mcs4_core_rom_1_extbusdrive));
  DFFTRX2 \mcs4_core_rom_1_io_out_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_25398), .RN (mcs4_core_n_24991), .Q (io_pad_w[4]),
       .QN (UNCONNECTED7));
  DFFTRX2 \mcs4_core_rom_1_io_out_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_25398), .RN (mcs4_core_n_24985), .Q (io_pad_w[5]),
       .QN (UNCONNECTED8));
  DFFTRX2 \mcs4_core_rom_1_io_out_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_25398), .RN (mcs4_core_n_24987), .Q (io_pad_w[6]),
       .QN (UNCONNECTED9));
  DFFTRX2 \mcs4_core_rom_1_io_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_25398), .RN (mcs4_core_n_24989), .Q (io_pad_w[7]),
       .QN (UNCONNECTED10));
  DFFHQX1 mcs4_core_rom_1_n0135_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24497), .Q (mcs4_core_rom_1_n_206));
  DFFHQX1 mcs4_core_rom_1_n0161_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24507), .Q (mcs4_core_rom_1_n_205));
  DFFHQX1 mcs4_core_rom_1_srcff_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24763), .Q (mcs4_core_rom_1_srcff));
  DFFHQX1 \mcs4_core_shiftreg_cp_delay_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24804), .Q (mcs4_core_shiftreg_cp_delay[1]));
  DFFHQX1 \mcs4_core_shiftreg_cp_delay_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24658), .Q (mcs4_core_shiftreg_cp_delay[2]));
  DFFHQX1 \mcs4_core_shiftreg_cp_delay_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24478), .Q (mcs4_core_shiftreg_cp_delay[3]));
  SDFFQX1 mcs4_core_shiftreg_cp_delayed_reg(.CK (sysclk_w), .D
       (mcs4_core_shiftreg_cp_delayed), .SI (mcs4_core_n_25879), .SE
       (mcs4_core_n_24931), .Q (mcs4_core_shiftreg_cp_delayed));
  SDFFHQX2 \mcs4_core_shiftreg_shifter_reg[0] (.CK (sysclk_w), .D
       (p_out_w[0]), .SI (mcs4_core_oport[0]), .SE (mcs4_core_n_24905),
       .Q (p_out_w[0]));
  SDFFHQX2 \mcs4_core_shiftreg_shifter_reg[1] (.CK (sysclk_w), .D
       (p_out_w[1]), .SI (p_out_w[0]), .SE (mcs4_core_n_24905), .Q
       (p_out_w[1]));
  SDFFHQX2 \mcs4_core_shiftreg_shifter_reg[2] (.CK (sysclk_w), .D
       (p_out_w[2]), .SI (p_out_w[1]), .SE (mcs4_core_n_24905), .Q
       (p_out_w[2]));
  SDFFHQX2 \mcs4_core_shiftreg_shifter_reg[3] (.CK (sysclk_w), .D
       (p_out_w[3]), .SI (p_out_w[2]), .SE (mcs4_core_n_24905), .Q
       (p_out_w[3]));
  SDFFHQX2 \mcs4_core_shiftreg_shifter_reg[4] (.CK (sysclk_w), .D
       (p_out_w[4]), .SI (p_out_w[3]), .SE (mcs4_core_n_24905), .Q
       (p_out_w[4]));
  SDFFHQX2 \mcs4_core_shiftreg_shifter_reg[5] (.CK (sysclk_w), .D
       (p_out_w[5]), .SI (p_out_w[4]), .SE (mcs4_core_n_24905), .Q
       (p_out_w[5]));
  SDFFHQX2 \mcs4_core_shiftreg_shifter_reg[6] (.CK (sysclk_w), .D
       (p_out_w[6]), .SI (p_out_w[5]), .SE (mcs4_core_n_24905), .Q
       (p_out_w[6]));
  SDFFHQX2 \mcs4_core_shiftreg_shifter_reg[7] (.CK (sysclk_w), .D
       (p_out_w[7]), .SI (p_out_w[6]), .SE (mcs4_core_n_24905), .Q
       (p_out_w[7]));
  SDFFHQX2 \mcs4_core_shiftreg_shifter_reg[8] (.CK (sysclk_w), .D
       (p_out_w[8]), .SI (p_out_w[7]), .SE (mcs4_core_n_24905), .Q
       (p_out_w[8]));
  SDFFQX1 \mcs4_core_shiftreg_shifter_reg[9] (.CK (sysclk_w), .D
       (p_out_w[9]), .SI (p_out_w[8]), .SE (mcs4_core_n_24905), .Q
       (p_out_w[9]));
  NAND2BX1 mcs4_core_g30468__9945(.AN (mcs4_core_n_23445), .B
       (mcs4_core_n_23549), .Y (mcs4_core_n_23431));
  NAND2X1 mcs4_core_g30476__2883(.A (mcs4_core_n_24068), .B
       (mcs4_core_n_23449), .Y (mcs4_core_n_23432));
  NAND2X1 mcs4_core_g30477__2346(.A (mcs4_core_n_24014), .B
       (mcs4_core_n_23466), .Y (mcs4_core_n_23433));
  NAND2BX1 mcs4_core_g30478__1666(.AN (mcs4_core_n_23461), .B
       (mcs4_core_n_23498), .Y (mcs4_core_n_23434));
  NAND2BX1 mcs4_core_g30479__7410(.AN (mcs4_core_n_23462), .B
       (mcs4_core_n_23542), .Y (mcs4_core_n_23435));
  NAND2X1 mcs4_core_g30480__6417(.A (mcs4_core_n_24056), .B
       (mcs4_core_n_23467), .Y (mcs4_core_n_23436));
  NAND2BX1 mcs4_core_g30481__5477(.AN (mcs4_core_n_23455), .B
       (mcs4_core_n_23537), .Y (mcs4_core_n_23437));
  NAND2BX1 mcs4_core_g30482__2398(.AN (mcs4_core_n_23448), .B
       (mcs4_core_n_23517), .Y (mcs4_core_n_23438));
  NAND2X1 mcs4_core_g30483__5107(.A (mcs4_core_n_24051), .B
       (mcs4_core_n_23450), .Y (mcs4_core_n_23439));
  NAND2BX1 mcs4_core_g30484__6260(.AN (mcs4_core_n_23460), .B
       (mcs4_core_n_23500), .Y (mcs4_core_n_23440));
  NAND2BX1 mcs4_core_g30485__4319(.AN (mcs4_core_n_23464), .B
       (mcs4_core_n_23548), .Y (mcs4_core_n_23441));
  NAND2BX1 mcs4_core_g30486__8428(.AN (mcs4_core_n_23453), .B
       (mcs4_core_n_23506), .Y (mcs4_core_n_23442));
  NAND2BX1 mcs4_core_g30487__5526(.AN (mcs4_core_n_23456), .B
       (mcs4_core_n_23528), .Y (mcs4_core_n_23443));
  NAND2BX1 mcs4_core_g30488__6783(.AN (mcs4_core_n_23457), .B
       (mcs4_core_n_23532), .Y (mcs4_core_n_23444));
  OAI2BB1X1 mcs4_core_g30489__3680(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[2] [11]), .A1N
       (mcs4_core_n_23975), .B0 (mcs4_core_n_23465), .Y
       (mcs4_core_n_23445));
  NAND2BX1 mcs4_core_g30490__1617(.AN (mcs4_core_n_23451), .B
       (mcs4_core_n_23521), .Y (mcs4_core_n_23446));
  NAND2BX1 mcs4_core_g30491__2802(.AN (mcs4_core_n_23458), .B
       (mcs4_core_n_23533), .Y (mcs4_core_n_23447));
  OAI2BB1X1 mcs4_core_g30492__1705(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[3] [0]), .A1N
       (mcs4_core_n_23986), .B0 (mcs4_core_n_23477), .Y
       (mcs4_core_n_23448));
  AOI21X1 mcs4_core_g30493__5122(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [6]), .A1
       (mcs4_core_n_24319), .B0 (mcs4_core_n_23471), .Y
       (mcs4_core_n_23449));
  AOI21X1 mcs4_core_g30494__8246(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [3]), .A1
       (mcs4_core_n_24326), .B0 (mcs4_core_n_23470), .Y
       (mcs4_core_n_23450));
  OAI2BB1X1 mcs4_core_g30495__7098(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[1]), .A1N
       (mcs4_core_n_24013), .B0 (mcs4_core_n_23478), .Y
       (mcs4_core_n_23451));
  OAI2BB1X1 mcs4_core_g30496__6131(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[1] [2]), .A1N
       (mcs4_core_n_23977), .B0 (mcs4_core_n_23480), .Y
       (mcs4_core_n_23453));
  OAI2BB1X1 mcs4_core_g30502__1881(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[3] [8]), .A1N
       (mcs4_core_n_23985), .B0 (mcs4_core_n_23491), .Y
       (mcs4_core_n_23455));
  OAI2BB1X1 mcs4_core_g30503__5115(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[1] [4]), .A1N
       (mcs4_core_n_23972), .B0 (mcs4_core_n_23492), .Y
       (mcs4_core_n_23456));
  OAI2BB1X1 mcs4_core_g30504__7482(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[3] [5]), .A1N
       (mcs4_core_n_23987), .B0 (mcs4_core_n_23484), .Y
       (mcs4_core_n_23457));
  OAI2BB1X1 mcs4_core_g30505__4733(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[6]), .A1N
       (mcs4_core_n_24011), .B0 (mcs4_core_n_23489), .Y
       (mcs4_core_n_23458));
  OAI2BB1X1 mcs4_core_g30506__6161(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[0] [7]), .A1N
       (mcs4_core_n_23971), .B0 (mcs4_core_n_23490), .Y
       (mcs4_core_n_23460));
  OAI2BB1X1 mcs4_core_g30507__9315(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[2] [3]), .A1N
       (mcs4_core_n_23968), .B0 (mcs4_core_n_23482), .Y
       (mcs4_core_n_23461));
  OAI2BB1X1 mcs4_core_g30508__9945(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[2] [9]), .A1N
       (mcs4_core_n_23975), .B0 (mcs4_core_n_23483), .Y
       (mcs4_core_n_23462));
  OAI2BB1X1 mcs4_core_g30509__2883(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[1] [10]), .A1N
       (mcs4_core_n_23974), .B0 (n_58), .Y (mcs4_core_n_23464));
  AOI21X1 mcs4_core_g30510__2346(.A0
       (\mcs4_core_i4004_ip_board_dram_array[0] [11]), .A1 (n_43), .B0
       (mcs4_core_n_23503), .Y (mcs4_core_n_23465));
  AOI21X1 mcs4_core_g30511__1666(.A0
       (\mcs4_core_i4004_sp_board_dram_array[4] [0]), .A1
       (mcs4_core_n_24316), .B0 (mcs4_core_n_23469), .Y
       (mcs4_core_n_23466));
  AOI21X1 mcs4_core_g30512__7410(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [4]), .A1
       (mcs4_core_n_24319), .B0 (mcs4_core_n_23475), .Y
       (mcs4_core_n_23467));
  OAI2BB1X1 mcs4_core_g30513__6417(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[5] [0]), .A1N
       (mcs4_core_n_24323), .B0 (mcs4_core_n_23515), .Y
       (mcs4_core_n_23469));
  OAI2BB1X1 mcs4_core_g30514__5477(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[6] [3]), .A1N
       (mcs4_core_n_24322), .B0 (mcs4_core_n_23508), .Y
       (mcs4_core_n_23470));
  OAI2BB1X1 mcs4_core_g30515__2398(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[5] [6]), .A1N
       (mcs4_core_n_24325), .B0 (mcs4_core_n_23509), .Y
       (mcs4_core_n_23471));
  NAND2BX1 mcs4_core_g30516__5107(.AN (mcs4_core_n_23511), .B
       (mcs4_core_n_24037), .Y (mcs4_core_n_23472));
  NAND2BX1 mcs4_core_g30517__6260(.AN (n_77), .B (mcs4_core_n_24061),
       .Y (mcs4_core_n_23473));
  NAND2X1 mcs4_core_g30518__4319(.A (mcs4_core_n_24045), .B
       (mcs4_core_n_23510), .Y (mcs4_core_n_23474));
  OAI2BB1X1 mcs4_core_g30519__8428(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[5] [4]), .A1N
       (mcs4_core_n_24325), .B0 (mcs4_core_n_23516), .Y
       (mcs4_core_n_23475));
  AOI21X1 mcs4_core_g30520__5526(.A0 (mcs4_core_n_24727), .A1 (n_68),
       .B0 (mcs4_core_n_23520), .Y (mcs4_core_n_23477));
  AOI21X1 mcs4_core_g30521__6783(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [1]), .A1
       (mcs4_core_n_23968), .B0 (mcs4_core_n_23513), .Y
       (mcs4_core_n_23478));
  AOI21X1 mcs4_core_g30522__3680(.A0 (mcs4_core_n_24074), .A1 (n_68),
       .B0 (mcs4_core_n_23535), .Y (mcs4_core_n_23480));
  AOI21X1 mcs4_core_g30523__1617(.A0
       (\mcs4_core_i4004_ip_board_dram_array[0] [3]), .A1
       (mcs4_core_n_23969), .B0 (mcs4_core_n_23526), .Y
       (mcs4_core_n_23482));
  AOI21X1 mcs4_core_g30524__2802(.A0 (mcs4_core_n_24466), .A1
       (mcs4_core_n_24903), .B0 (mcs4_core_n_23545), .Y
       (mcs4_core_n_23483));
  AOI222X2 mcs4_core_g30525__1705(.A0
       (mcs4_core_i4004_ip_board_dram_temp[5]), .A1
       (mcs4_core_n_24011), .B0
       (\mcs4_core_i4004_ip_board_dram_array[0] [5]), .B1
       (mcs4_core_n_23971), .C0
       (\mcs4_core_i4004_ip_board_dram_array[1] [5]), .C1
       (mcs4_core_n_23972), .Y (mcs4_core_n_23484));
  AOI21X1 mcs4_core_g30526__5122(.A0
       (\mcs4_core_i4004_ip_board_dram_array[0] [6]), .A1
       (mcs4_core_n_23971), .B0 (mcs4_core_n_23534), .Y
       (mcs4_core_n_23489));
  AOI21X1 mcs4_core_g30527__8246(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [7]), .A1
       (mcs4_core_n_23972), .B0 (mcs4_core_n_23523), .Y
       (mcs4_core_n_23490));
  AOI21X1 mcs4_core_g30528__7098(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [8]), .A1
       (mcs4_core_n_23975), .B0 (mcs4_core_n_23540), .Y
       (mcs4_core_n_23491));
  AOI21X1 mcs4_core_g30529__6131(.A0 (mcs4_core_n_24727), .A1
       (mcs4_core_n_24331), .B0 (mcs4_core_n_23529), .Y
       (mcs4_core_n_23492));
  AOI22X2 mcs4_core_g30532__1881(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [3]), .A1
       (mcs4_core_n_23977), .B0 (mcs4_core_n_23551), .B1 (n_68), .Y
       (mcs4_core_n_23498));
  AOI22X2 mcs4_core_g30533__5115(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [7]), .A1 (n_42), .B0
       (mcs4_core_n_23551), .B1 (mcs4_core_n_24331), .Y
       (mcs4_core_n_23500));
  AO22X1 mcs4_core_g30534__7482(.A0
       (\mcs4_core_i4004_ip_board_dram_array[3] [11]), .A1
       (mcs4_core_n_23985), .B0 (mcs4_core_n_24903), .B1
       (mcs4_core_n_23551), .Y (mcs4_core_n_23503));
  AOI22X2 mcs4_core_g30536__4733(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [2]), .A1
       (mcs4_core_n_23968), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [2]), .B1
       (mcs4_core_n_23986), .Y (mcs4_core_n_23506));
  NOR2BX1 mcs4_core_g30537__6161(.AN (mcs4_core_n_24052), .B
       (mcs4_core_n_23769), .Y (mcs4_core_n_23508));
  AND2X1 mcs4_core_g30538__9315(.A (mcs4_core_n_23761), .B
       (mcs4_core_n_24069), .Y (mcs4_core_n_23509));
  AND4X1 mcs4_core_g30539__9945(.A (mcs4_core_n_24048), .B
       (mcs4_core_n_24024), .C (mcs4_core_n_24050), .D
       (mcs4_core_n_24049), .Y (mcs4_core_n_23510));
  NAND2X1 mcs4_core_g30540__2883(.A (n_65), .B (mcs4_core_n_23771), .Y
       (mcs4_core_n_23511));
  AO22X1 mcs4_core_g30542__2346(.A0
       (\mcs4_core_i4004_ip_board_dram_array[0] [1]), .A1
       (mcs4_core_n_23969), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [1]), .B1
       (mcs4_core_n_23986), .Y (mcs4_core_n_23513));
  AOI211X2 mcs4_core_g30543__1666(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [0]), .A1
       (mcs4_core_n_24329), .B0 (mcs4_core_n_24417), .C0
       (mcs4_core_n_23768), .Y (mcs4_core_n_23515));
  AOI211X2 mcs4_core_g30544__7410(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [4]), .A1
       (mcs4_core_n_24320), .B0 (mcs4_core_n_24438), .C0
       (mcs4_core_n_23770), .Y (mcs4_core_n_23516));
  AOI22X2 mcs4_core_g30545__6417(.A0
       (mcs4_core_i4004_ip_board_dram_temp[0]), .A1
       (mcs4_core_n_24013), .B0
       (\mcs4_core_i4004_ip_board_dram_array[1] [0]), .B1
       (mcs4_core_n_23977), .Y (mcs4_core_n_23517));
  AO22X1 mcs4_core_g30546__5477(.A0
       (\mcs4_core_i4004_ip_board_dram_array[0] [0]), .A1
       (mcs4_core_n_23969), .B0
       (\mcs4_core_i4004_ip_board_dram_array[2] [0]), .B1
       (mcs4_core_n_23968), .Y (mcs4_core_n_23520));
  AOI22X2 mcs4_core_g30547__2398(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [1]), .A1
       (mcs4_core_n_23977), .B0 (mcs4_core_n_24466), .B1 (n_68), .Y
       (mcs4_core_n_23521));
  AO22X1 mcs4_core_g30550__5107(.A0
       (mcs4_core_i4004_ip_board_dram_temp[7]), .A1
       (mcs4_core_n_24011), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [7]), .B1
       (mcs4_core_n_23987), .Y (mcs4_core_n_23523));
  AO22X1 mcs4_core_g30551__6260(.A0
       (mcs4_core_i4004_ip_board_dram_temp[3]), .A1
       (mcs4_core_n_24013), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [3]), .B1
       (mcs4_core_n_23986), .Y (mcs4_core_n_23526));
  AOI22X2 mcs4_core_g30552__4319(.A0
       (\mcs4_core_i4004_ip_board_dram_array[0] [4]), .A1
       (mcs4_core_n_23971), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [4]), .B1
       (mcs4_core_n_23987), .Y (mcs4_core_n_23528));
  AO22X1 mcs4_core_g30553__8428(.A0
       (mcs4_core_i4004_ip_board_dram_temp[4]), .A1
       (mcs4_core_n_24011), .B0
       (\mcs4_core_i4004_ip_board_dram_array[2] [4]), .B1 (n_42), .Y
       (mcs4_core_n_23529));
  AOI22X2 mcs4_core_g30554__5526(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [5]), .A1 (n_42), .B0
       (mcs4_core_n_24466), .B1 (mcs4_core_n_24331), .Y
       (mcs4_core_n_23532));
  AOI22X2 mcs4_core_g30555__6783(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [6]), .A1
       (mcs4_core_n_23972), .B0 (mcs4_core_n_24074), .B1
       (mcs4_core_n_24331), .Y (mcs4_core_n_23533));
  AO22X1 mcs4_core_g30556__3680(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [6]), .A1 (n_42), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [6]), .B1
       (mcs4_core_n_23987), .Y (mcs4_core_n_23534));
  AO22X1 mcs4_core_g30557__1617(.A0
       (mcs4_core_i4004_ip_board_dram_temp[2]), .A1
       (mcs4_core_n_24013), .B0
       (\mcs4_core_i4004_ip_board_dram_array[0] [2]), .B1
       (mcs4_core_n_23969), .Y (mcs4_core_n_23535));
  AOI22X2 mcs4_core_g30558__2802(.A0
       (mcs4_core_i4004_ip_board_dram_temp[8]), .A1 (n_45), .B0
       (\mcs4_core_i4004_ip_board_dram_array[1] [8]), .B1
       (mcs4_core_n_23974), .Y (mcs4_core_n_23537));
  AO22X1 mcs4_core_g30559__1705(.A0
       (\mcs4_core_i4004_ip_board_dram_array[0] [8]), .A1 (n_43), .B0
       (mcs4_core_n_24727), .B1 (mcs4_core_n_24903), .Y
       (mcs4_core_n_23540));
  AOI22X2 mcs4_core_g30560__5122(.A0
       (mcs4_core_i4004_ip_board_dram_temp[9]), .A1 (n_45), .B0
       (\mcs4_core_i4004_ip_board_dram_array[0] [9]), .B1 (n_43), .Y
       (mcs4_core_n_23542));
  AO22X1 mcs4_core_g30561__8246(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [9]), .A1
       (mcs4_core_n_23974), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [9]), .B1
       (mcs4_core_n_23985), .Y (mcs4_core_n_23545));
  AOI22X2 mcs4_core_g30563__7098(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [10]), .A1
       (mcs4_core_n_23975), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [10]), .B1
       (mcs4_core_n_23985), .Y (mcs4_core_n_23548));
  AOI22X2 mcs4_core_g30564__6131(.A0
       (mcs4_core_i4004_ip_board_dram_temp[11]), .A1 (n_45), .B0
       (\mcs4_core_i4004_ip_board_dram_array[1] [11]), .B1
       (mcs4_core_n_23974), .Y (mcs4_core_n_23549));
  ADDHX1 mcs4_core_g30565__1881(.A
       (mcs4_core_i4004_ip_board_incr_in[3]), .B (mcs4_core_n_24152),
       .CO (mcs4_core_n_23552), .S (mcs4_core_n_23551));
  AOI21X1 mcs4_core_g30732__5115(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [6]), .A1
       (mcs4_core_n_24320), .B0 (mcs4_core_n_23998), .Y
       (mcs4_core_n_23761));
  AND3XL mcs4_core_g30733__7482(.A (mcs4_core_n_24063), .B
       (mcs4_core_n_24067), .C (mcs4_core_n_24066), .Y
       (mcs4_core_n_23763));
  AND3XL mcs4_core_g30734__4733(.A (mcs4_core_n_24072), .B
       (mcs4_core_n_24017), .C (mcs4_core_n_24018), .Y
       (mcs4_core_n_23764));
  NAND2X1 mcs4_core_g30735__6161(.A (mcs4_core_n_26335), .B
       (mcs4_core_n_23999), .Y (mcs4_core_n_23765));
  NAND2X1 mcs4_core_g30736__9315(.A (mcs4_core_n_26335), .B
       (mcs4_core_n_24001), .Y (mcs4_core_n_23766));
  OAI2BB1X1 mcs4_core_g30737__9945(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[7] [0]), .A1N
       (mcs4_core_n_24314), .B0 (n_61), .Y (mcs4_core_n_23768));
  OAI2BB1X1 mcs4_core_g30738__2883(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[0] [3]), .A1N
       (mcs4_core_n_24317), .B0 (mcs4_core_n_23997), .Y
       (mcs4_core_n_23769));
  OAI2BB1X1 mcs4_core_g30739__2346(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[7] [4]), .A1N
       (mcs4_core_n_24321), .B0 (n_60), .Y (mcs4_core_n_23770));
  AND3XL mcs4_core_g30740__1666(.A (mcs4_core_n_24040), .B
       (mcs4_core_n_24043), .C (mcs4_core_n_24041), .Y
       (mcs4_core_n_23771));
  NAND2BX1 mcs4_core_g30899__7410(.AN (mcs4_core_n_24027), .B
       (mcs4_core_n_24030), .Y (mcs4_core_n_23979));
  NOR2X2 mcs4_core_g30901__6417(.A (n_68), .B (mcs4_core_n_24006), .Y
       (mcs4_core_n_23968));
  AND2X1 mcs4_core_g30902__5477(.A (mcs4_core_n_24009), .B
       (mcs4_core_n_24333), .Y (mcs4_core_n_23969));
  AND2X2 mcs4_core_g30903__2398(.A (mcs4_core_n_24330), .B
       (mcs4_core_n_24009), .Y (mcs4_core_n_23971));
  AND2X2 mcs4_core_g30904__5107(.A (mcs4_core_n_24330), .B
       (mcs4_core_n_24005), .Y (mcs4_core_n_23972));
  AND2X2 mcs4_core_g30906__6260(.A (mcs4_core_n_24904), .B
       (mcs4_core_n_24005), .Y (mcs4_core_n_23974));
  NOR2X2 mcs4_core_g30907__4319(.A (mcs4_core_n_24903), .B
       (mcs4_core_n_24006), .Y (mcs4_core_n_23975));
  AND2X2 mcs4_core_g30909__8428(.A (mcs4_core_n_24333), .B
       (mcs4_core_n_24005), .Y (mcs4_core_n_23977));
  AO22X1 mcs4_core_g30911__5526(.A0 (mcs4_core_n_24716), .A1
       (mcs4_core_n_24078), .B0 (mcs4_core_i4004_alu_board_n_358), .B1
       (mcs4_core_n_24079), .Y (mcs4_core_n_23990));
  AO22X1 mcs4_core_g30912__6783(.A0 (mcs4_core_n_24683), .A1
       (mcs4_core_n_24078), .B0 (mcs4_core_i4004_alu_board_n_356), .B1
       (mcs4_core_n_24079), .Y (mcs4_core_n_23992));
  OA21X1 mcs4_core_g30914__3680(.A0
       (mcs4_core_i4004_sp_board_din_n[3]), .A1 (mcs4_core_n_24472),
       .B0 (mcs4_core_n_24034), .Y (mcs4_core_n_23997));
  OAI2BB1X1 mcs4_core_g30915__1617(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[1] [6]), .A1N
       (mcs4_core_n_24327), .B0 (mcs4_core_n_24021), .Y
       (mcs4_core_n_23998));
  AOI21X1 mcs4_core_g30916__2802(.A0 (mcs4_core_i4004_alu_board_n_357),
       .A1 (mcs4_core_n_24079), .B0 (mcs4_core_n_24028), .Y
       (mcs4_core_n_23999));
  AOI21X1 mcs4_core_g30917__1705(.A0 (mcs4_core_i4004_alu_board_n_355),
       .A1 (mcs4_core_n_24079), .B0 (mcs4_core_n_24029), .Y
       (mcs4_core_n_24001));
  AND2X1 mcs4_core_g30918__5122(.A (n_44), .B (mcs4_core_n_24904), .Y
       (mcs4_core_n_23985));
  AND2X1 mcs4_core_g30919__8246(.A (n_44), .B (mcs4_core_n_24333), .Y
       (mcs4_core_n_23986));
  AND2X1 mcs4_core_g30920__7098(.A (n_44), .B (mcs4_core_n_24330), .Y
       (mcs4_core_n_23987));
  AOI22X2 mcs4_core_g30923__6131(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [0]), .A1
       (mcs4_core_n_24322), .B0
       (\mcs4_core_i4004_sp_board_dram_array[3] [0]), .B1
       (mcs4_core_n_24326), .Y (mcs4_core_n_24014));
  AOI22X2 mcs4_core_g30924__1881(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [7]), .A1
       (mcs4_core_n_24324), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [7]), .B1
       (mcs4_core_n_24325), .Y (mcs4_core_n_24017));
  AOI22X2 mcs4_core_g30925__5115(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [7]), .A1
       (mcs4_core_n_24319), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [7]), .B1
       (mcs4_core_n_24318), .Y (mcs4_core_n_24018));
  AOI21X1 mcs4_core_g30927__7482(.A0
       (\mcs4_core_i4004_sp_board_dram_array[7] [6]), .A1
       (mcs4_core_n_24321), .B0 (mcs4_core_n_24444), .Y
       (mcs4_core_n_24021));
  AOI21X1 mcs4_core_g30929__4733(.A0
       (\mcs4_core_i4004_sp_board_dram_array[7] [2]), .A1
       (mcs4_core_n_24314), .B0 (mcs4_core_n_24437), .Y
       (mcs4_core_n_24024));
  OAI21X1 mcs4_core_g30931__6161(.A0 (mcs4_core_i4004_alu_board_n_177),
       .A1 (mcs4_core_n_24431), .B0 (n_66), .Y (mcs4_core_n_24027));
  NOR2BX1 mcs4_core_g30932__9315(.AN (mcs4_core_n_24078), .B
       (mcs4_core_n_24686), .Y (mcs4_core_n_24028));
  NOR2BX1 mcs4_core_g30933__9945(.AN (mcs4_core_n_24078), .B
       (mcs4_core_n_24718), .Y (mcs4_core_n_24029));
  OR2X1 mcs4_core_g30934__2883(.A (mcs4_core_n_24823), .B
       (mcs4_core_n_24260), .Y (mcs4_core_n_24030));
  NOR2X2 mcs4_core_g30936__2346(.A (mcs4_core_i4004_ip_board_row[1]),
       .B (mcs4_core_n_24077), .Y (mcs4_core_n_24005));
  OR2X1 mcs4_core_g30937__1666(.A (mcs4_core_n_26282), .B (n_46), .Y
       (mcs4_core_n_24006));
  NOR2X2 mcs4_core_g30939__7410(.A (mcs4_core_i4004_ip_board_row[1]),
       .B (n_46), .Y (mcs4_core_n_24009));
  NOR2X2 mcs4_core_g30940__6417(.A (mcs4_core_n_24331), .B (n_67), .Y
       (mcs4_core_n_24011));
  NOR2X2 mcs4_core_g30942__5477(.A (n_68), .B (n_67), .Y
       (mcs4_core_n_24013));
  AOI22X2 mcs4_core_g30944__2398(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [3]), .A1
       (mcs4_core_n_24329), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [3]), .B1
       (mcs4_core_n_24328), .Y (mcs4_core_n_24034));
  AOI22X2 mcs4_core_g30945__5107(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [1]), .A1
       (mcs4_core_n_24317), .B0
       (mcs4_core_i4004_sp_board_dram_temp[1]), .B1
       (mcs4_core_n_24411), .Y (mcs4_core_n_24037));
  AOI22X2 mcs4_core_g30946__6260(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [1]), .A1
       (mcs4_core_n_24329), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [1]), .B1
       (mcs4_core_n_24328), .Y (mcs4_core_n_24040));
  AOI22X2 mcs4_core_g30947__4319(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [1]), .A1
       (mcs4_core_n_24326), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [1]), .B1
       (mcs4_core_n_24316), .Y (mcs4_core_n_24041));
  AOI22X2 mcs4_core_g30948__8428(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [1]), .A1
       (mcs4_core_n_24322), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [1]), .B1
       (mcs4_core_n_24323), .Y (mcs4_core_n_24043));
  AOI22X2 mcs4_core_g30949__5526(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [2]), .A1
       (mcs4_core_n_24317), .B0
       (mcs4_core_i4004_sp_board_dram_temp[2]), .B1
       (mcs4_core_n_24411), .Y (mcs4_core_n_24045));
  AOI22X2 mcs4_core_g30950__6783(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [2]), .A1
       (mcs4_core_n_24329), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [2]), .B1
       (mcs4_core_n_24328), .Y (mcs4_core_n_24048));
  AOI22X2 mcs4_core_g30951__3680(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [2]), .A1
       (mcs4_core_n_24326), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [2]), .B1
       (mcs4_core_n_24316), .Y (mcs4_core_n_24049));
  AOI22X2 mcs4_core_g30952__1617(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [2]), .A1
       (mcs4_core_n_24322), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [2]), .B1
       (mcs4_core_n_24323), .Y (mcs4_core_n_24050));
  AOI22X2 mcs4_core_g30953__2802(.A0
       (\mcs4_core_i4004_sp_board_dram_array[5] [3]), .A1
       (mcs4_core_n_24323), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [3]), .B1
       (mcs4_core_n_24316), .Y (mcs4_core_n_24051));
  AOI22X2 mcs4_core_g30954__1705(.A0
       (\mcs4_core_i4004_sp_board_dram_array[7] [3]), .A1
       (mcs4_core_n_24314), .B0
       (mcs4_core_i4004_sp_board_dram_temp[3]), .B1
       (mcs4_core_n_24411), .Y (mcs4_core_n_24052));
  AOI22X2 mcs4_core_g30956__5122(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [4]), .A1
       (mcs4_core_n_24324), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [4]), .B1
       (mcs4_core_n_24318), .Y (mcs4_core_n_24056));
  AOI22X2 mcs4_core_g30958__8246(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [5]), .A1
       (mcs4_core_n_24315), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [5]), .B1
       (mcs4_core_n_24327), .Y (mcs4_core_n_24061));
  AOI22X2 mcs4_core_g30959__7098(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [5]), .A1
       (mcs4_core_n_24320), .B0
       (mcs4_core_i4004_sp_board_dram_temp[5]), .B1
       (mcs4_core_n_24435), .Y (mcs4_core_n_24063));
  AOI22X2 mcs4_core_g30960__6131(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [5]), .A1
       (mcs4_core_n_24319), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [5]), .B1
       (mcs4_core_n_24318), .Y (mcs4_core_n_24066));
  AOI22X2 mcs4_core_g30961__1881(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [5]), .A1
       (mcs4_core_n_24324), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [5]), .B1
       (mcs4_core_n_24325), .Y (mcs4_core_n_24067));
  AOI22X2 mcs4_core_g30962__5115(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [6]), .A1
       (mcs4_core_n_24324), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [6]), .B1
       (mcs4_core_n_24318), .Y (mcs4_core_n_24068));
  AOI22X2 mcs4_core_g30963__7482(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [6]), .A1
       (mcs4_core_n_24315), .B0
       (mcs4_core_i4004_sp_board_dram_temp[6]), .B1
       (mcs4_core_n_24435), .Y (mcs4_core_n_24069));
  AOI22X2 mcs4_core_g30964__4733(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [7]), .A1
       (mcs4_core_n_24315), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [7]), .B1
       (mcs4_core_n_24327), .Y (mcs4_core_n_24071));
  AOI22X2 mcs4_core_g30965__6161(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [7]), .A1
       (mcs4_core_n_24320), .B0
       (mcs4_core_i4004_sp_board_dram_temp[7]), .B1
       (mcs4_core_n_24435), .Y (mcs4_core_n_24072));
  ADDHX1 mcs4_core_g30967__9315(.A
       (mcs4_core_i4004_ip_board_incr_in[2]), .B (mcs4_core_n_24476),
       .CO (mcs4_core_n_24152), .S (mcs4_core_n_24074));
  NAND2X2 mcs4_core_g30976__9945(.A (mcs4_core_i4004_ip_board_row[0]),
       .B (mcs4_core_n_24312), .Y (mcs4_core_n_24077));
  AND2X1 mcs4_core_g30977__2883(.A (mcs4_core_n_24311), .B
       (mcs4_core_n_26335), .Y (mcs4_core_n_24078));
  NOR2X2 mcs4_core_g30978__2346(.A (mcs4_core_i4004_m12), .B
       (mcs4_core_n_24311), .Y (mcs4_core_n_24079));
  OR2X2 mcs4_core_g30979__1666(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25226), .Y (mcs4_core_n_24080));
  OR2X2 mcs4_core_g30980__7410(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25214), .Y (mcs4_core_n_24082));
  OR2X2 mcs4_core_g30981__6417(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25394), .Y (mcs4_core_n_24084));
  OR2X2 mcs4_core_g30982__5477(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24086));
  OR2X2 mcs4_core_g30983__2398(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25230), .Y (mcs4_core_n_24088));
  OR2X2 mcs4_core_g30984__5107(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25382), .Y (mcs4_core_n_24090));
  OR2X2 mcs4_core_g30985__6260(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25226), .Y (mcs4_core_n_24092));
  OR2X2 mcs4_core_g30986__4319(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25214), .Y (mcs4_core_n_24094));
  OR2X2 mcs4_core_g30987__8428(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25394), .Y (mcs4_core_n_24096));
  OR2X2 mcs4_core_g30988__5526(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24098));
  OR2X2 mcs4_core_g30989__6783(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25230), .Y (mcs4_core_n_24100));
  OR2X2 mcs4_core_g30990__3680(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25382), .Y (mcs4_core_n_24102));
  OR2X2 mcs4_core_g30991__1617(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25226), .Y (mcs4_core_n_24104));
  OR2X2 mcs4_core_g30992__2802(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25214), .Y (mcs4_core_n_24106));
  OR2X2 mcs4_core_g30993__1705(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25394), .Y (mcs4_core_n_24108));
  OR2X2 mcs4_core_g30994__5122(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24110));
  OR2X2 mcs4_core_g30995__8246(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25230), .Y (mcs4_core_n_24112));
  OR2X2 mcs4_core_g30996__7098(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25382), .Y (mcs4_core_n_24114));
  OR2X2 mcs4_core_g30997__6131(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25226), .Y (mcs4_core_n_24116));
  OR2X2 mcs4_core_g30998__1881(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25214), .Y (mcs4_core_n_24118));
  OR2X2 mcs4_core_g30999__5115(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25394), .Y (mcs4_core_n_24120));
  OR2X2 mcs4_core_g31000__7482(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24122));
  OR2X2 mcs4_core_g31001__4733(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25230), .Y (mcs4_core_n_24124));
  OR2X2 mcs4_core_g31002__6161(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25382), .Y (mcs4_core_n_24126));
  OR2X2 mcs4_core_g31003__9315(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25226), .Y (mcs4_core_n_24128));
  OR2X2 mcs4_core_g31004__9945(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25214), .Y (mcs4_core_n_24130));
  OR2X2 mcs4_core_g31005__2883(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25394), .Y (mcs4_core_n_24132));
  OR2X2 mcs4_core_g31006__2346(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24134));
  OR2X2 mcs4_core_g31007__1666(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25230), .Y (mcs4_core_n_24136));
  OR2X2 mcs4_core_g31008__7410(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25382), .Y (mcs4_core_n_24138));
  OR2X2 mcs4_core_g31009__6417(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25226), .Y (mcs4_core_n_24140));
  OR2X2 mcs4_core_g31010__5477(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25214), .Y (mcs4_core_n_24142));
  OR2X2 mcs4_core_g31011__2398(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25394), .Y (mcs4_core_n_24144));
  OR2X2 mcs4_core_g31012__5107(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24146));
  OR2X2 mcs4_core_g31013__6260(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25230), .Y (mcs4_core_n_24148));
  OR2X2 mcs4_core_g31014__4319(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25382), .Y (mcs4_core_n_24150));
  MXI2X1 mcs4_core_g31016__8428(.A (mcs4_core_i4004_id_board_n_437), .B
       (mcs4_core_n_24415), .S0 (mcs4_core_i4004_x32), .Y
       (mcs4_core_n_24259));
  NAND3BX2 mcs4_core_g31017__5526(.AN (mcs4_core_n_24794), .B
       (mcs4_core_i4004_alu_board_cy), .C (mcs4_core_n_24431), .Y
       (mcs4_core_n_24260));
  OR2X2 mcs4_core_g31020__6783(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25230), .Y (mcs4_core_n_24171));
  OR2X2 mcs4_core_g31021__3680(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25382), .Y (mcs4_core_n_24173));
  OR2X2 mcs4_core_g31022__1617(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25226), .Y (mcs4_core_n_24175));
  OR2X2 mcs4_core_g31023__2802(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25214), .Y (mcs4_core_n_24177));
  OR2X2 mcs4_core_g31024__1705(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25394), .Y (mcs4_core_n_24179));
  OR2X2 mcs4_core_g31025__5122(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24181));
  OR2X2 mcs4_core_g31026__8246(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25230), .Y (mcs4_core_n_24183));
  OR2X2 mcs4_core_g31027__7098(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25382), .Y (mcs4_core_n_24185));
  NOR2X2 mcs4_core_g31028__6131(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25402), .Y (mcs4_core_n_24187));
  NOR2X2 mcs4_core_g31029__1881(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25390), .Y (mcs4_core_n_24189));
  NOR2X2 mcs4_core_g31030__5115(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25386), .Y (mcs4_core_n_24191));
  NOR2X2 mcs4_core_g31031__7482(.A (mcs4_core_n_24359), .B
       (mcs4_core_n_25218), .Y (mcs4_core_n_24193));
  NOR2X2 mcs4_core_g31032__4733(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25402), .Y (mcs4_core_n_24195));
  NOR2X2 mcs4_core_g31033__6161(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25390), .Y (mcs4_core_n_24197));
  NOR2X2 mcs4_core_g31034__9315(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25386), .Y (mcs4_core_n_24199));
  NOR2X2 mcs4_core_g31035__9945(.A (mcs4_core_n_24349), .B
       (mcs4_core_n_25218), .Y (mcs4_core_n_24201));
  OR2X2 mcs4_core_g31036__2883(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25402), .Y (mcs4_core_n_24203));
  OR2X2 mcs4_core_g31037__2346(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25402), .Y (mcs4_core_n_24205));
  OR2X2 mcs4_core_g31038__1666(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25390), .Y (mcs4_core_n_24207));
  OR2X2 mcs4_core_g31039__7410(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25386), .Y (mcs4_core_n_24209));
  OR2X2 mcs4_core_g31040__6417(.A (mcs4_core_n_24344), .B
       (mcs4_core_n_25218), .Y (mcs4_core_n_24211));
  OR2X2 mcs4_core_g31041__5477(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25390), .Y (mcs4_core_n_24213));
  OR2X2 mcs4_core_g31042__2398(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25386), .Y (mcs4_core_n_24215));
  OR2X2 mcs4_core_g31043__5107(.A (mcs4_core_n_24354), .B
       (mcs4_core_n_25218), .Y (mcs4_core_n_24217));
  OR2X2 mcs4_core_g31044__6260(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25402), .Y (mcs4_core_n_24219));
  OR2X2 mcs4_core_g31045__4319(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25390), .Y (mcs4_core_n_24221));
  OR2X2 mcs4_core_g31046__8428(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25386), .Y (mcs4_core_n_24223));
  OR2X2 mcs4_core_g31047__5526(.A (mcs4_core_n_24364), .B
       (mcs4_core_n_25218), .Y (mcs4_core_n_24225));
  OR2X2 mcs4_core_g31048__6783(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25402), .Y (mcs4_core_n_24227));
  OR2X2 mcs4_core_g31049__3680(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25390), .Y (mcs4_core_n_24229));
  OR2X2 mcs4_core_g31050__1617(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25386), .Y (mcs4_core_n_24231));
  OR2X2 mcs4_core_g31051__2802(.A (mcs4_core_n_24334), .B
       (mcs4_core_n_25218), .Y (mcs4_core_n_24233));
  NOR2X2 mcs4_core_g31052__1705(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25386), .Y (mcs4_core_n_24235));
  NOR2X2 mcs4_core_g31053__5122(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25402), .Y (mcs4_core_n_24237));
  NOR2X2 mcs4_core_g31054__8246(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25402), .Y (mcs4_core_n_24239));
  NOR2X2 mcs4_core_g31055__7098(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25390), .Y (mcs4_core_n_24241));
  NOR2X2 mcs4_core_g31056__6131(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25386), .Y (mcs4_core_n_24243));
  NOR2X2 mcs4_core_g31057__1881(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25218), .Y (mcs4_core_n_24245));
  NOR2X2 mcs4_core_g31058__5115(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25390), .Y (mcs4_core_n_24247));
  NOR2X2 mcs4_core_g31059__7482(.A (mcs4_core_n_24369), .B
       (mcs4_core_n_25218), .Y (mcs4_core_n_24249));
  OR2X2 mcs4_core_g31060__4733(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25394), .Y (mcs4_core_n_24251));
  OR2X2 mcs4_core_g31061__6161(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25226), .Y (mcs4_core_n_24253));
  OR2X2 mcs4_core_g31062__9315(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25214), .Y (mcs4_core_n_24255));
  OR2X2 mcs4_core_g31063__9945(.A (mcs4_core_n_24339), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24257));
  INVX3 mcs4_core_g31108(.A (mcs4_core_n_24330), .Y
       (mcs4_core_n_24331));
  INVX3 mcs4_core_g31109(.A (n_68), .Y (mcs4_core_n_24333));
  CLKXOR2X1 mcs4_core_g31110__2883(.A (mcs4_core_ram_0_rfsh_addr[4]),
       .B (mcs4_core_n_24474), .Y (mcs4_core_n_24374));
  AO22X1 mcs4_core_g31111__2346(.A0 (mcs4_core_data_pad[3]), .A1
       (mcs4_core_n_24467), .B0 (mcs4_core_ram_0_char_num[3]), .B1
       (mcs4_core_n_24469), .Y (mcs4_core_n_24376));
  AO22X1 mcs4_core_g31112__1666(.A0 (mcs4_core_data_pad[2]), .A1
       (mcs4_core_n_24467), .B0 (mcs4_core_ram_0_char_num[2]), .B1
       (mcs4_core_n_24469), .Y (mcs4_core_n_24378));
  AO22X1 mcs4_core_g31113__7410(.A0 (mcs4_core_data_pad[1]), .A1
       (mcs4_core_n_24467), .B0 (mcs4_core_ram_0_char_num[1]), .B1
       (mcs4_core_n_24469), .Y (mcs4_core_n_24382));
  AO22X1 mcs4_core_g31114__6417(.A0 (mcs4_core_data_pad[0]), .A1
       (mcs4_core_n_24467), .B0 (mcs4_core_ram_0_char_num[0]), .B1
       (mcs4_core_n_24469), .Y (mcs4_core_n_24384));
  AO21X1 mcs4_core_g31125__5477(.A0 (mcs4_core_n_25072), .A1
       (mcs4_core_n_24493), .B0 (mcs4_core_n_24825), .Y
       (mcs4_core_n_24311));
  AND4X1 mcs4_core_g31127__2398(.A (mcs4_core_clk2_pad), .B
       (mcs4_core_n_15452), .C (mcs4_core_n_25211), .D
       (mcs4_core_n_24561), .Y (mcs4_core_n_24312));
  AND2X2 mcs4_core_g31128__5107(.A (mcs4_core_n_24642), .B
       (mcs4_core_n_24412), .Y (mcs4_core_n_24314));
  AND2X2 mcs4_core_g31129__6260(.A (mcs4_core_n_24680), .B
       (mcs4_core_n_24433), .Y (mcs4_core_n_24315));
  AND2X2 mcs4_core_g31130__4319(.A (mcs4_core_n_24682), .B
       (mcs4_core_n_24412), .Y (mcs4_core_n_24316));
  AND2X2 mcs4_core_g31131__8428(.A (mcs4_core_n_24682), .B
       (mcs4_core_n_24432), .Y (mcs4_core_n_24317));
  AND2X2 mcs4_core_g31132__5526(.A (mcs4_core_n_24682), .B
       (mcs4_core_n_24434), .Y (mcs4_core_n_24318));
  AND2X2 mcs4_core_g31133__6783(.A (mcs4_core_n_24642), .B
       (mcs4_core_n_24433), .Y (mcs4_core_n_24319));
  AND2X2 mcs4_core_g31134__3680(.A (mcs4_core_n_24682), .B
       (mcs4_core_n_24433), .Y (mcs4_core_n_24320));
  AND2X1 mcs4_core_g31135__1617(.A (mcs4_core_n_24434), .B
       (mcs4_core_n_24642), .Y (mcs4_core_n_24321));
  AND2X2 mcs4_core_g31136__2802(.A (mcs4_core_n_24680), .B
       (mcs4_core_n_24412), .Y (mcs4_core_n_24322));
  AND2X2 mcs4_core_g31137__1705(.A (mcs4_core_n_24679), .B
       (mcs4_core_n_24412), .Y (mcs4_core_n_24323));
  AND2X2 mcs4_core_g31138__5122(.A (mcs4_core_n_24680), .B
       (mcs4_core_n_24434), .Y (mcs4_core_n_24324));
  AND2X2 mcs4_core_g31139__8246(.A (mcs4_core_n_24679), .B
       (mcs4_core_n_24434), .Y (mcs4_core_n_24325));
  AND2X2 mcs4_core_g31140__7098(.A (mcs4_core_n_24642), .B
       (mcs4_core_n_24432), .Y (mcs4_core_n_24326));
  AND2X2 mcs4_core_g31141__6131(.A (mcs4_core_n_24679), .B
       (mcs4_core_n_24433), .Y (mcs4_core_n_24327));
  AND2X2 mcs4_core_g31142__1881(.A (mcs4_core_n_24679), .B
       (mcs4_core_n_24432), .Y (mcs4_core_n_24328));
  AND2X2 mcs4_core_g31143__5115(.A (mcs4_core_n_24680), .B
       (mcs4_core_n_24432), .Y (mcs4_core_n_24329));
  OR2X2 mcs4_core_g31144__7482(.A (mcs4_core_n_16023), .B
       (mcs4_core_n_24454), .Y (mcs4_core_n_24330));
  OR2X4 mcs4_core_g31146__4733(.A (mcs4_core_n_24429), .B
       (mcs4_core_ram_0_ram_addr[0]), .Y (mcs4_core_n_24334));
  OR2X4 mcs4_core_g31147__6161(.A (mcs4_core_n_24428), .B
       (mcs4_core_n_22402), .Y (mcs4_core_n_24339));
  OR2X4 mcs4_core_g31148__9315(.A (mcs4_core_n_24428), .B
       (mcs4_core_ram_0_ram_addr[0]), .Y (mcs4_core_n_24344));
  OR2X4 mcs4_core_g31149__9945(.A (mcs4_core_n_24429), .B
       (mcs4_core_n_22402), .Y (mcs4_core_n_24349));
  OR2X4 mcs4_core_g31150__2883(.A (mcs4_core_n_24427), .B
       (mcs4_core_ram_0_ram_addr[0]), .Y (mcs4_core_n_24354));
  OR2X4 mcs4_core_g31151__2346(.A (mcs4_core_n_24430), .B
       (mcs4_core_n_22402), .Y (mcs4_core_n_24359));
  OR2X4 mcs4_core_g31152__1666(.A (mcs4_core_n_24430), .B
       (mcs4_core_ram_0_ram_addr[0]), .Y (mcs4_core_n_24364));
  OR2X4 mcs4_core_g31153__7410(.A (mcs4_core_n_24427), .B
       (mcs4_core_n_22402), .Y (mcs4_core_n_24369));
  NOR2BX1 mcs4_core_g31155__6417(.AN (mcs4_core_n_24487), .B
       (mcs4_core_i4004_dc), .Y (mcs4_core_n_24415));
  NOR2X1 mcs4_core_g31156__5477(.A (mcs4_core_i4004_sp_board_din_n[0]),
       .B (mcs4_core_n_24472), .Y (mcs4_core_n_24417));
  NOR2X1 mcs4_core_g31157__2398(.A (mcs4_core_n_24562), .B
       (mcs4_core_n_24484), .Y (mcs4_core_n_24418));
  AND2X2 mcs4_core_g31171__5107(.A (mcs4_core_n_24893), .B
       (mcs4_core_n_24472), .Y (mcs4_core_n_24411));
  AND2X1 mcs4_core_g31172__6260(.A (mcs4_core_n_24472), .B
       (mcs4_core_n_24674), .Y (mcs4_core_n_24412));
  NAND2X1 mcs4_core_g31176__4319(.A (n_69), .B (mcs4_core_n_24491), .Y
       (mcs4_core_n_24436));
  NOR2X1 mcs4_core_g31177__8428(.A (mcs4_core_i4004_sp_board_din_n[2]),
       .B (mcs4_core_n_24472), .Y (mcs4_core_n_24437));
  NOR2X1 mcs4_core_g31178__5526(.A (mcs4_core_i4004_sp_board_din_n[0]),
       .B (mcs4_core_n_24471), .Y (mcs4_core_n_24438));
  NAND2X1 mcs4_core_g31179__6783(.A (mcs4_core_n_24609), .B
       (mcs4_core_n_24501), .Y (mcs4_core_n_24441));
  NOR2X1 mcs4_core_g31181__3680(.A (mcs4_core_i4004_sp_board_din_n[2]),
       .B (mcs4_core_n_24471), .Y (mcs4_core_n_24444));
  NAND2X1 mcs4_core_g31182__1617(.A (mcs4_core_n_24608), .B
       (mcs4_core_n_24500), .Y (mcs4_core_n_24446));
  NAND2X1 mcs4_core_g31183__2802(.A (mcs4_core_n_24592), .B
       (mcs4_core_n_24490), .Y (mcs4_core_n_24447));
  OAI2BB1X1 mcs4_core_g31184__1705(.A0N (mcs4_core_n_25072), .A1N
       (mcs4_core_n_24598), .B0 (mcs4_core_n_24488), .Y
       (mcs4_core_n_24448));
  AOI21X1 mcs4_core_g31185__5122(.A0 (mcs4_core_i4004_x12), .A1
       (mcs4_core_n_24561), .B0 (mcs4_core_i4004_a32), .Y
       (mcs4_core_n_24450));
  NOR2X1 mcs4_core_g31188__8246(.A (mcs4_core_i4004_a22), .B
       (mcs4_core_n_24494), .Y (mcs4_core_n_24454));
  OA21X1 mcs4_core_g31189__7098(.A0 (mcs4_core_n_25815), .A1
       (mcs4_core_n_24559), .B0 (mcs4_core_n_26332), .Y
       (mcs4_core_n_24427));
  OA21X1 mcs4_core_g31190__6131(.A0 (mcs4_core_n_25815), .A1
       (mcs4_core_n_24560), .B0 (mcs4_core_n_26332), .Y
       (mcs4_core_n_24428));
  OA21X1 mcs4_core_g31191__1881(.A0 (mcs4_core_ram_0_reg_num[1]), .A1
       (mcs4_core_n_24559), .B0 (mcs4_core_n_26332), .Y
       (mcs4_core_n_24429));
  NAND3X2 mcs4_core_g31192__5115(.A (mcs4_core_i4004_x32), .B
       (mcs4_core_n_25879), .C (mcs4_core_n_24561), .Y
       (mcs4_core_n_24459));
  OA21X1 mcs4_core_g31193__7482(.A0 (mcs4_core_ram_0_reg_num[1]), .A1
       (mcs4_core_n_24560), .B0 (mcs4_core_n_26332), .Y
       (mcs4_core_n_24430));
  AO21X1 mcs4_core_g31194__4733(.A0 (mcs4_core_n_15452), .A1
       (mcs4_core_n_24602), .B0 (mcs4_core_n_25173), .Y
       (mcs4_core_n_24431));
  AND2X1 mcs4_core_g31195__6161(.A (mcs4_core_n_24472), .B
       (mcs4_core_n_24641), .Y (mcs4_core_n_24432));
  AND2X1 mcs4_core_g31196__9315(.A (mcs4_core_n_24471), .B
       (mcs4_core_n_24641), .Y (mcs4_core_n_24433));
  AND2X1 mcs4_core_g31197__9945(.A (mcs4_core_n_24471), .B
       (mcs4_core_n_24674), .Y (mcs4_core_n_24434));
  AND2X2 mcs4_core_g31198__2883(.A (mcs4_core_n_24893), .B
       (mcs4_core_n_24471), .Y (mcs4_core_n_24435));
  ADDHX1 mcs4_core_g31199__2346(.A (mcs4_core_ram_0_rfsh_addr[3]), .B
       (mcs4_core_n_24735), .CO (mcs4_core_n_24474), .S
       (mcs4_core_n_24473));
  ADDHX1 mcs4_core_g31200__1666(.A
       (mcs4_core_i4004_ip_board_incr_in[1]), .B (mcs4_core_n_24739),
       .CO (mcs4_core_n_24476), .S (mcs4_core_n_24466));
  NAND2BX1 mcs4_core_g31201__7410(.AN (mcs4_core_n_25184), .B
       (mcs4_core_n_24604), .Y (mcs4_core_n_24477));
  NOR2X1 mcs4_core_g31202__6417(.A (mcs4_core_n_24610), .B
       (mcs4_core_n_24901), .Y (mcs4_core_n_24478));
  NOR2BX1 mcs4_core_g31204__5477(.AN (mcs4_core_n_24561), .B
       (mcs4_core_i4004_ip_board_n_343), .Y (mcs4_core_n_24479));
  NOR2X2 mcs4_core_g31211__2398(.A (mcs4_core_n_24558), .B (poc_pad_w),
       .Y (mcs4_core_n_24467));
  AND2X1 mcs4_core_g31212__5107(.A (mcs4_core_n_26332), .B
       (mcs4_core_n_24558), .Y (mcs4_core_n_24469));
  OR2X2 mcs4_core_g31213__6260(.A (mcs4_core_n_16023), .B
       (mcs4_core_n_24596), .Y (mcs4_core_n_24471));
  OR2X2 mcs4_core_g31214__4319(.A (mcs4_core_n_16023), .B
       (mcs4_core_n_24590), .Y (mcs4_core_n_24472));
  XNOR2X1 mcs4_core_g31216__8428(.A (mcs4_core_clockgen_clockdiv[4]),
       .B (mcs4_core_n_24644), .Y (mcs4_core_n_24484));
  NOR2X1 mcs4_core_g31217__5526(.A (mcs4_core_n_24740), .B
       (mcs4_core_n_24562), .Y (mcs4_core_n_24485));
  AND2X1 mcs4_core_g31218__6783(.A (mcs4_core_n_24597), .B
       (mcs4_core_n_24899), .Y (mcs4_core_n_24487));
  NAND3X2 mcs4_core_g31219__3680(.A (mcs4_core_i4004_alu_board_n_359),
       .B (mcs4_core_n_26335), .C (mcs4_core_n_24698), .Y
       (mcs4_core_n_24488));
  AOI21X1 mcs4_core_g31220__1617(.A0
       (mcs4_core_i4004_alu_board_acc[0]), .A1 (mcs4_core_n_24681), .B0
       (mcs4_core_n_24650), .Y (mcs4_core_n_24490));
  AOI21X1 mcs4_core_g31221__2802(.A0
       (mcs4_core_i4004_alu_board_acc[2]), .A1 (mcs4_core_n_24681), .B0
       (mcs4_core_n_24645), .Y (mcs4_core_n_24491));
  OR4X1 mcs4_core_g31222__1705(.A (mcs4_core_n_25065), .B
       (mcs4_core_n_25066), .C (mcs4_core_n_24894), .D
       (mcs4_core_n_24775), .Y (mcs4_core_n_24493));
  OAI21X1 mcs4_core_g31223__5122(.A0 (mcs4_core_n_26351), .A1
       (mcs4_core_n_24677), .B0 (mcs4_core_n_24802), .Y
       (mcs4_core_n_24494));
  OAI2BB1X1 mcs4_core_g31224__8246(.A0N (mcs4_core_i4004_x32), .A1N
       (mcs4_core_n_24896), .B0 (mcs4_core_n_24594), .Y
       (mcs4_core_n_24495));
  AO22X1 mcs4_core_g31225__7098(.A0 (mcs4_core_n_26310), .A1
       (mcs4_core_n_24676), .B0 (mcs4_core_rom_0_n_199), .B1
       (mcs4_core_n_25378), .Y (mcs4_core_n_24496));
  AO22X1 mcs4_core_g31226__6131(.A0 (mcs4_core_n_26310), .A1
       (mcs4_core_n_24675), .B0 (mcs4_core_rom_1_n_206), .B1
       (mcs4_core_n_25378), .Y (mcs4_core_n_24497));
  AOI22X2 mcs4_core_g31227__1881(.A0
       (mcs4_core_i4004_alu_board_acc[1]), .A1 (mcs4_core_n_24681), .B0
       (mcs4_core_i4004_alu_board_n0848), .B1 (n_51), .Y
       (mcs4_core_n_24500));
  AOI22X2 mcs4_core_g31228__5115(.A0
       (mcs4_core_i4004_alu_board_acc[3]), .A1 (mcs4_core_n_24681), .B0
       (mcs4_core_i4004_cy_1), .B1 (n_51), .Y (mcs4_core_n_24501));
  AO22X1 mcs4_core_g31229__7482(.A0 (mcs4_core_data_pad[3]), .A1
       (mcs4_core_n_24676), .B0 (mcs4_core_rom_0_n_198), .B1
       (mcs4_core_n_25378), .Y (mcs4_core_n_24504));
  AO22X1 mcs4_core_g31230__4733(.A0 (mcs4_core_data_pad[3]), .A1
       (mcs4_core_n_24675), .B0 (mcs4_core_rom_1_n_205), .B1
       (mcs4_core_n_25378), .Y (mcs4_core_n_24507));
  INVX1 mcs4_core_g31279(.A (mcs4_core_n_24562), .Y
       (mcs4_core_n_24563));
  AOI21X1 mcs4_core_g31281__6161(.A0 (mcs4_core_i4004_id_board_opa[0]),
       .A1 (mcs4_core_n_25057), .B0 (mcs4_core_n_24699), .Y
       (mcs4_core_n_24590));
  AOI21X1 mcs4_core_g31282__9315(.A0 (mcs4_core_i4004_cy_1), .A1
       (mcs4_core_n_24823), .B0 (mcs4_core_n_24652), .Y
       (mcs4_core_n_24592));
  NAND2BX1 mcs4_core_g31283__9945(.AN (mcs4_core_n_24677), .B
       (mcs4_core_i4004_m22), .Y (mcs4_core_n_24594));
  OA22X1 mcs4_core_g31284__2883(.A0 (mcs4_core_n_26335), .A1
       (mcs4_core_n_24755), .B0 (mcs4_core_i4004_id_board_opa[0]), .B1
       (mcs4_core_n_25056), .Y (mcs4_core_n_24596));
  AOI21X1 mcs4_core_g31285__2346(.A0 (mcs4_core_i4004_id_board_n_341),
       .A1 (mcs4_core_n_24862), .B0 (mcs4_core_n_24693), .Y
       (mcs4_core_n_24597));
  OAI2BB1X1 mcs4_core_g31286__1666(.A0N (mcs4_core_n_24800), .A1N
       (mcs4_core_n_24826), .B0 (mcs4_core_n_24704), .Y
       (mcs4_core_n_24598));
  NAND2X1 mcs4_core_g31287__7410(.A (mcs4_core_n_15452), .B
       (mcs4_core_n_24709), .Y (mcs4_core_n_24599));
  NAND2X1 mcs4_core_g31288__6417(.A (mcs4_core_n_15452), .B
       (mcs4_core_n_24711), .Y (mcs4_core_n_24600));
  NAND2X1 mcs4_core_g31289__5477(.A (mcs4_core_n_15452), .B
       (mcs4_core_n_24714), .Y (mcs4_core_n_24601));
  NOR2X1 mcs4_core_g31290__2398(.A (mcs4_core_n_25066), .B
       (mcs4_core_n_24696), .Y (mcs4_core_n_24602));
  OR4X1 mcs4_core_g31291__5107(.A (mcs4_core_n_26330), .B
       (mcs4_core_n_25510), .C (mcs4_core_n_24899), .D
       (mcs4_core_n_24820), .Y (mcs4_core_n_24604));
  NOR3X2 mcs4_core_g31292__6260(.A (mcs4_core_ram_0_a12), .B
       (mcs4_core_n_24754), .C (poc_pad_w), .Y (mcs4_core_n_24606));
  AOI21X1 mcs4_core_g31293__4319(.A0 (mcs4_core_i4004_alu_board_n0846),
       .A1 (mcs4_core_n_24823), .B0 (mcs4_core_n_24648), .Y
       (mcs4_core_n_24608));
  AOI21X1 mcs4_core_g31294__8428(.A0 (mcs4_core_n_24823), .A1
       (mcs4_core_i4004_alu_board_n0848), .B0 (mcs4_core_n_24654), .Y
       (mcs4_core_n_24609));
  XNOR2X1 mcs4_core_g31295__5526(.A (mcs4_core_shiftreg_cp_delay[3]),
       .B (mcs4_core_n_24738), .Y (mcs4_core_n_24610));
  OR2X1 mcs4_core_g31313__6783(.A (mcs4_core_n_16023), .B
       (mcs4_core_n_24656), .Y (mcs4_core_n_24558));
  OR2X1 mcs4_core_g31315__3680(.A (mcs4_core_n_16023), .B
       (mcs4_core_n_24646), .Y (mcs4_core_n_24559));
  OR3X1 mcs4_core_g31318__1617(.A (mcs4_core_ram_0_reg_num[0]), .B
       (mcs4_core_n_16023), .C (mcs4_core_n_24753), .Y
       (mcs4_core_n_24560));
  NOR2BX2 mcs4_core_g31322__2802(.AN (mcs4_core_n_24677), .B
       (mcs4_core_n_24896), .Y (mcs4_core_n_24561));
  NOR2X2 mcs4_core_g31323__1705(.A (mcs4_core_n_25802), .B
       (mcs4_core_n_24678), .Y (mcs4_core_n_24562));
  AND2X4 mcs4_core_g31324__5122(.A (mcs4_core_n_26282), .B
       (mcs4_core_n_24639), .Y (mcs4_core_n_24564));
  OR2X4 mcs4_core_g31325__8246(.A (mcs4_core_n_26282), .B
       (mcs4_core_n_24673), .Y (mcs4_core_n_24570));
  OR2X4 mcs4_core_g31326__7098(.A (mcs4_core_n_26282), .B
       (mcs4_core_n_24640), .Y (mcs4_core_n_24576));
  AND2X4 mcs4_core_g31327__6131(.A (mcs4_core_n_26282), .B
       (mcs4_core_n_24672), .Y (mcs4_core_n_24582));
  INVX1 mcs4_core_g31328(.A (mcs4_core_n_24640), .Y
       (mcs4_core_n_24639));
  ADDHX1 mcs4_core_g31329__1881(.A (mcs4_core_clockgen_clockdiv[3]), .B
       (mcs4_core_n_24933), .CO (mcs4_core_n_24644), .S
       (mcs4_core_n_24643));
  NOR2BX1 mcs4_core_g31330__5115(.AN (n_51), .B
       (mcs4_core_i4004_alu_board_n_201), .Y (mcs4_core_n_24645));
  NAND2BX1 mcs4_core_g31331__7482(.AN (mcs4_core_n_24753), .B
       (mcs4_core_ram_0_reg_num[0]), .Y (mcs4_core_n_24646));
  NOR2BX1 mcs4_core_g31332__4733(.AN (mcs4_core_n_24731), .B
       (mcs4_core_i4004_alu_board_n_189), .Y (mcs4_core_n_24648));
  NOR2BX1 mcs4_core_g31333__6161(.AN (n_51), .B
       (mcs4_core_i4004_alu_board_n_189), .Y (mcs4_core_n_24650));
  AND2X1 mcs4_core_g31334__9315(.A (mcs4_core_n_24731), .B
       (mcs4_core_i4004_alu_board_n0846), .Y (mcs4_core_n_24652));
  NOR2BX1 mcs4_core_g31335__9945(.AN (mcs4_core_n_24731), .B
       (mcs4_core_i4004_alu_board_n_201), .Y (mcs4_core_n_24654));
  NAND2BX1 mcs4_core_g31336__2883(.AN (mcs4_core_n_24754), .B
       (mcs4_core_ram_0_x32), .Y (mcs4_core_n_24656));
  NOR2BX1 mcs4_core_g31337__2346(.AN (mcs4_core_n_24737), .B
       (mcs4_core_n_24901), .Y (mcs4_core_n_24658));
  NAND2X2 mcs4_core_g31338__1666(.A (mcs4_core_i4004_ip_board_row[0]),
       .B (mcs4_core_n_24757), .Y (mcs4_core_n_24640));
  NOR2X2 mcs4_core_g31342__7410(.A (mcs4_core_n_25067), .B
       (mcs4_core_n_24756), .Y (mcs4_core_n_24641));
  NOR2X2 mcs4_core_g31358__6417(.A (mcs4_core_n_24732), .B
       (mcs4_core_n_24758), .Y (mcs4_core_n_24642));
  INVX1 mcs4_core_g31362(.A (mcs4_core_n_24673), .Y
       (mcs4_core_n_24672));
  CLKXOR2X1 mcs4_core_g31363__5477(.A
       (mcs4_core_i4004_alu_board_acc[2]), .B (mcs4_core_n_24825), .Y
       (mcs4_core_n_24683));
  CLKXOR2X1 mcs4_core_g31364__2398(.A
       (mcs4_core_i4004_alu_board_acc[1]), .B (mcs4_core_n_24825), .Y
       (mcs4_core_n_24686));
  NOR2X1 mcs4_core_g31365__5107(.A (mcs4_core_n_24761), .B (poc_pad_w),
       .Y (mcs4_core_n_24688));
  NOR2X1 mcs4_core_g31366__6260(.A (mcs4_core_n_24759), .B (poc_pad_w),
       .Y (mcs4_core_n_24689));
  XNOR2X1 mcs4_core_g31367__4319(.A (mcs4_core_i4004_alu_board_tmp[3]),
       .B (mcs4_core_n_24826), .Y (mcs4_core_n_24690));
  XNOR2X1 mcs4_core_g31368__8428(.A (mcs4_core_i4004_alu_board_tmp[1]),
       .B (mcs4_core_n_24826), .Y (mcs4_core_n_24692));
  AND2X1 mcs4_core_g31369__5526(.A (mcs4_core_n_24777), .B
       (mcs4_core_i4004_alu_board_n_189), .Y (mcs4_core_n_24693));
  CLKXOR2X1 mcs4_core_g31370__6783(.A
       (mcs4_core_i4004_alu_board_tmp[2]), .B (mcs4_core_n_24826), .Y
       (mcs4_core_n_24694));
  CLKXOR2X1 mcs4_core_g31371__3680(.A
       (mcs4_core_i4004_alu_board_tmp[0]), .B (mcs4_core_n_24826), .Y
       (mcs4_core_n_24695));
  OR4X1 mcs4_core_g31372__1617(.A (mcs4_core_n_25065), .B
       (mcs4_core_n_25723), .C (mcs4_core_n_25059), .D
       (mcs4_core_n_24946), .Y (mcs4_core_n_24696));
  OAI2BB1X1 mcs4_core_g31373__2802(.A0N (mcs4_core_n_24897), .A1N
       (mcs4_core_n_24827), .B0 (mcs4_core_n_25072), .Y
       (mcs4_core_n_24698));
  NOR2BX1 mcs4_core_g31374__1705(.AN (mcs4_core_i4004_m22), .B
       (mcs4_core_n_24755), .Y (mcs4_core_n_24699));
  AOI21X1 mcs4_core_g31376__5122(.A0 (mcs4_core_i4004_alu_board_cy),
       .A1 (mcs4_core_n_24898), .B0 (mcs4_core_n_24786), .Y
       (mcs4_core_n_24704));
  OAI21X1 mcs4_core_g31377__8246(.A0 (mcs4_core_data_pad[1]), .A1
       (mcs4_core_n_24881), .B0 (mcs4_core_n_24920), .Y
       (mcs4_core_n_24706));
  OAI21X1 mcs4_core_g31378__7098(.A0 (mcs4_core_n_24943), .A1
       (mcs4_core_n_25446), .B0 (mcs4_core_n_24778), .Y
       (mcs4_core_n_24708));
  MX2X1 mcs4_core_g31379__6131(.A (mcs4_core_n_26041), .B
       (mcs4_core_i4004_alu_board_acc_out[2]), .S0 (mcs4_core_n_24822),
       .Y (mcs4_core_n_24709));
  MX2X1 mcs4_core_g31380__1881(.A (mcs4_core_n_26048), .B
       (mcs4_core_i4004_alu_board_acc_out[1]), .S0 (mcs4_core_n_24822),
       .Y (mcs4_core_n_24711));
  MX2X1 mcs4_core_g31381__5115(.A (mcs4_core_n_26115), .B
       (mcs4_core_i4004_alu_board_acc_out[0]), .S0 (mcs4_core_n_24822),
       .Y (mcs4_core_n_24714));
  CLKXOR2X1 mcs4_core_g31382__7482(.A
       (mcs4_core_i4004_alu_board_acc[0]), .B (mcs4_core_n_24825), .Y
       (mcs4_core_n_24716));
  CLKXOR2X1 mcs4_core_g31383__4733(.A
       (mcs4_core_i4004_alu_board_acc[3]), .B (mcs4_core_n_24825), .Y
       (mcs4_core_n_24718));
  NAND2BX2 mcs4_core_g31384__6161(.AN
       (mcs4_core_i4004_ip_board_row[0]), .B (mcs4_core_n_24757), .Y
       (mcs4_core_n_24673));
  NOR2BX2 mcs4_core_g31385__9315(.AN (mcs4_core_n_24756), .B
       (mcs4_core_n_25067), .Y (mcs4_core_n_24674));
  AND2X1 mcs4_core_g31387__9945(.A (n_72), .B (mcs4_core_data_pad[1]),
       .Y (mcs4_core_n_24675));
  AND2X1 mcs4_core_g31388__2883(.A (n_73), .B (mcs4_core_data_pad[1]),
       .Y (mcs4_core_n_24676));
  AND2X1 mcs4_core_g31389__2346(.A (mcs4_core_n_24782), .B
       (mcs4_core_n_25375), .Y (mcs4_core_n_24677));
  NAND2X2 mcs4_core_g31390__1666(.A (mcs4_core_clockgen_clockdiv[4]),
       .B (mcs4_core_n_24729), .Y (mcs4_core_n_24678));
  NOR2BX2 mcs4_core_g31391__7410(.AN (mcs4_core_n_24732), .B
       (mcs4_core_n_24758), .Y (mcs4_core_n_24679));
  NOR2BX2 mcs4_core_g31392__6417(.AN (mcs4_core_n_24758), .B
       (mcs4_core_n_24732), .Y (mcs4_core_n_24680));
  AND2X2 mcs4_core_g31393__5477(.A (mcs4_core_n_24824), .B
       (mcs4_core_n_24744), .Y (mcs4_core_n_24681));
  AND2X1 mcs4_core_g31394__2398(.A (mcs4_core_n_24732), .B
       (mcs4_core_n_24758), .Y (mcs4_core_n_24682));
  ADDHX1 mcs4_core_g31396__5107(.A (mcs4_core_ram_0_rfsh_addr[2]), .B
       (mcs4_core_n_24999), .CO (mcs4_core_n_24735), .S
       (mcs4_core_n_24734));
  ADDHX1 mcs4_core_g31397__6260(.A (mcs4_core_shiftreg_cp_delay[2]), .B
       (mcs4_core_n_25003), .CO (mcs4_core_n_24738), .S
       (mcs4_core_n_24737));
  ADDHX1 mcs4_core_g31398__4319(.A
       (mcs4_core_i4004_ip_board_incr_in[0]), .B (mcs4_core_n_25113),
       .CO (mcs4_core_n_24739), .S (mcs4_core_n_24727));
  ADDHX1 mcs4_core_g31399__8428(.A (mcs4_core_n_25761), .B
       (mcs4_core_n_24995), .CO (mcs4_core_n_24729), .S
       (mcs4_core_n_24740));
  NOR2X1 mcs4_core_g31402__5526(.A (mcs4_core_n_24794), .B
       (mcs4_core_n_25061), .Y (mcs4_core_n_24744));
  AND2X1 mcs4_core_g31423__6783(.A (mcs4_core_n_25061), .B
       (mcs4_core_n_24824), .Y (mcs4_core_n_24731));
  OR2X2 mcs4_core_g31425__3680(.A (mcs4_core_n_25827), .B
       (mcs4_core_n_24821), .Y (mcs4_core_n_24732));
  MX2X1 mcs4_core_g31428__1617(.A (mcs4_core_n_25857), .B
       (mcs4_core_n_25815), .S0 (mcs4_core_n_24943), .Y
       (mcs4_core_n_24759));
  MXI2X1 mcs4_core_g31429__2802(.A (n_52), .B
       (mcs4_core_ram_0_ram_sel), .S0 (mcs4_core_n_24943), .Y
       (mcs4_core_n_24761));
  AO22X1 mcs4_core_g31430__1705(.A0 (mcs4_core_data_pad[0]), .A1
       (mcs4_core_n_24942), .B0 (mcs4_core_rom_1_srcff), .B1
       (mcs4_core_n_25146), .Y (mcs4_core_n_24763));
  OAI21X1 mcs4_core_g31431__5122(.A0 (mcs4_core_n_24900), .A1
       (mcs4_core_n_25160), .B0 (mcs4_core_i4004_x12), .Y
       (mcs4_core_n_24765));
  NAND2X1 mcs4_core_g31432__8246(.A (mcs4_core_n_26335), .B
       (mcs4_core_n_24860), .Y (mcs4_core_n_24767));
  NAND2X1 mcs4_core_g31433__7098(.A (mcs4_core_n_26335), .B
       (mcs4_core_n_24863), .Y (mcs4_core_n_24768));
  NAND2X1 mcs4_core_g31434__6131(.A (mcs4_core_n_26335), .B
       (mcs4_core_n_24865), .Y (mcs4_core_n_24769));
  NAND2X1 mcs4_core_g31435__1881(.A (mcs4_core_n_26335), .B
       (mcs4_core_n_24858), .Y (mcs4_core_n_24770));
  AOI21X1 mcs4_core_g31436__5115(.A0 (mcs4_core_i4004_x22), .A1
       (mcs4_core_n_24900), .B0 (mcs4_core_n_25095), .Y
       (mcs4_core_n_24771));
  OAI21X1 mcs4_core_g31437__7482(.A0 (mcs4_core_n_25827), .A1
       (mcs4_core_n_25069), .B0 (mcs4_core_n_24879), .Y
       (mcs4_core_n_24773));
  OAI211X2 mcs4_core_g31438__4733(.A0 (mcs4_core_i4004_ope_n), .A1
       (mcs4_core_n_24923), .B0 (mcs4_core_i4004_id_board_n_41), .C0
       (mcs4_core_i4004_id_board_iac), .Y (mcs4_core_n_24775));
  OAI21X1 mcs4_core_g31439__6161(.A0 (mcs4_core_data_pad[0]), .A1
       (mcs4_core_n_24941), .B0 (mcs4_core_n_25080), .Y
       (mcs4_core_n_24776));
  NOR2X1 mcs4_core_g31440__9315(.A (mcs4_core_i4004_alu_board_n0848),
       .B (mcs4_core_n_24871), .Y (mcs4_core_n_24777));
  NAND3X2 mcs4_core_g31441__9945(.A (mcs4_core_ram_0_reg_num[0]), .B
       (mcs4_core_n_24943), .C (mcs4_core_n_26332), .Y
       (mcs4_core_n_24778));
  NAND3X2 mcs4_core_g31444__2883(.A (mcs4_core_i4004_id_board_n_437),
       .B (mcs4_core_i4004_dc), .C (mcs4_core_n_24899), .Y
       (mcs4_core_n_24782));
  OAI2BB1X1 mcs4_core_g31445__2346(.A0N (mcs4_core_rom_1_extbusdrive),
       .A1N (mcs4_core_n_25879), .B0 (mcs4_core_n_24882), .Y
       (mcs4_core_n_24784));
  AOI21X1 mcs4_core_g31446__1666(.A0 (mcs4_core_i4004_id_board_n_43),
       .A1 (mcs4_core_n_25058), .B0 (mcs4_core_n_24826), .Y
       (mcs4_core_n_24786));
  OAI2BB1X1 mcs4_core_g31447__7410(.A0N
       (mcs4_core_i4004_sp_board_row[0]), .A1N (mcs4_core_n_25068), .B0
       (mcs4_core_n_24856), .Y (mcs4_core_n_24787));
  OAI2BB1X1 mcs4_core_g31448__6417(.A0N
       (mcs4_core_i4004_sp_board_row[2]), .A1N (mcs4_core_n_25068), .B0
       (mcs4_core_n_24867), .Y (mcs4_core_n_24788));
  OR3X1 mcs4_core_g31449__5477(.A (mcs4_core_ram_0_opa[3]), .B
       (mcs4_core_n_25796), .C (mcs4_core_n_24921), .Y
       (mcs4_core_n_24753));
  AND2X1 mcs4_core_g31450__2398(.A (mcs4_core_n_24876), .B
       (mcs4_core_n_25878), .Y (mcs4_core_n_24791));
  MX2X1 mcs4_core_g31451__5107(.A (mcs4_core_n_25377), .B
       (mcs4_core_n_25465), .S0 (mcs4_core_n_24943), .Y
       (mcs4_core_n_24754));
  NAND2X2 mcs4_core_g31452__6260(.A (mcs4_core_i4004_dc), .B
       (mcs4_core_n_24820), .Y (mcs4_core_n_24755));
  NOR2X2 mcs4_core_g31453__4319(.A (mcs4_core_n_26302), .B
       (mcs4_core_n_24821), .Y (mcs4_core_n_24756));
  AND2X1 mcs4_core_g31454__8428(.A (mcs4_core_n_24873), .B
       (mcs4_core_n_26360), .Y (mcs4_core_n_24757));
  OR2X2 mcs4_core_g31455__5526(.A (mcs4_core_n_25780), .B
       (mcs4_core_n_24821), .Y (mcs4_core_n_24758));
  NOR2X1 mcs4_core_g31457__6783(.A (mcs4_core_shiftreg_cp_delay[0]), .B
       (mcs4_core_n_24901), .Y (mcs4_core_n_24799));
  NOR2X1 mcs4_core_g31458__3680(.A (mcs4_core_i4004_alu_board_cy), .B
       (mcs4_core_n_24898), .Y (mcs4_core_n_24800));
  NAND2X1 mcs4_core_g31459__1617(.A (mcs4_core_i4004_x22), .B
       (mcs4_core_n_24896), .Y (mcs4_core_n_24802));
  NOR2BX1 mcs4_core_g31460__2802(.AN (mcs4_core_n_25002), .B
       (mcs4_core_n_24901), .Y (mcs4_core_n_24804));
  NOR2BX2 mcs4_core_g31473__1705(.AN (mcs4_core_n_24894), .B
       (mcs4_core_i4004_x31_clk2), .Y (mcs4_core_n_24794));
  OR2X2 mcs4_core_g31484__5122(.A (mcs4_core_n_26302), .B
       (mcs4_core_n_24895), .Y (mcs4_core_n_24795));
  INVX3 mcs4_core_g31485(.A (mcs4_core_n_24823), .Y
       (mcs4_core_n_24824));
  INVX2 mcs4_core_g31486(.A (mcs4_core_n_24827), .Y
       (mcs4_core_n_24826));
  OA22X1 mcs4_core_g31487__8246(.A0 (mcs4_core_n_26268), .A1
       (mcs4_core_n_25070), .B0 (mcs4_core_n_25157), .B1
       (mcs4_core_n_26278), .Y (mcs4_core_n_24856));
  MXI2X1 mcs4_core_g31488__7098(.A (mcs4_core_i4004_alu_board_tmp[0]),
       .B (mcs4_core_i4004_data[0]), .S0 (mcs4_core_n_25072), .Y
       (mcs4_core_n_24858));
  MXI2X1 mcs4_core_g31489__6131(.A (mcs4_core_i4004_alu_board_tmp[1]),
       .B (mcs4_core_i4004_data[1]), .S0 (mcs4_core_n_25072), .Y
       (mcs4_core_n_24860));
  CLKXOR2X1 mcs4_core_g31490__1881(.A
       (mcs4_core_i4004_id_board_opa[3]), .B (mcs4_core_n_25118), .Y
       (mcs4_core_n_24862));
  MXI2X1 mcs4_core_g31491__5115(.A (mcs4_core_i4004_alu_board_tmp[2]),
       .B (mcs4_core_i4004_data[2]), .S0 (mcs4_core_n_25072), .Y
       (mcs4_core_n_24863));
  MXI2X1 mcs4_core_g31492__7482(.A (mcs4_core_i4004_alu_board_tmp[3]),
       .B (mcs4_core_i4004_data[3]), .S0 (mcs4_core_n_25072), .Y
       (mcs4_core_n_24865));
  OA22X1 mcs4_core_g31493__4733(.A0
       (mcs4_core_i4004_sp_board_reg_rfsh[2]), .A1 (mcs4_core_n_25070),
       .B0 (mcs4_core_n_25157), .B1 (mcs4_core_n_26276), .Y
       (mcs4_core_n_24867));
  NOR2X1 mcs4_core_g31494__6161(.A (mcs4_core_n_24977), .B (poc_pad_w),
       .Y (mcs4_core_n_24870));
  NAND3BX2 mcs4_core_g31495__9315(.AN
       (mcs4_core_i4004_alu_board_n0846), .B (mcs4_core_n_25060), .C
       (mcs4_core_i4004_alu_board_n_201), .Y (mcs4_core_n_24871));
  NOR2X1 mcs4_core_g31496__9945(.A (mcs4_core_i4004_x12), .B
       (mcs4_core_n_24965), .Y (mcs4_core_n_24872));
  AOI21X1 mcs4_core_g31497__2883(.A0 (mcs4_core_i4004_dc), .A1
       (mcs4_core_n_25071), .B0 (mcs4_core_i4004_ip_board_n_344), .Y
       (mcs4_core_n_24873));
  NOR4X2 mcs4_core_g31499__2346(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_ram_0_opa[1]), .C (mcs4_core_ram_0_opa[3]), .D
       (mcs4_core_n_25159), .Y (mcs4_core_n_24876));
  OA22X1 mcs4_core_g31500__1666(.A0
       (mcs4_core_i4004_sp_board_reg_rfsh[1]), .A1 (mcs4_core_n_25070),
       .B0 (mcs4_core_n_25157), .B1 (mcs4_core_n_25841), .Y
       (mcs4_core_n_24879));
  NAND2BX1 mcs4_core_g31501__7410(.AN (mcs4_core_n_24959), .B
       (mcs4_core_data_pad[0]), .Y (mcs4_core_n_24881));
  OAI2BB1X1 mcs4_core_g31502__6417(.A0N (mcs4_core_n_25085), .A1N
       (mcs4_core_n_25178), .B0 (mcs4_core_n_26332), .Y
       (mcs4_core_n_24882));
  AND2X1 mcs4_core_g31503__5477(.A (mcs4_core_n_24900), .B
       (mcs4_core_n_15462), .Y (mcs4_core_n_24820));
  AND3X1 mcs4_core_g31504__2398(.A (mcs4_core_i4004_x12), .B
       (mcs4_core_n_15462), .C (mcs4_core_n_25071), .Y
       (mcs4_core_n_24821));
  AND2X1 mcs4_core_g31505__5107(.A (mcs4_core_n_24924), .B
       (mcs4_core_i4004_id_board_opa[0]), .Y (mcs4_core_n_24822));
  AND2X2 mcs4_core_g31506__6260(.A (mcs4_core_n_26271), .B (n_50), .Y
       (mcs4_core_n_24823));
  AND3X2 mcs4_core_g31507__4319(.A (mcs4_core_n_15458), .B
       (mcs4_core_n_25053), .C (mcs4_core_n_25072), .Y
       (mcs4_core_n_24825));
  AND2X1 mcs4_core_g31508__8428(.A (mcs4_core_n_24914), .B
       (mcs4_core_n_26335), .Y (mcs4_core_n_24827));
  OR2X2 mcs4_core_g31510__5526(.A (mcs4_core_n_26302), .B
       (mcs4_core_n_24889), .Y (mcs4_core_n_24832));
  OR2X2 mcs4_core_g31511__6783(.A (mcs4_core_n_26302), .B
       (mcs4_core_n_24890), .Y (mcs4_core_n_24836));
  NOR2X4 mcs4_core_g31512__3680(.A (mcs4_core_i4004_sp_board_row[2]),
       .B (mcs4_core_n_24895), .Y (mcs4_core_n_24840));
  OR2X2 mcs4_core_g31514__1617(.A (mcs4_core_i4004_sp_board_row[2]), .B
       (mcs4_core_n_24890), .Y (mcs4_core_n_24848));
  OR2X2 mcs4_core_g31515__2802(.A (mcs4_core_n_26302), .B
       (mcs4_core_n_24892), .Y (mcs4_core_n_24852));
  INVX1 mcs4_core_g31518(.A (mcs4_core_n_24898), .Y
       (mcs4_core_n_24897));
  INVX3 mcs4_core_g31519(.A (mcs4_core_n_24903), .Y
       (mcs4_core_n_24904));
  OAI2BB1X1 mcs4_core_g31521__1705(.A0N (io_pad_w[0]), .A1N
       (mcs4_core_n_25175), .B0 (mcs4_core_n_25206), .Y
       (mcs4_core_n_24912));
  NOR2X1 mcs4_core_g31522__5122(.A (mcs4_core_n_25066), .B
       (mcs4_core_n_25050), .Y (mcs4_core_n_24914));
  OAI2BB1X1 mcs4_core_g31523__8246(.A0N (io_pad_w[2]), .A1N
       (mcs4_core_n_25175), .B0 (mcs4_core_n_25203), .Y
       (mcs4_core_n_24915));
  OAI2BB1X1 mcs4_core_g31524__7098(.A0N (io_pad_w[3]), .A1N
       (mcs4_core_n_25175), .B0 (mcs4_core_n_25373), .Y
       (mcs4_core_n_24918));
  NAND3BX2 mcs4_core_g31525__6131(.AN (mcs4_core_rom_1_a12), .B
       (mcs4_core_rom_1_chipsel), .C (mcs4_core_n_25145), .Y
       (mcs4_core_n_24920));
  NAND2BX1 mcs4_core_g31526__1881(.AN (mcs4_core_n_25084), .B
       (mcs4_core_ram_0_io), .Y (mcs4_core_n_24921));
  NOR2X1 mcs4_core_g31527__5115(.A (mcs4_core_n_25055), .B
       (mcs4_core_n_25204), .Y (mcs4_core_n_24923));
  AND4X1 mcs4_core_g31528__7482(.A (mcs4_core_i4004_id_board_opa[3]),
       .B (mcs4_core_n_15458), .C (mcs4_core_n_25448), .D
       (mcs4_core_n_26271), .Y (mcs4_core_n_24924));
  AOI211X2 mcs4_core_g31529__4733(.A0 (mcs4_core_n_26334), .A1
       (mcs4_core_n_25208), .B0 (mcs4_core_i4004_id_board_opr[0]), .C0
       (mcs4_core_i4004_id_board_n_305), .Y (mcs4_core_n_24927));
  NAND2X2 mcs4_core_g31530__6161(.A (mcs4_core_i4004_sp_board_row[1]),
       .B (mcs4_core_n_25052), .Y (mcs4_core_n_24889));
  OR2X1 mcs4_core_g31532__9315(.A (mcs4_core_i4004_sp_board_row[1]), .B
       (mcs4_core_n_25051), .Y (mcs4_core_n_24890));
  NOR2X1 mcs4_core_g31533__9945(.A (mcs4_core_n_25174), .B
       (mcs4_core_n_25064), .Y (mcs4_core_n_24931));
  NAND2X2 mcs4_core_g31534__2883(.A (mcs4_core_n_25827), .B
       (mcs4_core_n_25052), .Y (mcs4_core_n_24892));
  AND2X1 mcs4_core_g31535__2346(.A (mcs4_core_n_25067), .B
       (mcs4_core_n_25195), .Y (mcs4_core_n_24893));
  AND2X1 mcs4_core_g31537__1666(.A (mcs4_core_n_24995), .B
       (mcs4_core_clockgen_clockdiv[2]), .Y (mcs4_core_n_24933));
  AND2X1 mcs4_core_g31538__7410(.A (mcs4_core_n_25053), .B
       (mcs4_core_i4004_id_board_opa[1]), .Y (mcs4_core_n_24894));
  OR2X1 mcs4_core_g31539__6417(.A (mcs4_core_n_25827), .B
       (mcs4_core_n_25051), .Y (mcs4_core_n_24895));
  AND2X1 mcs4_core_g31540__5477(.A (mcs4_core_n_25071), .B
       (mcs4_core_n_25876), .Y (mcs4_core_n_24896));
  OR2X1 mcs4_core_g31541__2398(.A (mcs4_core_n_25065), .B
       (mcs4_core_n_25458), .Y (mcs4_core_n_24898));
  OAI21X2 mcs4_core_g31542__5107(.A0 (mcs4_core_n_15454), .A1
       (mcs4_core_i4004_id_board_n_341), .B0 (mcs4_core_n_25060), .Y
       (mcs4_core_n_24899));
  NAND2BX2 mcs4_core_g31543__6260(.AN (mcs4_core_n_25071), .B
       (mcs4_core_i4004_id_board_n_332), .Y (mcs4_core_n_24900));
  OR2X1 mcs4_core_g31544__4319(.A (mcs4_core_n_25174), .B
       (mcs4_core_n_25063), .Y (mcs4_core_n_24901));
  AND2X2 mcs4_core_g31545__8428(.A (mcs4_core_clk2_pad), .B
       (mcs4_core_n_25089), .Y (mcs4_core_n_24903));
  AND2X4 mcs4_core_g31546__5526(.A (mcs4_core_n_25878), .B
       (mcs4_core_n_25063), .Y (mcs4_core_n_24905));
  INVX1 mcs4_core_g31547(.A (mcs4_core_n_24942), .Y
       (mcs4_core_n_24941));
  OAI2BB1X1 mcs4_core_g31548__6783(.A0N (io_pad_w[1]), .A1N
       (mcs4_core_n_25175), .B0 (mcs4_core_n_25368), .Y
       (mcs4_core_n_24944));
  OAI21X1 mcs4_core_g31549__3680(.A0 (mcs4_core_i4004_id_board_n_119),
       .A1 (mcs4_core_i4004_ope_n), .B0 (mcs4_core_n_25049), .Y
       (mcs4_core_n_24946));
  MX2X1 mcs4_core_g31550__1617(.A (io_pad_w[3]), .B
       (mcs4_core_data_pad[3]), .S0 (mcs4_core_n_25151), .Y
       (mcs4_core_n_24948));
  OAI2BB1X1 mcs4_core_g31551__2802(.A0N (io_pad_w[7]), .A1N
       (mcs4_core_n_25177), .B0 (mcs4_core_n_25373), .Y
       (mcs4_core_n_24949));
  OAI2BB1X1 mcs4_core_g31552__1705(.A0N (io_pad_w[6]), .A1N
       (mcs4_core_n_25177), .B0 (mcs4_core_n_25203), .Y
       (mcs4_core_n_24952));
  OAI2BB1X1 mcs4_core_g31553__5122(.A0N (io_pad_w[4]), .A1N
       (mcs4_core_n_25177), .B0 (mcs4_core_n_25206), .Y
       (mcs4_core_n_24956));
  NAND3BX2 mcs4_core_g31554__8246(.AN (mcs4_core_n_25145), .B
       (mcs4_core_cmrom_pad), .C (n_52), .Y (mcs4_core_n_24959));
  OAI2BB1X1 mcs4_core_g31555__7098(.A0N (io_pad_w[5]), .A1N
       (mcs4_core_n_25177), .B0 (mcs4_core_n_25368), .Y
       (mcs4_core_n_24962));
  OR3X1 mcs4_core_g31556__6131(.A (mcs4_core_i4004_a22), .B
       (mcs4_core_i4004_a12), .C (mcs4_core_n_25162), .Y
       (mcs4_core_n_24965));
  OAI21X1 mcs4_core_g31557__1881(.A0
       (mcs4_core_i4004_ip_board_addr_ptr_1_slave), .A1
       (mcs4_core_n_26330), .B0 (mcs4_core_n_25079), .Y
       (mcs4_core_n_24968));
  MX2X1 mcs4_core_g31558__5115(.A (io_pad_w[0]), .B
       (mcs4_core_data_pad[0]), .S0 (mcs4_core_n_25151), .Y
       (mcs4_core_n_24970));
  OAI21X1 mcs4_core_g31559__7482(.A0
       (mcs4_core_i4004_ip_board_addr_ptr_0_slave), .A1
       (mcs4_core_n_26330), .B0 (mcs4_core_n_25077), .Y
       (mcs4_core_n_24972));
  MX2X1 mcs4_core_g31562__4733(.A (mcs4_core_n_25171), .B
       (mcs4_core_n_26225), .S0 (mcs4_core_n_25380), .Y
       (mcs4_core_n_24977));
  AO22X1 mcs4_core_g31563__6161(.A0 (mcs4_core_n_25381), .A1
       (mcs4_core_n_25447), .B0 (mcs4_core_ram_0_opa[0]), .B1
       (mcs4_core_n_25149), .Y (mcs4_core_n_24978));
  AO22X1 mcs4_core_g31564__9315(.A0 (mcs4_core_data_pad[2]), .A1
       (mcs4_core_n_25148), .B0 (mcs4_core_ram_0_opa[2]), .B1
       (mcs4_core_n_25149), .Y (mcs4_core_n_24980));
  AO22X1 mcs4_core_g31565__9945(.A0 (mcs4_core_data_pad[1]), .A1
       (mcs4_core_n_25148), .B0 (mcs4_core_ram_0_opa[1]), .B1
       (mcs4_core_n_25149), .Y (mcs4_core_n_24982));
  AO22X1 mcs4_core_g31566__2883(.A0 (mcs4_core_data_pad[3]), .A1
       (mcs4_core_n_25148), .B0 (mcs4_core_ram_0_opa[3]), .B1
       (mcs4_core_n_25149), .Y (mcs4_core_n_24984));
  MX2X1 mcs4_core_g31567__2346(.A (io_pad_w[5]), .B
       (mcs4_core_data_pad[1]), .S0 (mcs4_core_n_25153), .Y
       (mcs4_core_n_24985));
  MX2X1 mcs4_core_g31568__1666(.A (io_pad_w[2]), .B
       (mcs4_core_data_pad[2]), .S0 (mcs4_core_n_25151), .Y
       (mcs4_core_n_24986));
  MX2X1 mcs4_core_g31569__7410(.A (io_pad_w[6]), .B
       (mcs4_core_data_pad[2]), .S0 (mcs4_core_n_25153), .Y
       (mcs4_core_n_24987));
  MX2X1 mcs4_core_g31570__6417(.A (io_pad_w[7]), .B
       (mcs4_core_data_pad[3]), .S0 (mcs4_core_n_25153), .Y
       (mcs4_core_n_24989));
  MX2X1 mcs4_core_g31571__5477(.A (io_pad_w[1]), .B
       (mcs4_core_data_pad[1]), .S0 (mcs4_core_n_25151), .Y
       (mcs4_core_n_24990));
  MX2X1 mcs4_core_g31572__2398(.A (io_pad_w[4]), .B
       (mcs4_core_data_pad[0]), .S0 (mcs4_core_n_25153), .Y
       (mcs4_core_n_24991));
  AND3X1 mcs4_core_g31573__5107(.A (mcs4_core_n_25147), .B
       (mcs4_core_n_25857), .C (n_52), .Y (mcs4_core_n_24942));
  OR3X2 mcs4_core_g31574__6260(.A (mcs4_core_n_25796), .B
       (mcs4_core_n_16023), .C (mcs4_core_n_25171), .Y
       (mcs4_core_n_24943));
  ADDHX1 mcs4_core_g31575__4319(.A (mcs4_core_clockgen_clockdiv[1]), .B
       (mcs4_core_clockgen_clockdiv[0]), .CO (mcs4_core_n_24995), .S
       (mcs4_core_n_24996));
  ADDHX1 mcs4_core_g31576__8428(.A (mcs4_core_ram_0_rfsh_addr[1]), .B
       (mcs4_core_ram_0_rfsh_addr[0]), .CO (mcs4_core_n_24999), .S
       (mcs4_core_n_24998));
  ADDHX1 mcs4_core_g31577__5526(.A (mcs4_core_shiftreg_cp_delay[1]), .B
       (mcs4_core_shiftreg_cp_delay[0]), .CO (mcs4_core_n_25003), .S
       (mcs4_core_n_25002));
  INVX1 mcs4_core_g31637(.A (mcs4_core_n_25050), .Y
       (mcs4_core_n_25049));
  INVX1 mcs4_core_g31639(.A (mcs4_core_n_25057), .Y
       (mcs4_core_n_25056));
  INVX1 mcs4_core_g31640(.A (mcs4_core_n_25059), .Y
       (mcs4_core_n_25058));
  INVX2 mcs4_core_g31642(.A (mcs4_core_n_25064), .Y
       (mcs4_core_n_25063));
  INVX1 mcs4_core_g31643(.A (mcs4_core_n_25068), .Y
       (mcs4_core_n_25069));
  OA22X1 mcs4_core_g31644__6783(.A0 (mcs4_core_n_26236), .A1
       (mcs4_core_n_25211), .B0 (mcs4_core_n_26334), .B1
       (mcs4_core_n_25455), .Y (mcs4_core_n_25077));
  OA22X1 mcs4_core_g31645__3680(.A0 (mcs4_core_n_26282), .A1
       (mcs4_core_n_25211), .B0 (mcs4_core_n_26334), .B1
       (mcs4_core_n_25450), .Y (mcs4_core_n_25079));
  NAND2X1 mcs4_core_g31646__1617(.A (mcs4_core_rom_0_srcff), .B
       (mcs4_core_n_25146), .Y (mcs4_core_n_25080));
  OAI2BB1X1 mcs4_core_g31647__2802(.A0N (mcs4_core_i4004_x12), .A1N
       (mcs4_core_n_25452), .B0 (mcs4_core_n_25209), .Y
       (mcs4_core_n_25082));
  OAI21X1 mcs4_core_g31648__1705(.A0 (mcs4_core_ram_0_opa[2]), .A1
       (mcs4_core_n_25454), .B0 (mcs4_core_ram_0_ram_sel), .Y
       (mcs4_core_n_25084));
  OR2X1 mcs4_core_g31649__5122(.A (mcs4_core_n_25878), .B
       (mcs4_core_n_25187), .Y (mcs4_core_n_25085));
  NAND3X2 mcs4_core_g31650__8246(.A (mcs4_core_rom_1_srcff), .B
       (mcs4_core_rom_0_m22), .C (mcs4_core_n_25210), .Y
       (mcs4_core_n_25086));
  OAI21X1 mcs4_core_g31651__7098(.A0 (mcs4_core_n_26280), .A1
       (mcs4_core_n_25375), .B0 (mcs4_core_n_25839), .Y
       (mcs4_core_n_25089));
  NAND3X2 mcs4_core_g31652__6131(.A (mcs4_core_rom_0_srcff), .B
       (mcs4_core_rom_0_m22), .C (mcs4_core_n_25210), .Y
       (mcs4_core_n_25092));
  AND3XL mcs4_core_g31653__1881(.A (mcs4_core_i4004_x12), .B
       (mcs4_core_i4004_id_board_opa[0]), .C (mcs4_core_n_25207), .Y
       (mcs4_core_n_25095));
  AND4X1 mcs4_core_g31658__5115(.A (mcs4_core_i4004_id_board_opa[1]),
       .B (mcs4_core_i4004_id_board_opa[0]), .C (mcs4_core_n_15052), .D
       (mcs4_core_n_26271), .Y (mcs4_core_n_25050));
  OR2X1 mcs4_core_g31668__7482(.A (mcs4_core_n_25780), .B
       (mcs4_core_n_25172), .Y (mcs4_core_n_25051));
  NOR2X2 mcs4_core_g31669__4733(.A (mcs4_core_i4004_sp_board_row[0]),
       .B (mcs4_core_n_25172), .Y (mcs4_core_n_25052));
  NAND2X1 mcs4_core_g31670__6161(.A (mcs4_core_n_25855), .B
       (mcs4_core_n_25189), .Y (mcs4_core_n_25113));
  AND3X1 mcs4_core_g31671(.A (mcs4_core_n_15462), .B
       (mcs4_core_n_25371), .C (mcs4_core_n_26271), .Y
       (mcs4_core_n_25053));
  AND3X1 mcs4_core_g31674(.A (mcs4_core_n_15458), .B
       (mcs4_core_i4004_id_board_opa[0]), .C (mcs4_core_n_25371), .Y
       (mcs4_core_n_25055));
  AND2X1 mcs4_core_g31675(.A (mcs4_core_n_25185), .B
       (mcs4_core_n_15462), .Y (mcs4_core_n_25118));
  AND2X1 mcs4_core_g31676(.A (mcs4_core_n_25186), .B
       (mcs4_core_n_25876), .Y (mcs4_core_n_25057));
  AND4X1 mcs4_core_g31681(.A (mcs4_core_i4004_id_board_opa[1]), .B
       (mcs4_core_n_15467), .C (mcs4_core_n_15462), .D
       (mcs4_core_n_26271), .Y (mcs4_core_n_25059));
  OR3X1 mcs4_core_g31682(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (mcs4_core_n_15454), .C (mcs4_core_n_25369), .Y
       (mcs4_core_n_25060));
  NOR2X2 mcs4_core_g31684(.A (mcs4_core_n_25173), .B
       (mcs4_core_data_dir), .Y (mcs4_core_n_25061));
  OR2X1 mcs4_core_g31686(.A (mcs4_core_n_25800), .B
       (mcs4_core_n_25191), .Y (mcs4_core_n_25064));
  AO21X1 mcs4_core_g31687(.A0 (mcs4_core_n_15454), .A1
       (mcs4_core_n_25205), .B0 (mcs4_core_n_25362), .Y
       (mcs4_core_n_25065));
  AO22X1 mcs4_core_g31689(.A0 (mcs4_core_i4004_id_board_opr[0]), .A1
       (mcs4_core_n_25205), .B0 (mcs4_core_n_26207), .B1
       (mcs4_core_n_25204), .Y (mcs4_core_n_25066));
  OR2X1 mcs4_core_g31690(.A (mcs4_core_i4004_poc), .B
       (mcs4_core_n_25179), .Y (mcs4_core_n_25067));
  AND2X1 mcs4_core_g31691(.A (mcs4_core_n_25157), .B
       (mcs4_core_n_25372), .Y (mcs4_core_n_25068));
  OR2X1 mcs4_core_g31692(.A (mcs4_core_n_25372), .B
       (mcs4_core_n_25158), .Y (mcs4_core_n_25070));
  AND3X1 mcs4_core_g31694(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (mcs4_core_i4004_id_board_opr[0]), .C (mcs4_core_n_25370), .Y
       (mcs4_core_n_25071));
  CLKMX2X2 mcs4_core_g31701(.A (n_53), .B (mcs4_core_n_25359), .S0
       (mcs4_core_n_25363), .Y (mcs4_core_n_25072));
  AND2X2 mcs4_core_g31703(.A (mcs4_core_n_26335), .B
       (mcs4_core_n_25182), .Y (mcs4_core_n_25073));
  INVX1 mcs4_core_g31704(.A (mcs4_core_n_25147), .Y
       (mcs4_core_n_25146));
  INVX1 mcs4_core_g31705(.A (mcs4_core_n_25157), .Y
       (mcs4_core_n_25158));
  NAND3BX2 mcs4_core_g31706(.AN (mcs4_core_ram_0_n_12353), .B
       (mcs4_core_ram_0_io), .C (mcs4_core_ram_0_opa[0]), .Y
       (mcs4_core_n_25159));
  AND2X1 mcs4_core_g31707(.A (mcs4_core_n_25207), .B
       (mcs4_core_n_15462), .Y (mcs4_core_n_25160));
  NAND2X1 mcs4_core_g31708(.A (mcs4_core_n_25208), .B
       (mcs4_core_n_25209), .Y (mcs4_core_n_25162));
  NAND2X2 mcs4_core_g31710(.A (mcs4_core_rom_1_a32), .B
       (mcs4_core_n_25210), .Y (mcs4_core_n_25145));
  NAND2X1 mcs4_core_g31711(.A (mcs4_core_i4004_a12), .B
       (mcs4_core_n_25212), .Y (mcs4_core_n_25164));
  AND2X1 mcs4_core_g31712(.A (mcs4_core_cmrom_pad), .B
       (mcs4_core_n_25374), .Y (mcs4_core_n_25147));
  AND2X1 mcs4_core_g31713(.A (mcs4_core_n_26332), .B
       (mcs4_core_n_25381), .Y (mcs4_core_n_25148));
  AND2X1 mcs4_core_g31714(.A (mcs4_core_n_26332), .B
       (mcs4_core_n_25380), .Y (mcs4_core_n_25149));
  AND2X2 mcs4_core_g31715(.A (mcs4_core_rom_0_n_199), .B
       (mcs4_core_n_25374), .Y (mcs4_core_n_25151));
  AND2X2 mcs4_core_g31716(.A (mcs4_core_rom_1_n_206), .B
       (mcs4_core_n_25374), .Y (mcs4_core_n_25153));
  OR2X2 mcs4_core_g31717(.A (mcs4_core_n_26335), .B
       (mcs4_core_n_25213), .Y (mcs4_core_n_25155));
  OR2X2 mcs4_core_g31719(.A (mcs4_core_n_26286), .B
       (mcs4_core_n_25213), .Y (mcs4_core_n_25157));
  INVX2 mcs4_core_g31720(.A (mcs4_core_n_25178), .Y
       (mcs4_core_n_25177));
  OAI2BB1X1 mcs4_core_g31721(.A0N (mcs4_core_n_26334), .A1N
       (mcs4_core_n_25839), .B0 (mcs4_core_n_25212), .Y
       (mcs4_core_n_25179));
  AOI21X1 mcs4_core_g31722(.A0 (mcs4_core_i4004_tio_board_n_108), .A1
       (mcs4_core_n_26360), .B0 (mcs4_core_i4004_m22), .Y
       (mcs4_core_n_25182));
  XNOR2X1 mcs4_core_g31723(.A (mcs4_core_n_26330), .B
       (mcs4_core_n_25876), .Y (mcs4_core_n_25184));
  AOI22X2 mcs4_core_g31724(.A0 (mcs4_core_i4004_id_board_opa[2]), .A1
       (mcs4_core_i4004_acc_0), .B0 (mcs4_core_i4004_id_board_opa[1]),
       .B1 (mcs4_core_i4004_cy_1), .Y (mcs4_core_n_25185));
  AOI21X1 mcs4_core_g31725(.A0 (mcs4_core_i4004_id_board_n_341), .A1
       (mcs4_core_i4004_id_board_n_356), .B0 (mcs4_core_n_26330), .Y
       (mcs4_core_n_25186));
  OAI21X1 mcs4_core_g31726(.A0 (mcs4_core_rom_1_m11), .A1
       (mcs4_core_rom_1_m21), .B0 (mcs4_core_rom_1_chipsel), .Y
       (mcs4_core_n_25187));
  OAI21X1 mcs4_core_g31727(.A0 (mcs4_core_i4004_a22), .A1
       (mcs4_core_i4004_a32), .B0 (mcs4_core_i4004_ip_board_carry_in),
       .Y (mcs4_core_n_25189));
  NAND3BX2 mcs4_core_g31728(.AN (mcs4_core_shiftreg_cp_delay[1]), .B
       (mcs4_core_shiftreg_cp_delay[3]), .C
       (mcs4_core_shiftreg_cp_delay[2]), .Y (mcs4_core_n_25191));
  OAI2BB1X1 mcs4_core_g31729(.A0N (mcs4_core_n_26286), .A1N
       (mcs4_core_n_26284), .B0 (mcs4_core_n_25212), .Y
       (mcs4_core_n_25195));
  OR4X1 mcs4_core_g31730(.A (mcs4_core_n_26115), .B
       (mcs4_core_n_26048), .C (mcs4_core_n_26041), .D
       (mcs4_core_i4004_com_n), .Y (mcs4_core_n_25171));
  AO21X1 mcs4_core_g31731(.A0 (mcs4_core_n_25855), .A1
       (mcs4_core_n_26335), .B0 (mcs4_core_n_25213), .Y
       (mcs4_core_n_25172));
  MX2X1 mcs4_core_g31732(.A (mcs4_core_n_25855), .B
       (mcs4_core_i4004_x31_clk2), .S0 (mcs4_core_i4004_id_board_n_36),
       .Y (mcs4_core_n_25173));
  XNOR2X1 mcs4_core_g31733(.A (mcs4_core_shiftreg_cp_delayed), .B
       (mcs4_core_n_25878), .Y (mcs4_core_n_25174));
  AND3X1 mcs4_core_g31734(.A (mcs4_core_rom_0_x21), .B
       (mcs4_core_rom_0_n_198), .C (mcs4_core_n_25887), .Y
       (mcs4_core_n_25175));
  OR2X1 mcs4_core_g31735(.A (mcs4_core_n_25360), .B
       (mcs4_core_n_25878), .Y (mcs4_core_n_25178));
  INVX1 mcs4_core_g31736(.A (mcs4_core_n_25212), .Y
       (mcs4_core_n_25213));
  BUFX6 mcs4_core_g31737(.A (mcs4_core_n_25274), .Y
       (mcs4_core_n_25234));
  BUFX16 mcs4_core_g31738(.A (mcs4_core_n_25274), .Y
       (mcs4_core_n_25242));
  BUFX6 mcs4_core_g31739(.A (mcs4_core_n_25315), .Y
       (mcs4_core_n_25275));
  BUFX20 mcs4_core_g31740(.A (mcs4_core_n_25315), .Y
       (mcs4_core_n_25283));
  BUFX6 mcs4_core_g31741(.A (mcs4_core_n_25356), .Y
       (mcs4_core_n_25316));
  BUFX20 mcs4_core_g31742(.A (mcs4_core_n_25356), .Y
       (mcs4_core_n_25324));
  NOR2X1 mcs4_core_g31743(.A (mcs4_core_i4004_a12), .B
       (mcs4_core_n_15452), .Y (mcs4_core_n_25357));
  NOR2X1 mcs4_core_g31745(.A (mcs4_core_n_26280), .B
       (mcs4_core_n_16023), .Y (mcs4_core_n_25359));
  NAND2X1 mcs4_core_g31746(.A (mcs4_core_rom_0_x21), .B
       (mcs4_core_rom_1_n_205), .Y (mcs4_core_n_25360));
  NOR2X1 mcs4_core_g31747(.A (mcs4_core_i4004_id_board_n_386), .B
       (mcs4_core_i4004_id_board_n_408), .Y (mcs4_core_n_25362));
  NAND2X1 mcs4_core_g31748(.A (mcs4_core_n_15452), .B
       (mcs4_core_i4004_id_board_n_408), .Y (mcs4_core_n_25363));
  NAND2XL mcs4_core_g31749(.A (mcs4_core_data_out[2]), .B
       (mcs4_core_n_25888), .Y (mcs4_core_n_25203));
  NOR2X2 mcs4_core_g31750(.A (mcs4_core_n_15460), .B
       (mcs4_core_i4004_id_board_n_403), .Y (mcs4_core_n_25204));
  NOR2X2 mcs4_core_g31751(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (n_35), .Y (mcs4_core_n_25205));
  NAND2XL mcs4_core_g31752(.A (mcs4_core_data_out[0]), .B
       (mcs4_core_n_25888), .Y (mcs4_core_n_25206));
  NAND2X2 mcs4_core_g31753(.A (n_35), .B
       (mcs4_core_i4004_id_board_n_341), .Y (mcs4_core_n_25207));
  AND2X1 mcs4_core_g31754(.A (mcs4_core_n_26280), .B
       (mcs4_core_n_26286), .Y (mcs4_core_n_25208));
  AND2X1 mcs4_core_g31755(.A (mcs4_core_n_26335), .B
       (mcs4_core_n_25839), .Y (mcs4_core_n_25209));
  NOR2X2 mcs4_core_g31756(.A (mcs4_core_rom_1_a12), .B
       (mcs4_core_n_16023), .Y (mcs4_core_n_25210));
  OR2X1 mcs4_core_g31757(.A (mcs4_core_i4004_x32), .B
       (mcs4_core_i4004_x12), .Y (mcs4_core_n_25211));
  AND2X2 mcs4_core_g31758(.A (mcs4_core_clk2_pad), .B
       (mcs4_core_n_25876), .Y (mcs4_core_n_25212));
  OR2X2 mcs4_core_g31759(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3561), .Y (mcs4_core_n_25214));
  OR2X4 mcs4_core_g31760(.A (mcs4_core_n_26324), .B
       (mcs4_core_ram_0_n_3563), .Y (mcs4_core_n_25218));
  OR2X2 mcs4_core_g31761(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3563), .Y (mcs4_core_n_25222));
  OR2X2 mcs4_core_g31762(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3559), .Y (mcs4_core_n_25226));
  OR2X2 mcs4_core_g31763(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3566), .Y (mcs4_core_n_25230));
  AND2X1 mcs4_core_g31764(.A (mcs4_core_n_26332), .B
       (mcs4_core_data_pad[3]), .Y (mcs4_core_n_25274));
  AND2X1 mcs4_core_g31765(.A (mcs4_core_n_26332), .B
       (mcs4_core_data_pad[2]), .Y (mcs4_core_n_25315));
  AND2X1 mcs4_core_g31766(.A (mcs4_core_n_26332), .B
       (mcs4_core_data_pad[1]), .Y (mcs4_core_n_25356));
  INVX3 mcs4_core_g31767(.A (mcs4_core_n_25370), .Y
       (mcs4_core_n_25369));
  INVX1 mcs4_core_g31768(.A (n_52), .Y (mcs4_core_n_25377));
  INVX1 mcs4_core_g31769(.A (mcs4_core_n_25380), .Y
       (mcs4_core_n_25381));
  BUFX20 mcs4_core_g31770(.A (mcs4_core_n_25447), .Y
       (mcs4_core_n_25406));
  INVX1 mcs4_core_g31771(.A (mcs4_core_n_25447), .Y
       (mcs4_core_n_25446));
  NOR2X1 mcs4_core_g31772(.A (mcs4_core_n_15467), .B
       (mcs4_core_i4004_x21_clk2), .Y (mcs4_core_n_25448));
  NAND2X1 mcs4_core_g31773(.A (mcs4_core_n_25757), .B
       (mcs4_core_n_26330), .Y (mcs4_core_n_25450));
  NAND2X1 mcs4_core_g31774(.A (mcs4_core_n_15452), .B
       (mcs4_core_i4004_id_board_n_36), .Y (mcs4_core_n_25452));
  NOR2X1 mcs4_core_g31775(.A (mcs4_core_ram_0_opa[1]), .B
       (mcs4_core_ram_0_opa[0]), .Y (mcs4_core_n_25454));
  NAND2X1 mcs4_core_g31776(.A (mcs4_core_n_26267), .B
       (mcs4_core_n_26330), .Y (mcs4_core_n_25455));
  NAND2X1 mcs4_core_g31778(.A (mcs4_core_i4004_id_board_n_46), .B
       (mcs4_core_i4004_id_board_tcc), .Y (mcs4_core_n_25458));
  NAND2XL mcs4_core_g31779(.A (mcs4_core_data_out[1]), .B
       (mcs4_core_n_25888), .Y (mcs4_core_n_25368));
  NOR2X2 mcs4_core_g31780(.A (mcs4_core_i4004_id_board_opr[2]), .B
       (mcs4_core_i4004_id_board_opr[3]), .Y (mcs4_core_n_25370));
  AND2X1 mcs4_core_g31781(.A (mcs4_core_n_15460), .B
       (mcs4_core_i4004_id_board_opa[2]), .Y (mcs4_core_n_25371));
  OR2X1 mcs4_core_g31782(.A (mcs4_core_n_26284), .B
       (mcs4_core_i4004_dc), .Y (mcs4_core_n_25372));
  NAND2XL mcs4_core_g31783(.A (mcs4_core_data_out[3]), .B
       (mcs4_core_n_25888), .Y (mcs4_core_n_25373));
  AND2X1 mcs4_core_g31784(.A (mcs4_core_n_25878), .B
       (mcs4_core_rom_0_x22), .Y (mcs4_core_n_25374));
  OR2X1 mcs4_core_g31785(.A (mcs4_core_n_25876), .B
       (mcs4_core_i4004_id_board_n_315), .Y (mcs4_core_n_25375));
  OR2X1 mcs4_core_g31787(.A (mcs4_core_n_25798), .B
       (mcs4_core_n_25887), .Y (mcs4_core_n_25378));
  OR2X1 mcs4_core_g31788(.A (mcs4_core_n_25874), .B
       (mcs4_core_n_16023), .Y (mcs4_core_n_25380));
  OR2X2 mcs4_core_g31789(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3486), .Y (mcs4_core_n_25382));
  OR2X4 mcs4_core_g31790(.A (mcs4_core_n_26324), .B
       (mcs4_core_ram_0_n_3562), .Y (mcs4_core_n_25386));
  OR2X4 mcs4_core_g31791(.A (mcs4_core_n_26324), .B
       (mcs4_core_ram_0_n_3561), .Y (mcs4_core_n_25390));
  OR2X2 mcs4_core_g31792(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3562), .Y (mcs4_core_n_25394));
  NOR2X4 mcs4_core_g31793(.A (clear_pad_w), .B (poc_pad_w), .Y
       (mcs4_core_n_25398));
  OR2X4 mcs4_core_g31794(.A (mcs4_core_n_26324), .B
       (mcs4_core_ram_0_n_3559), .Y (mcs4_core_n_25402));
  AND2X1 mcs4_core_g31795(.A (mcs4_core_data_pad[0]), .B
       (mcs4_core_n_26332), .Y (mcs4_core_n_25447));
  INVX1 mcs4_core_g31797(.A (mcs4_core_i4004_id_board_n_315), .Y
       (mcs4_core_n_25510));
  INVX1 mcs4_core_g31798(.A (mcs4_core_i4004_id_board_n_439), .Y
       (mcs4_core_n_25570));
  INVX1 mcs4_core_g31799(.A (mcs4_core_i4004_id_board_n_436), .Y
       (mcs4_core_n_25695));
  INVX1 mcs4_core_g31800(.A (mcs4_core_i4004_id_board_tcc), .Y
       (mcs4_core_n_25723));
  INVX1 mcs4_core_g31806(.A
       (mcs4_core_i4004_ip_board_addr_rfsh_1_slave), .Y
       (mcs4_core_n_25757));
  INVX2 mcs4_core_g31824(.A (mcs4_core_i4004_id_board_opa[2]), .Y
       (mcs4_core_n_15467));
  INVX1 mcs4_core_g31834(.A
       (mcs4_core_i4004_ip_board_addr_ptr_0_slave), .Y
       (mcs4_core_n_25837));
  INVX2 mcs4_core_g31836(.A (mcs4_core_i4004_data[2]), .Y
       (mcs4_core_n_25841));
  INVX2 mcs4_core_g31838(.A (mcs4_core_ram_0_ram_addr[0]), .Y
       (mcs4_core_n_22402));
  INVX2 mcs4_core_g31839(.A (mcs4_core_i4004_id_board_opr[0]), .Y
       (mcs4_core_n_15454));
  INVX2 mcs4_core_g31843(.A (mcs4_core_data_pad[1]), .Y
       (mcs4_core_n_25857));
  CLKINVX6 mcs4_core_g31852(.A (mcs4_core_n_25887), .Y
       (mcs4_core_n_25879));
  CLKINVX6 mcs4_core_g31853(.A (mcs4_core_n_25887), .Y
       (mcs4_core_n_25883));
  CLKINVX16 mcs4_core_g31855(.A (mcs4_core_n_25887), .Y
       (mcs4_core_n_25888));
  CLKINVX4 mcs4_core_g31861(.A (mcs4_core_n_25879), .Y
       (mcs4_core_n_25902));
  INVX3 mcs4_core_g31866(.A (mcs4_core_n_25878), .Y
       (mcs4_core_n_25887));
  CLKINVX4 mcs4_core_g31868(.A (mcs4_core_n_16023), .Y
       (mcs4_core_n_25878));
  INVX3 mcs4_core_g31875(.A (mcs4_core_clk2_pad), .Y
       (mcs4_core_n_16023));
  INVX1 mcs4_core_g31884(.A (mcs4_core_i4004_id_board_n_408), .Y
       (mcs4_core_n_26207));
  INVX1 mcs4_core_g31885(.A
       (mcs4_core_i4004_ip_board_addr_ptr_1_slave), .Y
       (mcs4_core_n_26213));
  INVX2 mcs4_core_g31892(.A (mcs4_core_i4004_data[0]), .Y
       (mcs4_core_n_26241));
  INVX1 mcs4_core_g31905(.A
       (mcs4_core_i4004_ip_board_addr_rfsh_0_slave), .Y
       (mcs4_core_n_26267));
  INVX2 mcs4_core_g31906(.A (mcs4_core_i4004_sp_board_reg_rfsh[0]), .Y
       (mcs4_core_n_26268));
  INVX2 mcs4_core_g31907(.A (mcs4_core_i4004_ope_n), .Y
       (mcs4_core_n_26271));
  INVX2 mcs4_core_g31909(.A (mcs4_core_i4004_data[3]), .Y
       (mcs4_core_n_26276));
  INVX2 mcs4_core_g31910(.A (mcs4_core_i4004_data[1]), .Y
       (mcs4_core_n_26278));
  INVX2 mcs4_core_g31911(.A (mcs4_core_i4004_x22), .Y
       (mcs4_core_n_26280));
  INVX2 mcs4_core_g31923(.A (mcs4_core_data_pad[3]), .Y
       (mcs4_core_n_26310));
  INVX3 mcs4_core_g31928(.A (mcs4_core_ram_0_ram_addr[3]), .Y
       (mcs4_core_n_26324));
  CLKINVX4 mcs4_core_g31932(.A (poc_pad_w), .Y (mcs4_core_n_26332));
  INVX1 mcs4_core_g31947(.A (mcs4_core_i4004_m12), .Y
       (mcs4_core_n_26351));
  BUFX6 mcs4_core_g31950(.A (mcs4_core_n_26360), .Y
       (mcs4_core_n_26354));
  BUFX3 mcs4_core_g31953(.A (mcs4_core_n_26360), .Y
       (mcs4_core_n_26365));
  BUFX4 mcs4_core_g31957(.A (mcs4_core_clk1_pad), .Y
       (mcs4_core_n_26360));
  BUFX6 g31960(.A (1'b0), .Y (mcs4_core_data_out[2]));
  BUFX6 g31961(.A (1'b0), .Y (mcs4_core_data_out[0]));
  BUFX6 g31962(.A (1'b0), .Y (mcs4_core_data_out[3]));
  BUFX6 g31963(.A (1'b0), .Y (mcs4_core_data_out[1]));
  BUFX6 g31964(.A (1'b0), .Y (mcs4_core_data_out[2]));
  BUFX6 g31965(.A (1'b0), .Y (mcs4_core_data_out[0]));
  BUFX6 g31966(.A (1'b0), .Y (mcs4_core_data_out[3]));
  BUFX6 g31967(.A (1'b0), .Y (mcs4_core_data_out[1]));
  BUFX6 g31968(.A (mcs4_core_n_15018), .Y (mcs4_core_data_dir));
  DFFX1 \mcs4_core_ram_0_char_num_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24376), .Q (mcs4_core_ram_0_char_num[3]), .QN
       (mcs4_core_n_15069));
  DFFX1 \mcs4_core_ram_0_char_num_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24378), .Q (mcs4_core_ram_0_char_num[2]), .QN
       (mcs4_core_n_15070));
  DFFX2 \mcs4_core_ram_0_reg_num_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24708), .Q (mcs4_core_ram_0_reg_num[0]), .QN
       (mcs4_core_n_22444));
  DFFX1 mcs4_core_i4004_alu_board_n0550_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24448), .Q (mcs4_core_i4004_alu_board_n_359), .QN
       (mcs4_core_n_16018));
  EDFFX2 \mcs4_core_i4004_alu_board_acc_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_i4004_alu_board_acc[3]), .E (mcs4_core_i4004_x12), .Q
       (mcs4_core_i4004_alu_board_acc_out[3]), .QN (mcs4_core_n_16020));
  DFFX1 mcs4_core_ram_0_src_ram_sel_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24606), .Q (mcs4_core_ram_0_src_ram_sel), .QN
       (mcs4_core_n_25465));
  DFFX1 \mcs4_core_clockgen_clockdiv_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24485), .Q (mcs4_core_clockgen_clockdiv[2]), .QN
       (mcs4_core_n_25761));
  DFFX1 \mcs4_core_i4004_sp_board_row_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24787), .Q (mcs4_core_i4004_sp_board_row[0]), .QN
       (mcs4_core_n_25780));
  EDFFX2 mcs4_core_ram_0_timing_recovery_x22_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_59), .E (mcs4_core_n_26365),
       .Q (mcs4_core_ram_0_x22), .QN (mcs4_core_n_25796));
  EDFFX2 mcs4_core_rom_0_timing_recovery_a12_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_53), .E (mcs4_core_n_26365),
       .Q (mcs4_core_rom_1_a12), .QN (mcs4_core_n_25798));
  DFFX1 \mcs4_core_shiftreg_cp_delay_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24799), .Q (mcs4_core_shiftreg_cp_delay[0]), .QN
       (mcs4_core_n_25800));
  EDFFX2 mcs4_core_i4004_tio_board_L_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25082), .E (mcs4_core_n_25879), .Q
       (mcs4_core_i4004_tio_board_L), .QN (mcs4_core_n_25805));
  DFFX2 \mcs4_core_ram_0_reg_num_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24689), .Q (mcs4_core_ram_0_reg_num[1]), .QN
       (mcs4_core_n_25815));
  DFFX2 \mcs4_core_i4004_sp_board_row_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24773), .Q (mcs4_core_i4004_sp_board_row[1]), .QN
       (mcs4_core_n_25827));
  EDFFX4 mcs4_core_i4004_tio_board_timing_generator_a32_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_65), .E
       (mcs4_core_n_26365), .Q (mcs4_core_i4004_a32), .QN
       (mcs4_core_n_25839));
  EDFFX2 mcs4_core_i4004_tio_board_timing_generator_a12_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_63), .E
       (mcs4_core_n_26360), .Q (mcs4_core_i4004_a12), .QN
       (mcs4_core_n_25855));
  EDFFX2 mcs4_core_ram_0_timing_recovery_m22_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_m_57), .E (mcs4_core_n_26365),
       .Q (mcs4_core_ram_0_m22), .QN (mcs4_core_n_25874));
  EDFFX4 mcs4_core_i4004_id_board_n0343_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25570), .E (mcs4_core_n_26354), .Q
       (mcs4_core_i4004_dc), .QN (mcs4_core_n_25876));
  DFFX1 mcs4_core_i4004_alu_board_n0749_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24599), .Q (mcs4_core_i4004_alu_board_n_361), .QN
       (mcs4_core_n_26041));
  DFFX1 mcs4_core_i4004_alu_board_n0750_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24600), .Q (mcs4_core_i4004_alu_board_n_362), .QN
       (mcs4_core_n_26048));
  DFFX1 mcs4_core_i4004_alu_board_n0751_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24601), .Q (mcs4_core_i4004_alu_board_n_363), .QN
       (mcs4_core_n_26115));
  DFFX1 mcs4_core_ram_0_io_reg(.CK (sysclk_w), .D (mcs4_core_n_24870),
       .Q (mcs4_core_ram_0_io), .QN (mcs4_core_n_26225));
  DFFX2 \mcs4_core_i4004_ip_board_row_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24972), .Q (mcs4_core_i4004_ip_board_row[0]), .QN
       (mcs4_core_n_26236));
  EDFFX2 \mcs4_core_ram_0_rfsh_addr_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[0]), .E (mcs4_core_ram_0_m12), .Q
       (mcs4_core_ram_0_rfsh_addr[0]), .QN (mcs4_core_n_26239));
  DFFX4 \mcs4_core_i4004_ip_board_row_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24968), .Q (mcs4_core_i4004_ip_board_row[1]), .QN
       (mcs4_core_n_26282));
  EDFFX4 mcs4_core_i4004_tio_board_timing_generator_a22_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_64), .E
       (mcs4_core_n_26365), .Q (mcs4_core_i4004_a22), .QN
       (mcs4_core_n_26284));
  EDFFX4 mcs4_core_i4004_tio_board_timing_generator_m22_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_m_67), .E
       (mcs4_core_n_26365), .Q (mcs4_core_i4004_m22), .QN
       (mcs4_core_n_26286));
  DFFX2 \mcs4_core_i4004_sp_board_row_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24788), .Q (mcs4_core_i4004_sp_board_row[2]), .QN
       (mcs4_core_n_26302));
  DFFSX4 mcs4_core_i4004_tio_board_poc_reg(.SN (mcs4_core_n_26332), .CK
       (sysclk_w), .D (mcs4_core_n_25357), .Q (mcs4_core_i4004_poc),
       .QN (mcs4_core_n_15452));
  EDFFX4 \mcs4_core_i4004_id_board_opa_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[0]), .E (mcs4_core_n_25158), .Q
       (mcs4_core_i4004_id_board_opa[0]), .QN (mcs4_core_n_15462));
  EDFFX4 mcs4_core_i4004_tio_board_timing_generator_x32_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_70), .E
       (mcs4_core_n_26354), .Q (mcs4_core_i4004_x32), .QN
       (mcs4_core_n_26330));
  EDFFX4 mcs4_core_i4004_tio_board_timing_generator_x12_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_68), .E
       (mcs4_core_n_26354), .Q (mcs4_core_i4004_x12), .QN
       (mcs4_core_n_26334));
  EDFFX4 mcs4_core_i4004_tio_board_timing_generator_m12_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_m_66), .E
       (mcs4_core_n_26365), .Q (mcs4_core_i4004_m12), .QN
       (mcs4_core_n_26335));
  NAND2BX4 g2(.AN (mcs4_core_i4004_id_board_opr[2]), .B
       (mcs4_core_i4004_id_board_opr[3]), .Y (n_35));
  NOR2BX2 g32035(.AN (mcs4_core_n_22389), .B (mcs4_core_n_22414), .Y
       (n_36));
  NOR2BX2 g32036(.AN (mcs4_core_n_22393), .B (mcs4_core_ram_0_n_3486),
       .Y (n_37));
  NAND2BX2 g32037(.AN (mcs4_core_n_15929), .B
       (mcs4_core_i4004_alu_board_n0403), .Y (n_38));
  NOR2BX4 g32040(.AN (mcs4_core_n_15972), .B (mcs4_core_n_15980), .Y
       (n_41));
  NOR2BX4 g32041(.AN (mcs4_core_n_24330), .B (mcs4_core_n_24006), .Y
       (n_42));
  NOR2BX4 g32042(.AN (mcs4_core_n_24009), .B (mcs4_core_n_24903), .Y
       (n_43));
  NOR2BX2 g32043(.AN (mcs4_core_i4004_ip_board_row[1]), .B
       (mcs4_core_n_24077), .Y (n_44));
  NOR2BX4 g32044(.AN (mcs4_core_n_24904), .B (n_67), .Y (n_45));
  NAND2BX2 g32045(.AN (mcs4_core_i4004_ip_board_row[0]), .B
       (mcs4_core_n_24312), .Y (n_46));
  NOR2BX1 g32046(.AN (mcs4_core_n_24729), .B
       (mcs4_core_clockgen_clockdiv[4]), .Y (n_47));
  NOR2BX4 g32047(.AN (mcs4_core_n_26302), .B (mcs4_core_n_24889), .Y
       (n_48));
  NOR2BX4 g32048(.AN (mcs4_core_n_26302), .B (mcs4_core_n_24892), .Y
       (n_49));
  NOR2BX1 g32049(.AN (mcs4_core_n_25055), .B
       (mcs4_core_i4004_x31_clk2), .Y (n_50));
  NOR2BX4 g32050(.AN (mcs4_core_n_24794), .B (mcs4_core_n_25061), .Y
       (n_51));
  NOR2BX4 g32051(.AN (mcs4_core_n_26310), .B (mcs4_core_data_pad[2]),
       .Y (n_52));
  NOR2BX1 g32052(.AN (mcs4_core_clk1_pad), .B
       (mcs4_core_i4004_x21_clk2), .Y (n_53));
  AND3X4 g32053(.A (mcs4_core_i4004_id_board_n_36), .B
       (mcs4_core_i4004_id_board_n_41), .C (mcs4_core_n_15410), .Y
       (n_54));
  AND3X4 g32054(.A (mcs4_core_n_21885), .B (mcs4_core_n_21955), .C
       (mcs4_core_n_21952), .Y (n_55));
  AOI22X2 g32055(.A0 (mcs4_core_i4004_cy_1), .A1 (mcs4_core_n_15930),
       .B0 (mcs4_core_n_15872), .B1 (mcs4_core_i4004_alu_board_n0846),
       .Y (n_56));
  AOI222X2 g32057(.A0 (mcs4_core_n_24903), .A1 (mcs4_core_n_24074), .B0
       (mcs4_core_i4004_ip_board_dram_temp[10]), .B1 (n_45), .C0
       (\mcs4_core_i4004_ip_board_dram_array[0] [10]), .C1 (n_43), .Y
       (n_58));
  NAND3BX2 g32058(.AN (n_62), .B (mcs4_core_n_24071), .C
       (mcs4_core_n_23764), .Y (n_59));
  AOI222X2 g32059(.A0 (mcs4_core_i4004_sp_board_dram_temp[4]), .A1
       (mcs4_core_n_24435), .B0
       (\mcs4_core_i4004_sp_board_dram_array[2] [4]), .B1
       (mcs4_core_n_24315), .C0
       (\mcs4_core_i4004_sp_board_dram_array[1] [4]), .C1
       (mcs4_core_n_24327), .Y (n_60));
  AOI222X2 g32060(.A0 (\mcs4_core_i4004_sp_board_dram_array[1] [0]),
       .A1 (mcs4_core_n_24328), .B0
       (\mcs4_core_i4004_sp_board_dram_array[0] [0]), .B1
       (mcs4_core_n_24317), .C0
       (mcs4_core_i4004_sp_board_dram_temp[0]), .C1
       (mcs4_core_n_24411), .Y (n_61));
  OAI2BB2X2 g32061(.A0N (\mcs4_core_i4004_sp_board_dram_array[7] [7]),
       .A1N (mcs4_core_n_24321), .B0
       (mcs4_core_i4004_sp_board_din_n[3]), .B1 (mcs4_core_n_24471), .Y
       (n_62));
  AOI2BB2X2 g32064(.A0N (mcs4_core_i4004_sp_board_din_n[1]), .A1N
       (mcs4_core_n_24472), .B0
       (\mcs4_core_i4004_sp_board_dram_array[7] [1]), .B1
       (mcs4_core_n_24314), .Y (n_65));
  AOI2BB2X2 g32065(.A0N (mcs4_core_i4004_alu_board_n_105), .A1N
       (mcs4_core_i4004_alu_board_n0403), .B0 (n_71), .B1
       (mcs4_core_n_24431), .Y (n_66));
  AO21X2 g32066(.A0 (mcs4_core_n_24479), .A1 (mcs4_core_n_26360), .B0
       (mcs4_core_n_24312), .Y (n_67));
  OA21X4 g32067(.A0 (mcs4_core_i4004_a12), .A1 (mcs4_core_n_24495), .B0
       (mcs4_core_clk2_pad), .Y (n_68));
  AOI2BB2X2 g32068(.A0N (mcs4_core_n_24824), .A1N
       (mcs4_core_i4004_alu_board_n_189), .B0
       (mcs4_core_i4004_alu_board_n0848), .B1 (mcs4_core_n_24731), .Y
       (n_69));
  OAI2BB2X2 g32070(.A0N (mcs4_core_i4004_alu_board_n0846), .A1N
       (mcs4_core_n_24794), .B0 (mcs4_core_n_24824), .B1
       (mcs4_core_i4004_alu_board_n_201), .Y (n_71));
  NOR4BX2 g32071(.AN (mcs4_core_cmrom_pad), .B (mcs4_core_n_25086), .C
       (mcs4_core_data_pad[0]), .D (mcs4_core_data_pad[2]), .Y (n_72));
  NOR4BX2 g32072(.AN (mcs4_core_cmrom_pad), .B (mcs4_core_n_25092), .C
       (mcs4_core_data_pad[0]), .D (mcs4_core_data_pad[2]), .Y (n_73));
  OAI21X4 g32073(.A0 (mcs4_core_i4004_ip_board_n_347), .A1
       (mcs4_core_clk2_pad), .B0 (n_41), .Y (n_74));
  OAI31X4 g32074(.A0 (mcs4_core_i4004_tio_board_n_112), .A1
       (mcs4_core_i4004_tio_board_n_111), .A2 (mcs4_core_clk1_pad), .B0
       (mcs4_core_n_15942), .Y (n_75));
  OAI2BB1X1 g32075(.A0N (\mcs4_core_i4004_sp_board_dram_array[7] [5]),
       .A1N (mcs4_core_n_24321), .B0 (n_76), .Y (n_77));
  OA21X1 g3(.A0 (mcs4_core_i4004_sp_board_din_n[1]), .A1
       (mcs4_core_n_24471), .B0 (mcs4_core_n_23763), .Y (n_76));
  AOI2BB1X1 g32076(.A0N (n_78), .A1N (mcs4_core_n_24927), .B0
       (mcs4_core_n_25887), .Y (n_79));
  NOR3BX2 g32077(.AN (mcs4_core_i4004_m22), .B (mcs4_core_n_15454), .C
       (mcs4_core_n_25375), .Y (n_78));
  INVXL g32078(.A (mcs4_core_clockgen_clockdiv[0]), .Y
       (mcs4_core_n_24509));
endmodule

