{
  "processor": "AMD Am29116",
  "manufacturer": "AMD",
  "year": 1983,
  "schema_version": "1.0",
  "source": "Am29116 16-Bit Microprogrammable Microprocessor datasheet, AMD 1983",
  "clock_mhz": 10.0,
  "instruction_count": 50,
  "notes": "16-bit single-chip microprogrammable CPU integrating Am2901-class ALU functionality. Supports 16 ALU functions with single and two-cycle operations. Single-cycle ALU and shift operations; two-cycle memory and control operations. 16x16 register file. Controlled by external microprogram sequencer (e.g., Am2910).",
  "instructions": [
    {"mnemonic": "ADD", "opcode": "0x00", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "16-bit add R+S"},
    {"mnemonic": "ADDC", "opcode": "0x01", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "16-bit add with carry R+S+Cin"},
    {"mnemonic": "SUB", "opcode": "0x02", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "16-bit subtract R-S"},
    {"mnemonic": "SUBC", "opcode": "0x03", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "16-bit subtract with borrow R-S-Cin"},
    {"mnemonic": "SUBR", "opcode": "0x04", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "16-bit reverse subtract S-R"},
    {"mnemonic": "SUBRC", "opcode": "0x05", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "16-bit reverse subtract with borrow S-R-Cin"},
    {"mnemonic": "INC", "opcode": "0x06", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "Increment register by 1"},
    {"mnemonic": "DEC", "opcode": "0x07", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "Decrement register by 1"},
    {"mnemonic": "NEG", "opcode": "0x08", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "Two's complement negate"},
    {"mnemonic": "AND", "opcode": "0x09", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "16-bit logical AND"},
    {"mnemonic": "OR", "opcode": "0x0A", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "16-bit logical OR"},
    {"mnemonic": "XOR", "opcode": "0x0B", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "16-bit logical XOR"},
    {"mnemonic": "XNOR", "opcode": "0x0C", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "16-bit logical XNOR"},
    {"mnemonic": "NOT", "opcode": "0x0D", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "16-bit ones complement"},
    {"mnemonic": "ABS", "opcode": "0x0E", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "Absolute value"},
    {"mnemonic": "PASS", "opcode": "0x0F", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "Pass operand unchanged to output"},
    {"mnemonic": "SHL", "opcode": "0x10", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z", "notes": "Shift left logical, LSB=0"},
    {"mnemonic": "SHR", "opcode": "0x11", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z", "notes": "Shift right logical, MSB=0"},
    {"mnemonic": "SHA", "opcode": "0x12", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "Shift right arithmetic, sign-extend"},
    {"mnemonic": "ROL", "opcode": "0x13", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z", "notes": "Rotate left through carry"},
    {"mnemonic": "ROR", "opcode": "0x14", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z", "notes": "Rotate right through carry"},
    {"mnemonic": "SHL4", "opcode": "0x15", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z", "notes": "Shift left by 4 bits (nibble shift)"},
    {"mnemonic": "SHR4", "opcode": "0x16", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z", "notes": "Shift right by 4 bits (nibble shift)"},
    {"mnemonic": "SWAP", "opcode": "0x17", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "Swap high and low bytes"},
    {"mnemonic": "MPYS", "opcode": "0x18", "bytes": 1, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "Signed multiply step (Booth's algorithm). 16 cycles for complete 16-bit multiply"},
    {"mnemonic": "MPYU", "opcode": "0x19", "bytes": 1, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "C,N,Z", "notes": "Unsigned multiply step. 16 cycles for complete 16-bit multiply"},
    {"mnemonic": "DIVS", "opcode": "0x1A", "bytes": 1, "cycles": 1, "category": "divide", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "Signed divide step. 17 cycles for complete 16-bit divide"},
    {"mnemonic": "DIVU", "opcode": "0x1B", "bytes": 1, "cycles": 1, "category": "divide", "addressing_mode": "register", "flags_affected": "C,N,Z", "notes": "Unsigned divide step. 17 cycles for complete 16-bit divide"},
    {"mnemonic": "NORM", "opcode": "0x1C", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "Normalize step for floating-point. Shift left until MSB=1"},
    {"mnemonic": "TST", "opcode": "0x1D", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z", "notes": "Test operand, set flags without storing result"},
    {"mnemonic": "CMP", "opcode": "0x1E", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "C,N,Z,V", "notes": "Compare two operands, set flags without storing result"},
    {"mnemonic": "CLR", "opcode": "0x1F", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Clear register to zero"},
    {"mnemonic": "LDR", "opcode": "0x20", "bytes": 1, "cycles": 2, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load register from external memory. 2 cycles for bus access"},
    {"mnemonic": "STR", "opcode": "0x21", "bytes": 1, "cycles": 2, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store register to external memory. 2 cycles for bus access"},
    {"mnemonic": "LDI", "opcode": "0x22", "bytes": 1, "cycles": 2, "category": "memory", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate value from microinstruction. 2 cycles"},
    {"mnemonic": "INP", "opcode": "0x23", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Input from I/O port. 2 cycles for I/O bus access"},
    {"mnemonic": "OUT", "opcode": "0x24", "bytes": 1, "cycles": 2, "category": "io", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Output to I/O port. 2 cycles for I/O bus access"},
    {"mnemonic": "MOV", "opcode": "0x25", "bytes": 1, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register-to-register transfer within register file"},
    {"mnemonic": "PUSH", "opcode": "0x26", "bytes": 1, "cycles": 2, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Push register to stack in memory. 2 cycles"},
    {"mnemonic": "POP", "opcode": "0x27", "bytes": 1, "cycles": 2, "category": "memory", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Pop from stack to register. 2 cycles"},
    {"mnemonic": "JMP", "opcode": "0x28", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Unconditional jump to microaddress. 2 cycles for address load"},
    {"mnemonic": "JZ", "opcode": "0x29", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Jump if zero flag set. 2 cycles"},
    {"mnemonic": "JNZ", "opcode": "0x2A", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Jump if zero flag clear. 2 cycles"},
    {"mnemonic": "JC", "opcode": "0x2B", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Jump if carry flag set. 2 cycles"},
    {"mnemonic": "JNC", "opcode": "0x2C", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Jump if carry flag clear. 2 cycles"},
    {"mnemonic": "JN", "opcode": "0x2D", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Jump if negative flag set. 2 cycles"},
    {"mnemonic": "JV", "opcode": "0x2E", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Jump if overflow flag set. 2 cycles"},
    {"mnemonic": "CALL", "opcode": "0x2F", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Call microsubroutine via sequencer. 2 cycles"},
    {"mnemonic": "RET", "opcode": "0x30", "bytes": 1, "cycles": 2, "category": "control", "addressing_mode": "implicit", "flags_affected": "none", "notes": "Return from microsubroutine. 2 cycles"},
    {"mnemonic": "NOP", "opcode": "0x31", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implicit", "flags_affected": "none", "notes": "No operation. Single cycle"}
  ]
}
