Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Tue Mar 15 13:31:06 2022
| Host         : PC-089 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.650        0.000                      0                  210        0.197        0.000                      0                  210        9.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.650        0.000                      0                  210        0.197        0.000                      0                  210        9.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.650ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/cnt_clk_en_seg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.828ns (21.451%)  route 3.032ns (78.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.099     9.230    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.559    24.917    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                         clock pessimism              0.454    25.370    
                         clock uncertainty           -0.061    25.309    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.429    24.880    seg_disp_driver_a/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 15.650    

Slack (MET) :             15.650ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/cnt_clk_en_seg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.828ns (21.451%)  route 3.032ns (78.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.099     9.230    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.559    24.917    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[14]/C
                         clock pessimism              0.454    25.370    
                         clock uncertainty           -0.061    25.309    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.429    24.880    seg_disp_driver_a/cnt_clk_en_seg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 15.650    

Slack (MET) :             15.650ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/cnt_clk_en_seg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 0.828ns (21.451%)  route 3.032ns (78.549%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.099     9.230    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.559    24.917    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[15]/C
                         clock pessimism              0.454    25.370    
                         clock uncertainty           -0.061    25.309    
    SLICE_X41Y62         FDRE (Setup_fdre_C_R)       -0.429    24.880    seg_disp_driver_a/cnt_clk_en_seg_reg[15]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 15.650    

Slack (MET) :             15.764ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/clk_en_seg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.828ns (20.034%)  route 3.305ns (79.966%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          1.372     9.503    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  seg_disp_driver_a/clk_en_seg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.558    24.916    seg_disp_driver_a/clk
    SLICE_X42Y64         FDRE                                         r  seg_disp_driver_a/clk_en_seg_reg/C
                         clock pessimism              0.429    25.344    
                         clock uncertainty           -0.061    25.283    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.016    25.267    seg_disp_driver_a/clk_en_seg_reg
  -------------------------------------------------------------------
                         required time                         25.267    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                 15.764    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/cnt_clk_en_seg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.951     9.082    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.560    24.918    seg_disp_driver_a/clk
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[10]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X41Y61         FDRE (Setup_fdre_C_R)       -0.429    24.856    seg_disp_driver_a/cnt_clk_en_seg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/cnt_clk_en_seg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.951     9.082    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.560    24.918    seg_disp_driver_a/clk
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[11]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X41Y61         FDRE (Setup_fdre_C_R)       -0.429    24.856    seg_disp_driver_a/cnt_clk_en_seg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/cnt_clk_en_seg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.951     9.082    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.560    24.918    seg_disp_driver_a/clk
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[12]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X41Y61         FDRE (Setup_fdre_C_R)       -0.429    24.856    seg_disp_driver_a/cnt_clk_en_seg_reg[12]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.774ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/cnt_clk_en_seg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.951     9.082    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.560    24.918    seg_disp_driver_a/clk
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[9]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X41Y61         FDRE (Setup_fdre_C_R)       -0.429    24.856    seg_disp_driver_a/cnt_clk_en_seg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                 15.774    

Slack (MET) :             15.923ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/cnt_clk_en_seg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.828ns (23.236%)  route 2.735ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.802     8.934    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.561    24.919    seg_disp_driver_a/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[5]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    seg_disp_driver_a/cnt_clk_en_seg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                 15.923    

Slack (MET) :             15.923ns  (required time - arrival time)
  Source:                 seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/cnt_clk_en_seg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.828ns (23.236%)  route 2.735ns (76.764%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.736     5.370    seg_disp_driver_a/clk
    SLICE_X41Y62         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  seg_disp_driver_a/cnt_clk_en_seg_reg[13]/Q
                         net (fo=2, routed)           0.682     6.508    seg_disp_driver_a/cnt_clk_en_seg_reg_n_0_[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.632 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     6.935    seg_disp_driver_a/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.059 f  seg_disp_driver_a/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.007    seg_disp_driver_a/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.131 r  seg_disp_driver_a/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.802     8.934    seg_disp_driver_a/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.561    24.919    seg_disp_driver_a/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_a/cnt_clk_en_seg_reg[6]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    seg_disp_driver_a/cnt_clk_en_seg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                 15.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 stopwatch_a/cnt3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_a/CNT_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.896%)  route 0.136ns (49.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.585     1.463    stopwatch_a/CLK
    SLICE_X40Y62         FDRE                                         r  stopwatch_a/cnt3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  stopwatch_a/cnt3_reg[1]/Q
                         net (fo=4, routed)           0.136     1.740    stopwatch_a/cnt3[1]
    SLICE_X40Y63         FDRE                                         r  stopwatch_a/CNT_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.853     1.978    stopwatch_a/CLK
    SLICE_X40Y63         FDRE                                         r  stopwatch_a/CNT_3_reg[1]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.066     1.543    stopwatch_a/CNT_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 gen_btn_in[2].btn_in_inst_a/debouncer_a/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[2].btn_in_inst_a/edge_detector_a/sig_delayed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.583     1.461    gen_btn_in[2].btn_in_inst_a/debouncer_a/CLK
    SLICE_X37Y62         FDRE                                         r  gen_btn_in[2].btn_in_inst_a/debouncer_a/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  gen_btn_in[2].btn_in_inst_a/debouncer_a/btn_out_reg/Q
                         net (fo=3, routed)           0.127     1.729    gen_btn_in[2].btn_in_inst_a/edge_detector_a/sig_delayed_reg_0
    SLICE_X37Y62         FDRE                                         r  gen_btn_in[2].btn_in_inst_a/edge_detector_a/sig_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.852     1.977    gen_btn_in[2].btn_in_inst_a/edge_detector_a/CLK
    SLICE_X37Y62         FDRE                                         r  gen_btn_in[2].btn_in_inst_a/edge_detector_a/sig_delayed_reg/C
                         clock pessimism             -0.516     1.461    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.066     1.527    gen_btn_in[2].btn_in_inst_a/edge_detector_a/sig_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst_a/debouncer_a/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst_a/edge_detector_a/sig_delayed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.584     1.462    gen_btn_in[0].btn_in_inst_a/debouncer_a/CLK
    SLICE_X36Y61         FDRE                                         r  gen_btn_in[0].btn_in_inst_a/debouncer_a/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  gen_btn_in[0].btn_in_inst_a/debouncer_a/btn_out_reg/Q
                         net (fo=3, routed)           0.131     1.734    gen_btn_in[0].btn_in_inst_a/edge_detector_a/sig_delayed_reg_0
    SLICE_X36Y61         FDRE                                         r  gen_btn_in[0].btn_in_inst_a/edge_detector_a/sig_delayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.854     1.979    gen_btn_in[0].btn_in_inst_a/edge_detector_a/CLK
    SLICE_X36Y61         FDRE                                         r  gen_btn_in[0].btn_in_inst_a/edge_detector_a/sig_delayed_reg/C
                         clock pessimism             -0.517     1.462    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.066     1.528    gen_btn_in[0].btn_in_inst_a/edge_detector_a/sig_delayed_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.030%)  route 0.141ns (49.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.583     1.461    gen_btn_in[2].btn_in_inst_a/debouncer_a/CLK
    SLICE_X36Y62         FDRE                                         r  gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[4]/Q
                         net (fo=3, routed)           0.141     1.743    gen_btn_in[2].btn_in_inst_a/debouncer_a/sig[4]
    SLICE_X36Y62         FDRE                                         r  gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.852     1.977    gen_btn_in[2].btn_in_inst_a/debouncer_a/CLK
    SLICE_X36Y62         FDRE                                         r  gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[5]/C
                         clock pessimism             -0.516     1.461    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.075     1.536    gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gen_btn_in[2].btn_in_inst_a/sync_reg_a/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.298%)  route 0.157ns (52.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.585     1.463    gen_btn_in[2].btn_in_inst_a/sync_reg_a/CLK
    SLICE_X39Y59         FDRE                                         r  gen_btn_in[2].btn_in_inst_a/sync_reg_a/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  gen_btn_in[2].btn_in_inst_a/sync_reg_a/sig_out_reg/Q
                         net (fo=1, routed)           0.157     1.761    gen_btn_in[2].btn_in_inst_a/debouncer_a/D[0]
    SLICE_X37Y61         FDRE                                         r  gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.854     1.979    gen_btn_in[2].btn_in_inst_a/debouncer_a/CLK
    SLICE_X37Y61         FDRE                                         r  gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[0]/C
                         clock pessimism             -0.501     1.478    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.076     1.554    gen_btn_in[2].btn_in_inst_a/debouncer_a/sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 stopwatch_fsm_a/FSM_onehot_pres_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_fsm_a/disp_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.582     1.460    stopwatch_fsm_a/CLK
    SLICE_X38Y63         FDRE                                         r  stopwatch_fsm_a/FSM_onehot_pres_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  stopwatch_fsm_a/FSM_onehot_pres_state_reg[0]/Q
                         net (fo=4, routed)           0.104     1.728    stopwatch_fsm_a/cnt_rst
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.773 r  stopwatch_fsm_a//i___0/O
                         net (fo=1, routed)           0.000     1.773    stopwatch_fsm_a/disp_EN
    SLICE_X39Y63         FDRE                                         r  stopwatch_fsm_a/disp_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.851     1.976    stopwatch_fsm_a/CLK
    SLICE_X39Y63         FDRE                                         r  stopwatch_fsm_a/disp_enable_reg/C
                         clock pessimism             -0.503     1.473    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.091     1.564    stopwatch_fsm_a/disp_enable_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 seg_disp_driver_a/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.584     1.462    seg_disp_driver_a/clk
    SLICE_X42Y64         FDRE                                         r  seg_disp_driver_a/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.148     1.610 r  seg_disp_driver_a/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.086     1.696    seg_disp_driver_a/clk_en_seg_reg_n_0
    SLICE_X42Y64         LUT3 (Prop_lut3_I1_O)        0.098     1.794 r  seg_disp_driver_a/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    seg_disp_driver_a/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  seg_disp_driver_a/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.853     1.978    seg_disp_driver_a/clk
    SLICE_X42Y64         FDRE                                         r  seg_disp_driver_a/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     1.583    seg_disp_driver_a/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 seg_disp_driver_a/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_a/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.584     1.462    seg_disp_driver_a/clk
    SLICE_X42Y64         FDRE                                         r  seg_disp_driver_a/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.148     1.610 r  seg_disp_driver_a/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.088     1.698    seg_disp_driver_a/clk_en_seg_reg_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I3_O)        0.098     1.796 r  seg_disp_driver_a/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    seg_disp_driver_a/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  seg_disp_driver_a/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.853     1.978    seg_disp_driver_a/clk
    SLICE_X42Y64         FDRE                                         r  seg_disp_driver_a/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.516     1.462    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120     1.582    seg_disp_driver_a/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst_a/debouncer_a/sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst_a/debouncer_a/sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.734%)  route 0.126ns (47.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.584     1.462    gen_btn_in[0].btn_in_inst_a/debouncer_a/CLK
    SLICE_X37Y61         FDRE                                         r  gen_btn_in[0].btn_in_inst_a/debouncer_a/sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  gen_btn_in[0].btn_in_inst_a/debouncer_a/sig_reg[0]/Q
                         net (fo=3, routed)           0.126     1.729    gen_btn_in[0].btn_in_inst_a/debouncer_a/sig[0]
    SLICE_X37Y61         FDRE                                         r  gen_btn_in[0].btn_in_inst_a/debouncer_a/sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.854     1.979    gen_btn_in[0].btn_in_inst_a/debouncer_a/CLK
    SLICE_X37Y61         FDRE                                         r  gen_btn_in[0].btn_in_inst_a/debouncer_a/sig_reg[1]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.047     1.509    gen_btn_in[0].btn_in_inst_a/debouncer_a/sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 stopwatch_a/cnt3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_a/CNT_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.352%)  route 0.131ns (50.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.585     1.463    stopwatch_a/CLK
    SLICE_X40Y62         FDRE                                         r  stopwatch_a/cnt3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  stopwatch_a/cnt3_reg[2]/Q
                         net (fo=4, routed)           0.131     1.722    stopwatch_a/cnt3[2]
    SLICE_X40Y63         FDRE                                         r  stopwatch_a/CNT_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.853     1.978    stopwatch_a/CLK
    SLICE_X40Y63         FDRE                                         r  stopwatch_a/CNT_3_reg[2]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.016     1.493    stopwatch_a/CNT_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y61    ce_gen_a/CE_OUT_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y59    ce_gen_a/cnt_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y60    ce_gen_a/cnt_sig_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y60    ce_gen_a/cnt_sig_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y60    ce_gen_a/cnt_sig_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y61    ce_gen_a/cnt_sig_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y61    ce_gen_a/cnt_sig_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y61    ce_gen_a/cnt_sig_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X38Y61    ce_gen_a/cnt_sig_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61    seg_disp_driver_a/cnt_clk_en_seg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61    seg_disp_driver_a/cnt_clk_en_seg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61    seg_disp_driver_a/cnt_clk_en_seg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y61    seg_disp_driver_a/cnt_clk_en_seg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y59    ce_gen_a/cnt_sig_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y60    ce_gen_a/cnt_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y60    ce_gen_a/cnt_sig_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y60    ce_gen_a/cnt_sig_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y62    ce_gen_a/cnt_sig_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y62    ce_gen_a/cnt_sig_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y59    seg_disp_driver_a/cnt_clk_en_seg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    seg_disp_driver_a/cnt_clk_en_seg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    seg_disp_driver_a/cnt_clk_en_seg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    seg_disp_driver_a/cnt_clk_en_seg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    seg_disp_driver_a/cnt_clk_en_seg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y61    ce_gen_a/CE_OUT_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y59    ce_gen_a/cnt_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y60    ce_gen_a/cnt_sig_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y60    ce_gen_a/cnt_sig_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y60    ce_gen_a/cnt_sig_reg[12]/C



