;redcode
;assert 1
	SPL 0, -815
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #270, <1
	SLT #270, <1
	SLT 210, 30
	CMP @122, 706
	CMP @122, 706
	JMP <1, 2
	SUB @-127, @100
	CMP -217, <-120
	CMP @-127, @100
	SLT -2, <-20
	SUB @121, 106
	DJN @260, @60
	ADD #271, <8
	SUB -217, <-120
	SPL 0, #2
	CMP @121, 103
	CMP @121, 106
	CMP @121, 106
	MOV @20, 13
	SUB @20, 16
	SUB @20, 16
	SUB @127, 106
	SUB @127, 106
	SPL <101, -101
	CMP #102, -101
	CMP #102, -101
	SPL <101, -101
	CMP -217, <-120
	DJN @260, @60
	SUB @-127, @100
	MOV -7, <-20
	JMP @100, 9
	SPL 0, -815
	MOV -206, <-130
	SPL 0, -815
	CMP -207, <-120
	MOV -206, <-130
	SPL 0, -815
	SPL 0, -815
	JMP @12, #200
	MOV -7, <-20
	JMP @12, #200
	SUB #642, @200
	SPL 0, -815
	JMP @12, #200
	MOV -1, <-20
