0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/Exemplo_function_verilog/Exemplo_function_verilog.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/Exemplo_function_verilog/Exemplo_function_verilog.srcs/sources_1/new/count_zero.v,1590790686,verilog,,,,,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/Exemplo_function_verilog/Exemplo_function_verilog.srcs/sources_1/new/function_top.v,1590790686,verilog,,,C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL_VERILOG PROJECTS/VIVADO/SUCESSFUL PROJECTS/Exemplo_function_verilog/Exemplo_function_verilog.srcs/sources_1/new/count_zero.v,function_top,,,,,,,,
