Loading plugins phase: Elapsed time ==> 0s.161ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Sorting_Controller.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Counter_Clock's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Sorting_Controller.cydwr (Counter_Clock)
 * C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\TopDesign\TopDesign.cysch (Instance:Counter_Clock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.622ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.061ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Sorting_Controller.v
Program  :   E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Sorting_Controller.cyprj -dcpsoc3 Sorting_Controller.v -verilog
======================================================================

======================================================================
Compiling:  Sorting_Controller.v
Program  :   E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Sorting_Controller.cyprj -dcpsoc3 Sorting_Controller.v -verilog
======================================================================

======================================================================
Compiling:  Sorting_Controller.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Sorting_Controller.cyprj -dcpsoc3 -verilog Sorting_Controller.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 16 09:51:42 2020


======================================================================
Compiling:  Sorting_Controller.v
Program  :   vpp
Options  :    -yv2 -q10 Sorting_Controller.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 16 09:51:42 2020

Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Sorting_Controller.ctl'.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Sorting_Controller.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Sorting_Controller.cyprj -dcpsoc3 -verilog Sorting_Controller.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 16 09:51:43 2020

Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\codegentemp\Sorting_Controller.ctl'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\codegentemp\Sorting_Controller.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Sorting_Controller.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Sorting_Controller.cyprj -dcpsoc3 -verilog Sorting_Controller.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 16 09:51:44 2020

Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\codegentemp\Sorting_Controller.ctl'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\codegentemp\Sorting_Controller.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RPI_UART:BUART:reset_sr\
	Net_1148
	\RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1144
	\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\RPI_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\RPI_UART:BUART:sRX:MODULE_5:lt\
	\RPI_UART:BUART:sRX:MODULE_5:eq\
	\RPI_UART:BUART:sRX:MODULE_5:gt\
	\RPI_UART:BUART:sRX:MODULE_5:gte\
	\RPI_UART:BUART:sRX:MODULE_5:lte\
	\Color_PWM:PWMUDB:km_run\
	\Color_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Color_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Color_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Color_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Color_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Color_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Color_PWM:PWMUDB:capt_rising\
	\Color_PWM:PWMUDB:capt_falling\
	\Color_PWM:PWMUDB:trig_rise\
	\Color_PWM:PWMUDB:trig_fall\
	\Color_PWM:PWMUDB:sc_kill\
	\Color_PWM:PWMUDB:min_kill\
	\Color_PWM:PWMUDB:km_tc\
	\Color_PWM:PWMUDB:db_tc\
	\Color_PWM:PWMUDB:dith_sel\
	\Color_PWM:PWMUDB:compare2\
	\Color_PWM:Net_101\
	Net_5737
	Net_5738
	\Color_PWM:PWMUDB:MODULE_6:b_31\
	\Color_PWM:PWMUDB:MODULE_6:b_30\
	\Color_PWM:PWMUDB:MODULE_6:b_29\
	\Color_PWM:PWMUDB:MODULE_6:b_28\
	\Color_PWM:PWMUDB:MODULE_6:b_27\
	\Color_PWM:PWMUDB:MODULE_6:b_26\
	\Color_PWM:PWMUDB:MODULE_6:b_25\
	\Color_PWM:PWMUDB:MODULE_6:b_24\
	\Color_PWM:PWMUDB:MODULE_6:b_23\
	\Color_PWM:PWMUDB:MODULE_6:b_22\
	\Color_PWM:PWMUDB:MODULE_6:b_21\
	\Color_PWM:PWMUDB:MODULE_6:b_20\
	\Color_PWM:PWMUDB:MODULE_6:b_19\
	\Color_PWM:PWMUDB:MODULE_6:b_18\
	\Color_PWM:PWMUDB:MODULE_6:b_17\
	\Color_PWM:PWMUDB:MODULE_6:b_16\
	\Color_PWM:PWMUDB:MODULE_6:b_15\
	\Color_PWM:PWMUDB:MODULE_6:b_14\
	\Color_PWM:PWMUDB:MODULE_6:b_13\
	\Color_PWM:PWMUDB:MODULE_6:b_12\
	\Color_PWM:PWMUDB:MODULE_6:b_11\
	\Color_PWM:PWMUDB:MODULE_6:b_10\
	\Color_PWM:PWMUDB:MODULE_6:b_9\
	\Color_PWM:PWMUDB:MODULE_6:b_8\
	\Color_PWM:PWMUDB:MODULE_6:b_7\
	\Color_PWM:PWMUDB:MODULE_6:b_6\
	\Color_PWM:PWMUDB:MODULE_6:b_5\
	\Color_PWM:PWMUDB:MODULE_6:b_4\
	\Color_PWM:PWMUDB:MODULE_6:b_3\
	\Color_PWM:PWMUDB:MODULE_6:b_2\
	\Color_PWM:PWMUDB:MODULE_6:b_1\
	\Color_PWM:PWMUDB:MODULE_6:b_0\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:a_31\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:a_30\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:a_29\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:a_28\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:a_27\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:a_26\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:a_25\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:a_24\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_31\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_30\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_29\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_28\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_27\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_26\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_25\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_24\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_23\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_22\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_21\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_20\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_19\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_18\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_17\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_16\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_15\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_14\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_13\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_12\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_11\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_10\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_9\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_8\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_7\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_6\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_5\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_4\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_3\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_2\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_1\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:b_0\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_31\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_30\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_29\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_28\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_27\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_26\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_25\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_24\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_23\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_22\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_21\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_20\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_19\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_18\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_17\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_16\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_15\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_14\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_13\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_12\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_11\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_10\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_9\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_8\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_7\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_6\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_5\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_4\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_3\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_2\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5736
	\Color_PWM:Net_113\
	\Color_PWM:Net_107\
	\Color_PWM:Net_114\
	Net_5986
	Net_5984
	\Color_Counter:Net_49\
	\Color_Counter:Net_82\
	\Color_Counter:Net_95\
	\Color_Counter:Net_91\
	\Color_Counter:Net_102\
	\Color_Counter:CounterUDB:ctrl_cmod_2\
	\Color_Counter:CounterUDB:ctrl_cmod_1\
	\Color_Counter:CounterUDB:ctrl_cmod_0\
	Net_5985
	Net_2525
	Net_2526
	Net_2527
	Net_2529
	Net_2530
	Net_2531
	Net_2532
	\Motor_PWM:PWMUDB:km_run\
	\Motor_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Motor_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Motor_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Motor_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Motor_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Motor_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Motor_PWM:PWMUDB:capt_rising\
	\Motor_PWM:PWMUDB:capt_falling\
	\Motor_PWM:PWMUDB:trig_rise\
	\Motor_PWM:PWMUDB:trig_fall\
	\Motor_PWM:PWMUDB:sc_kill\
	\Motor_PWM:PWMUDB:min_kill\
	\Motor_PWM:PWMUDB:km_tc\
	\Motor_PWM:PWMUDB:db_tc\
	\Motor_PWM:PWMUDB:dith_sel\
	\Motor_PWM:PWMUDB:compare2\
	\Motor_PWM:Net_101\
	Net_6310
	Net_5885
	\Motor_PWM:PWMUDB:MODULE_7:b_31\
	\Motor_PWM:PWMUDB:MODULE_7:b_30\
	\Motor_PWM:PWMUDB:MODULE_7:b_29\
	\Motor_PWM:PWMUDB:MODULE_7:b_28\
	\Motor_PWM:PWMUDB:MODULE_7:b_27\
	\Motor_PWM:PWMUDB:MODULE_7:b_26\
	\Motor_PWM:PWMUDB:MODULE_7:b_25\
	\Motor_PWM:PWMUDB:MODULE_7:b_24\
	\Motor_PWM:PWMUDB:MODULE_7:b_23\
	\Motor_PWM:PWMUDB:MODULE_7:b_22\
	\Motor_PWM:PWMUDB:MODULE_7:b_21\
	\Motor_PWM:PWMUDB:MODULE_7:b_20\
	\Motor_PWM:PWMUDB:MODULE_7:b_19\
	\Motor_PWM:PWMUDB:MODULE_7:b_18\
	\Motor_PWM:PWMUDB:MODULE_7:b_17\
	\Motor_PWM:PWMUDB:MODULE_7:b_16\
	\Motor_PWM:PWMUDB:MODULE_7:b_15\
	\Motor_PWM:PWMUDB:MODULE_7:b_14\
	\Motor_PWM:PWMUDB:MODULE_7:b_13\
	\Motor_PWM:PWMUDB:MODULE_7:b_12\
	\Motor_PWM:PWMUDB:MODULE_7:b_11\
	\Motor_PWM:PWMUDB:MODULE_7:b_10\
	\Motor_PWM:PWMUDB:MODULE_7:b_9\
	\Motor_PWM:PWMUDB:MODULE_7:b_8\
	\Motor_PWM:PWMUDB:MODULE_7:b_7\
	\Motor_PWM:PWMUDB:MODULE_7:b_6\
	\Motor_PWM:PWMUDB:MODULE_7:b_5\
	\Motor_PWM:PWMUDB:MODULE_7:b_4\
	\Motor_PWM:PWMUDB:MODULE_7:b_3\
	\Motor_PWM:PWMUDB:MODULE_7:b_2\
	\Motor_PWM:PWMUDB:MODULE_7:b_1\
	\Motor_PWM:PWMUDB:MODULE_7:b_0\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_31\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_30\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_29\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_28\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_27\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_26\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_25\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_24\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_31\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_30\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_29\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_28\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_27\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_26\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_25\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_24\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_23\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_22\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_21\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_20\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_19\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_18\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_17\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_16\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_15\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_14\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_13\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_12\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_11\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_10\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_9\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_8\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_7\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_6\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_5\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_4\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_3\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_2\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_1\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:b_0\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_31\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_30\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_29\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_28\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_27\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_26\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_25\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_24\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_23\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_22\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_21\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_20\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_19\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_18\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_17\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_16\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_15\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_14\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_13\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_12\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_11\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_10\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_9\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_8\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_7\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_6\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_5\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_4\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_3\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_2\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5886
	Net_5883
	\Motor_PWM:Net_113\
	\Motor_PWM:Net_107\
	\Motor_PWM:Net_114\
	\Actuator_PWM:PWMUDB:km_run\
	\Actuator_PWM:PWMUDB:ctrl_cmpmode2_2\
	\Actuator_PWM:PWMUDB:ctrl_cmpmode2_1\
	\Actuator_PWM:PWMUDB:ctrl_cmpmode2_0\
	\Actuator_PWM:PWMUDB:ctrl_cmpmode1_2\
	\Actuator_PWM:PWMUDB:ctrl_cmpmode1_1\
	\Actuator_PWM:PWMUDB:ctrl_cmpmode1_0\
	\Actuator_PWM:PWMUDB:capt_rising\
	\Actuator_PWM:PWMUDB:capt_falling\
	\Actuator_PWM:PWMUDB:trig_rise\
	\Actuator_PWM:PWMUDB:trig_fall\
	\Actuator_PWM:PWMUDB:sc_kill\
	\Actuator_PWM:PWMUDB:min_kill\
	\Actuator_PWM:PWMUDB:km_tc\
	\Actuator_PWM:PWMUDB:db_tc\
	\Actuator_PWM:PWMUDB:dith_sel\
	\Actuator_PWM:PWMUDB:compare2\
	\Actuator_PWM:Net_101\
	Net_6301
	Net_6209
	\Actuator_PWM:PWMUDB:MODULE_8:b_31\
	\Actuator_PWM:PWMUDB:MODULE_8:b_30\
	\Actuator_PWM:PWMUDB:MODULE_8:b_29\
	\Actuator_PWM:PWMUDB:MODULE_8:b_28\
	\Actuator_PWM:PWMUDB:MODULE_8:b_27\
	\Actuator_PWM:PWMUDB:MODULE_8:b_26\
	\Actuator_PWM:PWMUDB:MODULE_8:b_25\
	\Actuator_PWM:PWMUDB:MODULE_8:b_24\
	\Actuator_PWM:PWMUDB:MODULE_8:b_23\
	\Actuator_PWM:PWMUDB:MODULE_8:b_22\
	\Actuator_PWM:PWMUDB:MODULE_8:b_21\
	\Actuator_PWM:PWMUDB:MODULE_8:b_20\
	\Actuator_PWM:PWMUDB:MODULE_8:b_19\
	\Actuator_PWM:PWMUDB:MODULE_8:b_18\
	\Actuator_PWM:PWMUDB:MODULE_8:b_17\
	\Actuator_PWM:PWMUDB:MODULE_8:b_16\
	\Actuator_PWM:PWMUDB:MODULE_8:b_15\
	\Actuator_PWM:PWMUDB:MODULE_8:b_14\
	\Actuator_PWM:PWMUDB:MODULE_8:b_13\
	\Actuator_PWM:PWMUDB:MODULE_8:b_12\
	\Actuator_PWM:PWMUDB:MODULE_8:b_11\
	\Actuator_PWM:PWMUDB:MODULE_8:b_10\
	\Actuator_PWM:PWMUDB:MODULE_8:b_9\
	\Actuator_PWM:PWMUDB:MODULE_8:b_8\
	\Actuator_PWM:PWMUDB:MODULE_8:b_7\
	\Actuator_PWM:PWMUDB:MODULE_8:b_6\
	\Actuator_PWM:PWMUDB:MODULE_8:b_5\
	\Actuator_PWM:PWMUDB:MODULE_8:b_4\
	\Actuator_PWM:PWMUDB:MODULE_8:b_3\
	\Actuator_PWM:PWMUDB:MODULE_8:b_2\
	\Actuator_PWM:PWMUDB:MODULE_8:b_1\
	\Actuator_PWM:PWMUDB:MODULE_8:b_0\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_31\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_30\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_29\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_28\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_27\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_26\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_25\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_24\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_31\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_30\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_29\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_28\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_27\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_26\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_25\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_24\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_23\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_22\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_21\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_20\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_19\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_18\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_17\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_16\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_15\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_14\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_13\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_12\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_11\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_10\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_9\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_8\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_7\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_6\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_5\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_4\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_3\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_2\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_1\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:b_0\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_31\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_30\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_29\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_28\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_27\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_26\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_25\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_24\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_23\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_22\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_21\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_20\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_19\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_18\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_17\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_16\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_15\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_14\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_13\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_12\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_11\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_10\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_9\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_8\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_7\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_6\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_5\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_4\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_3\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_2\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_6133
	Net_6132
	\Actuator_PWM:Net_113\
	\Actuator_PWM:Net_107\
	\Actuator_PWM:Net_114\
	Net_6311
	Net_6312
	Net_6313
	Net_6315
	Net_6316
	Net_6317
	Net_6318

    Synthesized names
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_31\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_30\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_29\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_28\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_27\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_26\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_25\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_24\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_23\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_22\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_21\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_20\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_19\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_18\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_17\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_16\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_15\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_14\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_13\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_12\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_11\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_10\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_9\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_8\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_7\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_6\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_5\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_4\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_3\
	\Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_2\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_31\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_30\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_29\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_28\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_27\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_26\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_25\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_24\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_23\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_22\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_21\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_20\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_19\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_18\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_17\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_16\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_15\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_14\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_13\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_12\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_11\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_10\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_9\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_8\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_7\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_6\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_5\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_4\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_3\
	\Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_2\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_31\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_30\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_29\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_28\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_27\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_26\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_25\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_24\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_23\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_22\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_21\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_20\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_19\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_18\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_17\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_16\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_15\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_14\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_13\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_12\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_11\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_10\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_9\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_8\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_7\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_6\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_5\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_4\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_3\
	\Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 452 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RPI_UART:BUART:HalfDuplexSend\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:FinalParityType_1\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:FinalParityType_0\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:FinalAddrMode_2\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:FinalAddrMode_1\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:FinalAddrMode_0\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:tx_ctrl_mark\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing zero to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:tx_status_6\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:tx_status_5\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:tx_status_4\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:rx_count7_bit8_wire\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \RPI_UART:BUART:sRX:s23Poll:MODIN2_1\ to \RPI_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \RPI_UART:BUART:sRX:s23Poll:MODIN2_0\ to \RPI_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \RPI_UART:BUART:sRX:s23Poll:MODIN3_1\ to \RPI_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \RPI_UART:BUART:sRX:s23Poll:MODIN3_0\ to \RPI_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:rx_status_1\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__RPI_TX_net_0 to one
Aliasing \Color_PWM:PWMUDB:hwCapture\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:trig_out\ to one
Aliasing \Color_PWM:PWMUDB:runmode_enable\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:ltch_kill_reg\\R\ to \Color_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Color_PWM:PWMUDB:ltch_kill_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:min_kill_reg\\R\ to \Color_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Color_PWM:PWMUDB:min_kill_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:final_kill\ to one
Aliasing \Color_PWM:PWMUDB:dith_count_1\\R\ to \Color_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Color_PWM:PWMUDB:dith_count_1\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:dith_count_0\\R\ to \Color_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Color_PWM:PWMUDB:dith_count_0\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:status_6\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:status_4\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:cmp2\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:cmp1_status_reg\\R\ to \Color_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Color_PWM:PWMUDB:cmp1_status_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:cmp2_status_reg\\R\ to \Color_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Color_PWM:PWMUDB:cmp2_status_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:final_kill_reg\\R\ to \Color_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Color_PWM:PWMUDB:final_kill_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:cs_addr_0\ to \Color_PWM:PWMUDB:runmode_enable\\R\
Aliasing \Color_PWM:PWMUDB:pwm1_i\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:pwm2_i\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_23\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_22\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_21\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_20\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_19\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_18\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_17\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_16\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_15\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_14\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_13\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_12\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_11\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_10\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_9\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_8\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_7\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_6\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_5\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_4\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_3\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_2\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Color_Counter:Net_89\ to one
Aliasing \Color_Counter:CounterUDB:ctrl_capmode_1\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_Counter:CounterUDB:ctrl_capmode_0\ to one
Aliasing \Color_Counter:CounterUDB:tc_i\ to \Color_Counter:CounterUDB:reload_tc\
Aliasing tmpOE__RPI_RX_net_0 to one
Aliasing tmpOE__Color_Pin_Freq_Select_net_1 to one
Aliasing tmpOE__Color_Pin_Freq_Select_net_0 to one
Aliasing tmpOE__Weight_Ref_Pin_net_0 to one
Aliasing tmpOE__Actuator_Pin_IN1_net_0 to one
Aliasing tmpOE__Proximity_Pin_Measure_net_0 to one
Aliasing tmpOE__Proximity_Pin_Actuator_net_0 to one
Aliasing \Weight_ADC:vp_ctl_0\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Weight_ADC:vp_ctl_2\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Weight_ADC:vn_ctl_1\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Weight_ADC:vn_ctl_3\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Weight_ADC:vp_ctl_1\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Weight_ADC:vp_ctl_3\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Weight_ADC:vn_ctl_0\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Weight_ADC:vn_ctl_2\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Weight_ADC:soc\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Weight_ADC:tmpOE__ExtVref_net_0\ to one
Aliasing \Weight_ADC:Net_383\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_Reset:clk\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_Reset:rst\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing tmpOE__Color_Pin_Freq_net_0 to one
Aliasing tmpOE__Color_Pin_Color_Select_net_1 to one
Aliasing tmpOE__Color_Pin_Color_Select_net_0 to one
Aliasing tmpOE__Color_Pin_LED_net_0 to one
Aliasing \Motor_PWM:PWMUDB:hwCapture\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:trig_out\ to one
Aliasing \Motor_PWM:PWMUDB:runmode_enable\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:runmode_enable\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:ltch_kill_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:ltch_kill_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:min_kill_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:min_kill_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:final_kill\ to one
Aliasing \Motor_PWM:PWMUDB:dith_count_1\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:dith_count_1\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:dith_count_0\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:dith_count_0\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:reset\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:status_6\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:status_4\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:cmp2\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:cmp1_status_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:cmp1_status_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:cmp2_status_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:cmp2_status_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:final_kill_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:final_kill_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:cs_addr_0\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:pwm1_i\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:pwm2_i\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_23\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_22\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_21\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_20\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_19\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_18\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_17\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_16\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_15\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_14\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_13\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_12\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_11\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_10\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_9\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_8\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_7\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_6\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_5\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_4\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_3\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_2\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Motor_Pin_PWM_net_0 to one
Aliasing \Actuator_PWM:PWMUDB:hwCapture\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:trig_out\ to one
Aliasing \Actuator_PWM:PWMUDB:runmode_enable\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:runmode_enable\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:ltch_kill_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:ltch_kill_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:min_kill_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:min_kill_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:final_kill\ to one
Aliasing \Actuator_PWM:PWMUDB:dith_count_1\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:dith_count_1\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:dith_count_0\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:dith_count_0\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:reset\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:status_6\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:status_4\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:cmp2\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:cmp1_status_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:cmp1_status_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:cmp2_status_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:cmp2_status_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:final_kill_reg\\R\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:final_kill_reg\\S\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:cs_addr_0\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:pwm1_i\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:pwm2_i\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_23\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_22\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_21\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_20\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_19\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_18\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_17\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_16\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_15\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_14\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_13\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_12\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_11\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_10\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_9\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_8\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_7\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_6\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_5\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_4\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_3\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_2\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Actuator_Pin_IN2_net_0 to one
Aliasing \Actuator_Dir:clk\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_Dir:rst\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:reset_reg\\D\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \RPI_UART:BUART:rx_break_status\\D\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Color_PWM:PWMUDB:prevCapture\\D\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:trig_last\\D\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Color_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Color_PWM:PWMUDB:prevCompare1\\D\ to \Color_PWM:PWMUDB:pwm_temp\
Aliasing \Color_PWM:PWMUDB:tc_i_reg\\D\ to \Color_PWM:PWMUDB:status_2\
Aliasing \Color_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Color_Counter:CounterUDB:prevCompare\\D\
Aliasing \Motor_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Motor_PWM:PWMUDB:prevCapture\\D\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:trig_last\\D\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Motor_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Motor_PWM:PWMUDB:prevCompare1\\D\ to \Motor_PWM:PWMUDB:pwm_temp\
Aliasing \Motor_PWM:PWMUDB:tc_i_reg\\D\ to \Motor_PWM:PWMUDB:status_2\
Aliasing \Actuator_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Actuator_PWM:PWMUDB:prevCapture\\D\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:trig_last\\D\ to \RPI_UART:BUART:tx_hd_send_break\
Aliasing \Actuator_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Actuator_PWM:PWMUDB:prevCompare1\\D\ to \Actuator_PWM:PWMUDB:pwm_temp\
Aliasing \Actuator_PWM:PWMUDB:tc_i_reg\\D\ to \Actuator_PWM:PWMUDB:status_2\
Removing Lhs of wire \RPI_UART:Net_61\[4] = \RPI_UART:Net_9\[3]
Removing Lhs of wire \RPI_UART:BUART:HalfDuplexSend\[10] = \RPI_UART:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \RPI_UART:BUART:FinalParityType_1\[11] = \RPI_UART:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \RPI_UART:BUART:FinalParityType_0\[12] = \RPI_UART:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \RPI_UART:BUART:FinalAddrMode_2\[13] = \RPI_UART:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \RPI_UART:BUART:FinalAddrMode_1\[14] = \RPI_UART:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \RPI_UART:BUART:FinalAddrMode_0\[15] = \RPI_UART:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \RPI_UART:BUART:tx_ctrl_mark\[16] = \RPI_UART:BUART:tx_hd_send_break\[9]
Removing Rhs of wire Net_1149[23] = \RPI_UART:BUART:rx_interrupt_out\[24]
Removing Rhs of wire \RPI_UART:BUART:tx_bitclk_enable_pre\[28] = \RPI_UART:BUART:tx_bitclk_dp\[65]
Removing Rhs of wire zero[29] = \RPI_UART:BUART:tx_hd_send_break\[9]
Removing Lhs of wire \RPI_UART:BUART:tx_counter_tc\[75] = \RPI_UART:BUART:tx_counter_dp\[66]
Removing Lhs of wire \RPI_UART:BUART:tx_status_6\[76] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:tx_status_5\[77] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:tx_status_4\[78] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:tx_status_1\[80] = \RPI_UART:BUART:tx_fifo_empty\[43]
Removing Lhs of wire \RPI_UART:BUART:tx_status_3\[82] = \RPI_UART:BUART:tx_fifo_notfull\[42]
Removing Lhs of wire \RPI_UART:BUART:rx_count7_bit8_wire\[142] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[150] = \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[161]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[152] = \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[162]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[153] = \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[178]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[154] = \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[192]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[155] = \RPI_UART:BUART:sRX:s23Poll:MODIN1_1\[156]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODIN1_1\[156] = \RPI_UART:BUART:pollcount_1\[148]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[157] = \RPI_UART:BUART:sRX:s23Poll:MODIN1_0\[158]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODIN1_0\[158] = \RPI_UART:BUART:pollcount_0\[151]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[164] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[165] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[166] = \RPI_UART:BUART:pollcount_1\[148]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODIN2_1\[167] = \RPI_UART:BUART:pollcount_1\[148]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[168] = \RPI_UART:BUART:pollcount_0\[151]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODIN2_0\[169] = \RPI_UART:BUART:pollcount_0\[151]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[170] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[171] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[172] = \RPI_UART:BUART:pollcount_1\[148]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[173] = \RPI_UART:BUART:pollcount_0\[151]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[174] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[175] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[180] = \RPI_UART:BUART:pollcount_1\[148]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODIN3_1\[181] = \RPI_UART:BUART:pollcount_1\[148]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[182] = \RPI_UART:BUART:pollcount_0\[151]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODIN3_0\[183] = \RPI_UART:BUART:pollcount_0\[151]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[184] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[185] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[186] = \RPI_UART:BUART:pollcount_1\[148]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[187] = \RPI_UART:BUART:pollcount_0\[151]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[188] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[189] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:rx_status_1\[196] = zero[29]
Removing Rhs of wire \RPI_UART:BUART:rx_status_2\[197] = \RPI_UART:BUART:rx_parity_error_status\[198]
Removing Rhs of wire \RPI_UART:BUART:rx_status_3\[199] = \RPI_UART:BUART:rx_stop_bit_error\[200]
Removing Lhs of wire \RPI_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[210] = \RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[259]
Removing Lhs of wire \RPI_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[214] = \RPI_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[281]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[215] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[216] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[217] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[218] = \RPI_UART:BUART:sRX:MODIN4_6\[219]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODIN4_6\[219] = \RPI_UART:BUART:rx_count_6\[137]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[220] = \RPI_UART:BUART:sRX:MODIN4_5\[221]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODIN4_5\[221] = \RPI_UART:BUART:rx_count_5\[138]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[222] = \RPI_UART:BUART:sRX:MODIN4_4\[223]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODIN4_4\[223] = \RPI_UART:BUART:rx_count_4\[139]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[224] = \RPI_UART:BUART:sRX:MODIN4_3\[225]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODIN4_3\[225] = \RPI_UART:BUART:rx_count_3\[140]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[226] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[227] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[228] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[229] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[230] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[231] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[232] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[233] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[234] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[235] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[236] = \RPI_UART:BUART:rx_count_6\[137]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[237] = \RPI_UART:BUART:rx_count_5\[138]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[238] = \RPI_UART:BUART:rx_count_4\[139]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[239] = \RPI_UART:BUART:rx_count_3\[140]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[240] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[241] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[242] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[243] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[244] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[245] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[246] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[261] = \RPI_UART:BUART:rx_postpoll\[96]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[262] = \RPI_UART:BUART:rx_parity_bit\[213]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[263] = \RPI_UART:BUART:rx_postpoll\[96]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[264] = \RPI_UART:BUART:rx_parity_bit\[213]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[265] = \RPI_UART:BUART:rx_postpoll\[96]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[266] = \RPI_UART:BUART:rx_parity_bit\[213]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[268] = one[6]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[269] = \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[270] = \RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire tmpOE__RPI_TX_net_0[292] = one[6]
Removing Lhs of wire \Color_PWM:PWMUDB:ctrl_enable\[311] = \Color_PWM:PWMUDB:control_7\[303]
Removing Lhs of wire \Color_PWM:PWMUDB:hwCapture\[321] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:hwEnable\[322] = \Color_PWM:PWMUDB:control_7\[303]
Removing Lhs of wire \Color_PWM:PWMUDB:trig_out\[326] = one[6]
Removing Lhs of wire \Color_PWM:PWMUDB:runmode_enable\\R\[328] = Net_2528[329]
Removing Rhs of wire Net_2528[329] = \Color_Reset:control_out_0\[927]
Removing Rhs of wire Net_2528[329] = \Color_Reset:control_0\[950]
Removing Lhs of wire \Color_PWM:PWMUDB:runmode_enable\\S\[330] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:final_enable\[331] = \Color_PWM:PWMUDB:runmode_enable\[327]
Removing Lhs of wire \Color_PWM:PWMUDB:ltch_kill_reg\\R\[335] = Net_2528[329]
Removing Lhs of wire \Color_PWM:PWMUDB:ltch_kill_reg\\S\[336] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:min_kill_reg\\R\[337] = Net_2528[329]
Removing Lhs of wire \Color_PWM:PWMUDB:min_kill_reg\\S\[338] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:final_kill\[341] = one[6]
Removing Lhs of wire \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_1\[345] = \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_1\[632]
Removing Lhs of wire \Color_PWM:PWMUDB:add_vi_vv_MODGEN_6_0\[347] = \Color_PWM:PWMUDB:MODULE_6:g2:a0:s_0\[633]
Removing Lhs of wire \Color_PWM:PWMUDB:dith_count_1\\R\[348] = Net_2528[329]
Removing Lhs of wire \Color_PWM:PWMUDB:dith_count_1\\S\[349] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:dith_count_0\\R\[350] = Net_2528[329]
Removing Lhs of wire \Color_PWM:PWMUDB:dith_count_0\\S\[351] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:status_6\[354] = zero[29]
Removing Rhs of wire \Color_PWM:PWMUDB:status_5\[355] = \Color_PWM:PWMUDB:final_kill_reg\[369]
Removing Lhs of wire \Color_PWM:PWMUDB:status_4\[356] = zero[29]
Removing Rhs of wire \Color_PWM:PWMUDB:status_3\[357] = \Color_PWM:PWMUDB:fifo_full\[376]
Removing Rhs of wire \Color_PWM:PWMUDB:status_1\[359] = \Color_PWM:PWMUDB:cmp2_status_reg\[368]
Removing Rhs of wire \Color_PWM:PWMUDB:status_0\[360] = \Color_PWM:PWMUDB:cmp1_status_reg\[367]
Removing Lhs of wire \Color_PWM:PWMUDB:cmp2_status\[365] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:cmp2\[366] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:cmp1_status_reg\\R\[370] = Net_2528[329]
Removing Lhs of wire \Color_PWM:PWMUDB:cmp1_status_reg\\S\[371] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:cmp2_status_reg\\R\[372] = Net_2528[329]
Removing Lhs of wire \Color_PWM:PWMUDB:cmp2_status_reg\\S\[373] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:final_kill_reg\\R\[374] = Net_2528[329]
Removing Lhs of wire \Color_PWM:PWMUDB:final_kill_reg\\S\[375] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:cs_addr_2\[377] = \Color_PWM:PWMUDB:tc_i\[333]
Removing Lhs of wire \Color_PWM:PWMUDB:cs_addr_1\[378] = \Color_PWM:PWMUDB:runmode_enable\[327]
Removing Lhs of wire \Color_PWM:PWMUDB:cs_addr_0\[379] = Net_2528[329]
Removing Lhs of wire \Color_PWM:PWMUDB:compare1\[460] = \Color_PWM:PWMUDB:cmp1_less\[431]
Removing Lhs of wire \Color_PWM:PWMUDB:pwm1_i\[465] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:pwm2_i\[467] = zero[29]
Removing Rhs of wire \Color_PWM:Net_96\[470] = \Color_PWM:PWMUDB:pwm_i_reg\[462]
Removing Lhs of wire \Color_PWM:PWMUDB:pwm_temp\[473] = \Color_PWM:PWMUDB:cmp1\[363]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_23\[514] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_22\[515] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_21\[516] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_20\[517] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_19\[518] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_18\[519] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_17\[520] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_16\[521] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_15\[522] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_14\[523] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_13\[524] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_12\[525] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_11\[526] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_10\[527] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_9\[528] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_8\[529] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_7\[530] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_6\[531] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_5\[532] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_4\[533] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_3\[534] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_2\[535] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_1\[536] = \Color_PWM:PWMUDB:MODIN5_1\[537]
Removing Lhs of wire \Color_PWM:PWMUDB:MODIN5_1\[537] = \Color_PWM:PWMUDB:dith_count_1\[344]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:a_0\[538] = \Color_PWM:PWMUDB:MODIN5_0\[539]
Removing Lhs of wire \Color_PWM:PWMUDB:MODIN5_0\[539] = \Color_PWM:PWMUDB:dith_count_0\[346]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[671] = one[6]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[672] = one[6]
Removing Rhs of wire Net_2799[673] = \Color_PWM:Net_96\[470]
Removing Rhs of wire Net_2496[674] = \Color_PWM:Net_55\[361]
Removing Lhs of wire \Color_Counter:Net_89\[684] = one[6]
Removing Lhs of wire \Color_Counter:CounterUDB:ctrl_capmode_1\[694] = zero[29]
Removing Lhs of wire \Color_Counter:CounterUDB:ctrl_capmode_0\[695] = one[6]
Removing Lhs of wire \Color_Counter:CounterUDB:ctrl_enable\[707] = \Color_Counter:CounterUDB:control_7\[699]
Removing Lhs of wire \Color_Counter:CounterUDB:final_enable\[715] = \Color_Counter:CounterUDB:control_7\[699]
Removing Lhs of wire \Color_Counter:CounterUDB:counter_enable\[716] = \Color_Counter:CounterUDB:control_7\[699]
Removing Rhs of wire \Color_Counter:CounterUDB:status_0\[717] = \Color_Counter:CounterUDB:cmp_out_status\[718]
Removing Rhs of wire \Color_Counter:CounterUDB:status_1\[719] = \Color_Counter:CounterUDB:per_zero\[720]
Removing Rhs of wire \Color_Counter:CounterUDB:status_2\[721] = \Color_Counter:CounterUDB:overflow_status\[722]
Removing Rhs of wire \Color_Counter:CounterUDB:status_3\[723] = \Color_Counter:CounterUDB:underflow_status\[724]
Removing Lhs of wire \Color_Counter:CounterUDB:status_4\[725] = \Color_Counter:CounterUDB:hwCapture\[712]
Removing Rhs of wire \Color_Counter:CounterUDB:status_5\[726] = \Color_Counter:CounterUDB:fifo_full\[727]
Removing Rhs of wire \Color_Counter:CounterUDB:status_6\[728] = \Color_Counter:CounterUDB:fifo_nempty\[729]
Removing Lhs of wire \Color_Counter:CounterUDB:dp_dir\[732] = one[6]
Removing Lhs of wire \Color_Counter:CounterUDB:tc_i\[737] = \Color_Counter:CounterUDB:reload_tc\[714]
Removing Rhs of wire \Color_Counter:CounterUDB:cmp_out_i\[739] = \Color_Counter:CounterUDB:cmp_less\[740]
Removing Lhs of wire \Color_Counter:CounterUDB:cs_addr_2\[747] = one[6]
Removing Lhs of wire \Color_Counter:CounterUDB:cs_addr_1\[748] = \Color_Counter:CounterUDB:count_enable\[746]
Removing Lhs of wire \Color_Counter:CounterUDB:cs_addr_0\[749] = \Color_Counter:CounterUDB:reload\[713]
Removing Lhs of wire tmpOE__RPI_RX_net_0[828] = one[6]
Removing Lhs of wire tmpOE__Color_Pin_Freq_Select_net_1[833] = one[6]
Removing Lhs of wire tmpOE__Color_Pin_Freq_Select_net_0[834] = one[6]
Removing Lhs of wire tmpOE__Weight_Ref_Pin_net_0[842] = one[6]
Removing Lhs of wire tmpOE__Actuator_Pin_IN1_net_0[849] = one[6]
Removing Lhs of wire tmpOE__Proximity_Pin_Measure_net_0[856] = one[6]
Removing Lhs of wire tmpOE__Proximity_Pin_Actuator_net_0[862] = one[6]
Removing Lhs of wire \Weight_ADC:vp_ctl_0\[874] = zero[29]
Removing Lhs of wire \Weight_ADC:vp_ctl_2\[875] = zero[29]
Removing Lhs of wire \Weight_ADC:vn_ctl_1\[876] = zero[29]
Removing Lhs of wire \Weight_ADC:vn_ctl_3\[877] = zero[29]
Removing Lhs of wire \Weight_ADC:vp_ctl_1\[878] = zero[29]
Removing Lhs of wire \Weight_ADC:vp_ctl_3\[879] = zero[29]
Removing Lhs of wire \Weight_ADC:vn_ctl_0\[880] = zero[29]
Removing Lhs of wire \Weight_ADC:vn_ctl_2\[881] = zero[29]
Removing Rhs of wire \Weight_ADC:Net_188\[885] = \Weight_ADC:Net_221\[886]
Removing Lhs of wire \Weight_ADC:soc\[891] = zero[29]
Removing Lhs of wire \Weight_ADC:tmpOE__ExtVref_net_0\[916] = one[6]
Removing Lhs of wire \Weight_ADC:Net_383\[922] = zero[29]
Removing Lhs of wire \Color_Reset:clk\[925] = zero[29]
Removing Lhs of wire \Color_Reset:rst\[926] = zero[29]
Removing Lhs of wire tmpOE__Color_Pin_Freq_net_0[952] = one[6]
Removing Lhs of wire tmpOE__Color_Pin_Color_Select_net_1[957] = one[6]
Removing Lhs of wire tmpOE__Color_Pin_Color_Select_net_0[958] = one[6]
Removing Lhs of wire tmpOE__Color_Pin_LED_net_0[966] = one[6]
Removing Lhs of wire \Motor_PWM:PWMUDB:ctrl_enable\[985] = \Motor_PWM:PWMUDB:control_7\[977]
Removing Lhs of wire \Motor_PWM:PWMUDB:hwCapture\[995] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:hwEnable\[996] = \Motor_PWM:PWMUDB:control_7\[977]
Removing Lhs of wire \Motor_PWM:PWMUDB:trig_out\[1000] = one[6]
Removing Lhs of wire \Motor_PWM:PWMUDB:runmode_enable\\R\[1002] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:runmode_enable\\S\[1003] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:final_enable\[1004] = \Motor_PWM:PWMUDB:runmode_enable\[1001]
Removing Lhs of wire \Motor_PWM:PWMUDB:ltch_kill_reg\\R\[1008] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:ltch_kill_reg\\S\[1009] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:min_kill_reg\\R\[1010] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:min_kill_reg\\S\[1011] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:final_kill\[1014] = one[6]
Removing Lhs of wire \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_1\[1018] = \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_1\[1258]
Removing Lhs of wire \Motor_PWM:PWMUDB:add_vi_vv_MODGEN_7_0\[1020] = \Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_0\[1259]
Removing Lhs of wire \Motor_PWM:PWMUDB:dith_count_1\\R\[1021] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:dith_count_1\\S\[1022] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:dith_count_0\\R\[1023] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:dith_count_0\\S\[1024] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:reset\[1027] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:status_6\[1028] = zero[29]
Removing Rhs of wire \Motor_PWM:PWMUDB:status_5\[1029] = \Motor_PWM:PWMUDB:final_kill_reg\[1043]
Removing Lhs of wire \Motor_PWM:PWMUDB:status_4\[1030] = zero[29]
Removing Rhs of wire \Motor_PWM:PWMUDB:status_3\[1031] = \Motor_PWM:PWMUDB:fifo_full\[1050]
Removing Rhs of wire \Motor_PWM:PWMUDB:status_1\[1033] = \Motor_PWM:PWMUDB:cmp2_status_reg\[1042]
Removing Rhs of wire \Motor_PWM:PWMUDB:status_0\[1034] = \Motor_PWM:PWMUDB:cmp1_status_reg\[1041]
Removing Lhs of wire \Motor_PWM:PWMUDB:cmp2_status\[1039] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:cmp2\[1040] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:cmp1_status_reg\\R\[1044] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:cmp1_status_reg\\S\[1045] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:cmp2_status_reg\\R\[1046] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:cmp2_status_reg\\S\[1047] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:final_kill_reg\\R\[1048] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:final_kill_reg\\S\[1049] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:cs_addr_2\[1051] = \Motor_PWM:PWMUDB:tc_i\[1006]
Removing Lhs of wire \Motor_PWM:PWMUDB:cs_addr_1\[1052] = \Motor_PWM:PWMUDB:runmode_enable\[1001]
Removing Lhs of wire \Motor_PWM:PWMUDB:cs_addr_0\[1053] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:compare1\[1086] = \Motor_PWM:PWMUDB:cmp1_less\[1057]
Removing Lhs of wire \Motor_PWM:PWMUDB:pwm1_i\[1091] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:pwm2_i\[1093] = zero[29]
Removing Rhs of wire \Motor_PWM:Net_96\[1096] = \Motor_PWM:PWMUDB:pwm_i_reg\[1088]
Removing Lhs of wire \Motor_PWM:PWMUDB:pwm_temp\[1099] = \Motor_PWM:PWMUDB:cmp1\[1037]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_23\[1140] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_22\[1141] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_21\[1142] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_20\[1143] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_19\[1144] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_18\[1145] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_17\[1146] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_16\[1147] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_15\[1148] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_14\[1149] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_13\[1150] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_12\[1151] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_11\[1152] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_10\[1153] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_9\[1154] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_8\[1155] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_7\[1156] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_6\[1157] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_5\[1158] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_4\[1159] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_3\[1160] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_2\[1161] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_1\[1162] = \Motor_PWM:PWMUDB:MODIN6_1\[1163]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODIN6_1\[1163] = \Motor_PWM:PWMUDB:dith_count_1\[1017]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:a_0\[1164] = \Motor_PWM:PWMUDB:MODIN6_0\[1165]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODIN6_0\[1165] = \Motor_PWM:PWMUDB:dith_count_0\[1019]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1297] = one[6]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1298] = one[6]
Removing Rhs of wire Net_5892[1299] = \Motor_PWM:Net_96\[1096]
Removing Lhs of wire tmpOE__Motor_Pin_PWM_net_0[1307] = one[6]
Removing Lhs of wire \Actuator_PWM:PWMUDB:ctrl_enable\[1327] = \Actuator_PWM:PWMUDB:control_7\[1319]
Removing Lhs of wire \Actuator_PWM:PWMUDB:hwCapture\[1337] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:hwEnable\[1338] = \Actuator_PWM:PWMUDB:control_7\[1319]
Removing Lhs of wire \Actuator_PWM:PWMUDB:trig_out\[1342] = one[6]
Removing Lhs of wire \Actuator_PWM:PWMUDB:runmode_enable\\R\[1344] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:runmode_enable\\S\[1345] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:final_enable\[1346] = \Actuator_PWM:PWMUDB:runmode_enable\[1343]
Removing Lhs of wire \Actuator_PWM:PWMUDB:ltch_kill_reg\\R\[1350] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:ltch_kill_reg\\S\[1351] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:min_kill_reg\\R\[1352] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:min_kill_reg\\S\[1353] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:final_kill\[1356] = one[6]
Removing Lhs of wire \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_1\[1360] = \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_1\[1600]
Removing Lhs of wire \Actuator_PWM:PWMUDB:add_vi_vv_MODGEN_8_0\[1362] = \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_0\[1601]
Removing Lhs of wire \Actuator_PWM:PWMUDB:dith_count_1\\R\[1363] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:dith_count_1\\S\[1364] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:dith_count_0\\R\[1365] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:dith_count_0\\S\[1366] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:reset\[1369] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:status_6\[1370] = zero[29]
Removing Rhs of wire \Actuator_PWM:PWMUDB:status_5\[1371] = \Actuator_PWM:PWMUDB:final_kill_reg\[1385]
Removing Lhs of wire \Actuator_PWM:PWMUDB:status_4\[1372] = zero[29]
Removing Rhs of wire \Actuator_PWM:PWMUDB:status_3\[1373] = \Actuator_PWM:PWMUDB:fifo_full\[1392]
Removing Rhs of wire \Actuator_PWM:PWMUDB:status_1\[1375] = \Actuator_PWM:PWMUDB:cmp2_status_reg\[1384]
Removing Rhs of wire \Actuator_PWM:PWMUDB:status_0\[1376] = \Actuator_PWM:PWMUDB:cmp1_status_reg\[1383]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cmp2_status\[1381] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cmp2\[1382] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cmp1_status_reg\\R\[1386] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cmp1_status_reg\\S\[1387] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cmp2_status_reg\\R\[1388] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cmp2_status_reg\\S\[1389] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:final_kill_reg\\R\[1390] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:final_kill_reg\\S\[1391] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cs_addr_2\[1393] = \Actuator_PWM:PWMUDB:tc_i\[1348]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cs_addr_1\[1394] = \Actuator_PWM:PWMUDB:runmode_enable\[1343]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cs_addr_0\[1395] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:compare1\[1428] = \Actuator_PWM:PWMUDB:cmp1_less\[1399]
Removing Lhs of wire \Actuator_PWM:PWMUDB:pwm1_i\[1433] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:pwm2_i\[1435] = zero[29]
Removing Rhs of wire \Actuator_PWM:Net_96\[1438] = \Actuator_PWM:PWMUDB:pwm_i_reg\[1430]
Removing Lhs of wire \Actuator_PWM:PWMUDB:pwm_temp\[1441] = \Actuator_PWM:PWMUDB:cmp1\[1379]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_23\[1482] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_22\[1483] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_21\[1484] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_20\[1485] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_19\[1486] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_18\[1487] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_17\[1488] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_16\[1489] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_15\[1490] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_14\[1491] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_13\[1492] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_12\[1493] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_11\[1494] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_10\[1495] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_9\[1496] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_8\[1497] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_7\[1498] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_6\[1499] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_5\[1500] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_4\[1501] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_3\[1502] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_2\[1503] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_1\[1504] = \Actuator_PWM:PWMUDB:MODIN7_1\[1505]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODIN7_1\[1505] = \Actuator_PWM:PWMUDB:dith_count_1\[1359]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:a_0\[1506] = \Actuator_PWM:PWMUDB:MODIN7_0\[1507]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODIN7_0\[1507] = \Actuator_PWM:PWMUDB:dith_count_0\[1361]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1639] = one[6]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1640] = one[6]
Removing Rhs of wire Net_6200[1641] = \Actuator_PWM:Net_96\[1438]
Removing Lhs of wire tmpOE__Actuator_Pin_IN2_net_0[1648] = one[6]
Removing Rhs of wire Net_6245[1656] = \Actuator_Dir:control_out_0\[1659]
Removing Rhs of wire Net_6245[1656] = \Actuator_Dir:control_0\[1682]
Removing Lhs of wire \Actuator_Dir:clk\[1657] = zero[29]
Removing Lhs of wire \Actuator_Dir:rst\[1658] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:reset_reg\\D\[1683] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:rx_bitclk\\D\[1698] = \RPI_UART:BUART:rx_bitclk_pre\[131]
Removing Lhs of wire \RPI_UART:BUART:rx_parity_error_pre\\D\[1707] = \RPI_UART:BUART:rx_parity_error_pre\[208]
Removing Lhs of wire \RPI_UART:BUART:rx_break_status\\D\[1708] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:min_kill_reg\\D\[1712] = one[6]
Removing Lhs of wire \Color_PWM:PWMUDB:prevCapture\\D\[1713] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:trig_last\\D\[1714] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:ltch_kill_reg\\D\[1717] = one[6]
Removing Lhs of wire \Color_PWM:PWMUDB:prevCompare1\\D\[1720] = \Color_PWM:PWMUDB:cmp1\[363]
Removing Lhs of wire \Color_PWM:PWMUDB:cmp1_status_reg\\D\[1721] = \Color_PWM:PWMUDB:cmp1_status\[364]
Removing Lhs of wire \Color_PWM:PWMUDB:cmp2_status_reg\\D\[1722] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:pwm_i_reg\\D\[1724] = \Color_PWM:PWMUDB:pwm_i\[463]
Removing Lhs of wire \Color_PWM:PWMUDB:pwm1_i_reg\\D\[1725] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:pwm2_i_reg\\D\[1726] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:tc_i_reg\\D\[1727] = \Color_PWM:PWMUDB:status_2\[358]
Removing Lhs of wire \Color_Counter:CounterUDB:prevCapture\\D\[1728] = Net_2799[673]
Removing Lhs of wire \Color_Counter:CounterUDB:overflow_reg_i\\D\[1729] = \Color_Counter:CounterUDB:overflow\[731]
Removing Lhs of wire \Color_Counter:CounterUDB:underflow_reg_i\\D\[1730] = \Color_Counter:CounterUDB:underflow\[734]
Removing Lhs of wire \Color_Counter:CounterUDB:tc_reg_i\\D\[1731] = \Color_Counter:CounterUDB:reload_tc\[714]
Removing Lhs of wire \Color_Counter:CounterUDB:prevCompare\\D\[1732] = \Color_Counter:CounterUDB:cmp_out_i\[739]
Removing Lhs of wire \Color_Counter:CounterUDB:cmp_out_reg_i\\D\[1733] = \Color_Counter:CounterUDB:cmp_out_i\[739]
Removing Lhs of wire \Color_Counter:CounterUDB:count_stored_i\\D\[1734] = Net_5969[745]
Removing Lhs of wire \Motor_PWM:PWMUDB:min_kill_reg\\D\[1735] = one[6]
Removing Lhs of wire \Motor_PWM:PWMUDB:prevCapture\\D\[1736] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:trig_last\\D\[1737] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:ltch_kill_reg\\D\[1740] = one[6]
Removing Lhs of wire \Motor_PWM:PWMUDB:prevCompare1\\D\[1743] = \Motor_PWM:PWMUDB:cmp1\[1037]
Removing Lhs of wire \Motor_PWM:PWMUDB:cmp1_status_reg\\D\[1744] = \Motor_PWM:PWMUDB:cmp1_status\[1038]
Removing Lhs of wire \Motor_PWM:PWMUDB:cmp2_status_reg\\D\[1745] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:pwm_i_reg\\D\[1747] = \Motor_PWM:PWMUDB:pwm_i\[1089]
Removing Lhs of wire \Motor_PWM:PWMUDB:pwm1_i_reg\\D\[1748] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:pwm2_i_reg\\D\[1749] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:tc_i_reg\\D\[1750] = \Motor_PWM:PWMUDB:status_2\[1032]
Removing Lhs of wire \Actuator_PWM:PWMUDB:min_kill_reg\\D\[1751] = one[6]
Removing Lhs of wire \Actuator_PWM:PWMUDB:prevCapture\\D\[1752] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:trig_last\\D\[1753] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:ltch_kill_reg\\D\[1756] = one[6]
Removing Lhs of wire \Actuator_PWM:PWMUDB:prevCompare1\\D\[1759] = \Actuator_PWM:PWMUDB:cmp1\[1379]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cmp1_status_reg\\D\[1760] = \Actuator_PWM:PWMUDB:cmp1_status\[1380]
Removing Lhs of wire \Actuator_PWM:PWMUDB:cmp2_status_reg\\D\[1761] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:pwm_i_reg\\D\[1763] = \Actuator_PWM:PWMUDB:pwm_i\[1431]
Removing Lhs of wire \Actuator_PWM:PWMUDB:pwm1_i_reg\\D\[1764] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:pwm2_i_reg\\D\[1765] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:tc_i_reg\\D\[1766] = \Actuator_PWM:PWMUDB:status_2\[1374]

------------------------------------------------------
Aliased 0 equations, 401 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:rx_addressmatch\' (cost = 0):
\RPI_UART:BUART:rx_addressmatch\ <= (\RPI_UART:BUART:rx_addressmatch2\
	OR \RPI_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\RPI_UART:BUART:rx_bitclk_pre\' (cost = 1):
\RPI_UART:BUART:rx_bitclk_pre\ <= ((not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\ and not \RPI_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\RPI_UART:BUART:rx_bitclk_pre16x\ <= ((not \RPI_UART:BUART:rx_count_2\ and \RPI_UART:BUART:rx_count_1\ and \RPI_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:rx_poll_bit1\' (cost = 1):
\RPI_UART:BUART:rx_poll_bit1\ <= ((not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\ and \RPI_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:rx_poll_bit2\' (cost = 1):
\RPI_UART:BUART:rx_poll_bit2\ <= ((not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\ and not \RPI_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:pollingrange\' (cost = 4):
\RPI_UART:BUART:pollingrange\ <= ((not \RPI_UART:BUART:rx_count_2\ and not \RPI_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RPI_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \RPI_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\RPI_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \RPI_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\RPI_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\RPI_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_4\)
	OR (not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\RPI_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\RPI_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_4\)
	OR (not \RPI_UART:BUART:rx_count_6\ and not \RPI_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:cmp1\' (cost = 0):
\Color_PWM:PWMUDB:cmp1\ <= (\Color_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Color_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \Color_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Color_PWM:PWMUDB:dith_count_1\ and \Color_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:capt_rising\' (cost = 2):
\Color_Counter:CounterUDB:capt_rising\ <= ((not \Color_Counter:CounterUDB:prevCapture\ and Net_2799));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:capt_falling\' (cost = 1):
\Color_Counter:CounterUDB:capt_falling\ <= ((not Net_2799 and \Color_Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Color_Counter:CounterUDB:capt_either_edge\ <= ((not Net_2799 and \Color_Counter:CounterUDB:prevCapture\)
	OR (not \Color_Counter:CounterUDB:prevCapture\ and Net_2799));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:overflow\' (cost = 0):
\Color_Counter:CounterUDB:overflow\ <= (\Color_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:underflow\' (cost = 0):
\Color_Counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:cmp1\' (cost = 0):
\Motor_PWM:PWMUDB:cmp1\ <= (\Motor_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Motor_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Motor_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Motor_PWM:PWMUDB:dith_count_1\ and \Motor_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:cmp1\' (cost = 0):
\Actuator_PWM:PWMUDB:cmp1\ <= (\Actuator_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Actuator_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \Actuator_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Actuator_PWM:PWMUDB:dith_count_1\ and \Actuator_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_6275' (cost = 0):
Net_6275 <= (not Net_6245);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\RPI_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \RPI_UART:BUART:pollcount_1\ and not \RPI_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\RPI_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \RPI_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\RPI_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \RPI_UART:BUART:pollcount_0\ and \RPI_UART:BUART:pollcount_1\)
	OR (not \RPI_UART:BUART:pollcount_1\ and \RPI_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \Color_PWM:PWMUDB:dith_count_0\ and \Color_PWM:PWMUDB:dith_count_1\)
	OR (not \Color_PWM:PWMUDB:dith_count_1\ and \Color_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:reload_tc\' (cost = 0):
\Color_Counter:CounterUDB:reload_tc\ <= (\Color_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Motor_PWM:PWMUDB:dith_count_0\ and \Motor_PWM:PWMUDB:dith_count_1\)
	OR (not \Motor_PWM:PWMUDB:dith_count_1\ and \Motor_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \Actuator_PWM:PWMUDB:dith_count_0\ and \Actuator_PWM:PWMUDB:dith_count_1\)
	OR (not \Actuator_PWM:PWMUDB:dith_count_1\ and \Actuator_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RPI_UART:BUART:rx_postpoll\' (cost = 72):
\RPI_UART:BUART:rx_postpoll\ <= (\RPI_UART:BUART:pollcount_1\
	OR (Net_8 and \RPI_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \RPI_UART:BUART:pollcount_1\ and not Net_8 and not \RPI_UART:BUART:rx_parity_bit\)
	OR (not \RPI_UART:BUART:pollcount_1\ and not \RPI_UART:BUART:pollcount_0\ and not \RPI_UART:BUART:rx_parity_bit\)
	OR (\RPI_UART:BUART:pollcount_1\ and \RPI_UART:BUART:rx_parity_bit\)
	OR (Net_8 and \RPI_UART:BUART:pollcount_0\ and \RPI_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\RPI_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \RPI_UART:BUART:pollcount_1\ and not Net_8 and not \RPI_UART:BUART:rx_parity_bit\)
	OR (not \RPI_UART:BUART:pollcount_1\ and not \RPI_UART:BUART:pollcount_0\ and not \RPI_UART:BUART:rx_parity_bit\)
	OR (\RPI_UART:BUART:pollcount_1\ and \RPI_UART:BUART:rx_parity_bit\)
	OR (Net_8 and \RPI_UART:BUART:pollcount_0\ and \RPI_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 112 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RPI_UART:BUART:rx_status_0\ to zero
Aliasing \RPI_UART:BUART:rx_status_6\ to zero
Aliasing \Color_PWM:PWMUDB:final_capture\ to zero
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Color_Counter:CounterUDB:status_3\ to zero
Aliasing \Color_Counter:CounterUDB:underflow\ to zero
Aliasing \Motor_PWM:PWMUDB:final_capture\ to zero
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Actuator_PWM:PWMUDB:final_capture\ to zero
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RPI_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \RPI_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \RPI_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Color_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Motor_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Actuator_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \RPI_UART:BUART:rx_bitclk_enable\[95] = \RPI_UART:BUART:rx_bitclk\[143]
Removing Lhs of wire \RPI_UART:BUART:rx_status_0\[194] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:rx_status_6\[203] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:final_capture\[381] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[642] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[652] = zero[29]
Removing Lhs of wire \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[662] = zero[29]
Removing Lhs of wire \Color_Counter:CounterUDB:status_3\[723] = zero[29]
Removing Lhs of wire \Color_Counter:CounterUDB:underflow\[734] = zero[29]
Removing Lhs of wire \Weight_ADC:Net_188\[885] = \Weight_ADC:Net_385\[883]
Removing Lhs of wire \Motor_PWM:PWMUDB:final_capture\[1055] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1268] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1278] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1288] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:final_capture\[1397] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1610] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1620] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1630] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:tx_ctrl_mark_last\\D\[1690] = \RPI_UART:BUART:tx_ctrl_mark_last\[86]
Removing Lhs of wire \RPI_UART:BUART:rx_markspace_status\\D\[1702] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:rx_parity_error_status\\D\[1703] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:rx_addr_match_status\\D\[1705] = zero[29]
Removing Lhs of wire \RPI_UART:BUART:rx_markspace_pre\\D\[1706] = \RPI_UART:BUART:rx_markspace_pre\[207]
Removing Lhs of wire \RPI_UART:BUART:rx_parity_bit\\D\[1711] = \RPI_UART:BUART:rx_parity_bit\[213]
Removing Lhs of wire \Color_PWM:PWMUDB:runmode_enable\\D\[1715] = \Color_PWM:PWMUDB:control_7\[303]
Removing Lhs of wire \Color_PWM:PWMUDB:final_kill_reg\\D\[1723] = zero[29]
Removing Lhs of wire \Motor_PWM:PWMUDB:runmode_enable\\D\[1738] = \Motor_PWM:PWMUDB:control_7\[977]
Removing Lhs of wire \Motor_PWM:PWMUDB:final_kill_reg\\D\[1746] = zero[29]
Removing Lhs of wire \Actuator_PWM:PWMUDB:runmode_enable\\D\[1754] = \Actuator_PWM:PWMUDB:control_7\[1319]
Removing Lhs of wire \Actuator_PWM:PWMUDB:final_kill_reg\\D\[1762] = zero[29]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\RPI_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \RPI_UART:BUART:rx_parity_bit\ and Net_8 and \RPI_UART:BUART:pollcount_0\)
	OR (not \RPI_UART:BUART:pollcount_1\ and not \RPI_UART:BUART:pollcount_0\ and \RPI_UART:BUART:rx_parity_bit\)
	OR (not \RPI_UART:BUART:pollcount_1\ and not Net_8 and \RPI_UART:BUART:rx_parity_bit\)
	OR (not \RPI_UART:BUART:rx_parity_bit\ and \RPI_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Sorting_Controller.cyprj" -dcpsoc3 Sorting_Controller.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.160ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Wednesday, 16 December 2020 09:51:45
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Gustav\source\PRJ3-Group-13\Code\Sorting Controller\Sorting_Controller.cydsn\Sorting_Controller.cyprj -d CY8C5888LTI-LP097 Sorting_Controller.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Color_PWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Motor_PWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Actuator_PWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \RPI_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \RPI_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \RPI_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \RPI_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \RPI_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Color_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Color_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Color_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Color_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Color_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Color_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Color_Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Motor_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Motor_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Motor_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Motor_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Motor_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Motor_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Actuator_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Actuator_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Actuator_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Actuator_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Actuator_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Actuator_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_6131
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_5882
    Digital Clock 2: Automatic-assigning  clock 'Counter_Clock'. Fanout=2, Signal=Net_5991
    Analog  Clock 0: Automatic-assigning  clock 'Weight_ADC_theACLK'. Fanout=2, Signal=\Weight_ADC:Net_385\
    Digital Clock 3: Automatic-assigning  clock 'RPI_UART_IntClock'. Fanout=1, Signal=\RPI_UART:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'PWM_Clock'. Fanout=1, Signal=Net_3199
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RPI_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: RPI_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RPI_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Color_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Color_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Counter_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Counter_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Color_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Counter_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Counter_Clock, EnableOut: Constant 1
    UDB Clk/Enable \Motor_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Actuator_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 5 pin(s) will be assigned a location by the fitter: \Weight_ADC:ExtVref(0)\, Actuator_Pin_IN1(0), Actuator_Pin_IN2(0), Color_Pin_Freq(0), Color_Pin_LED(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \RPI_UART:BUART:rx_parity_bit\, Duplicate of \RPI_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RPI_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RPI_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \RPI_UART:BUART:rx_address_detected\, Duplicate of \RPI_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RPI_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RPI_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \RPI_UART:BUART:rx_parity_error_pre\, Duplicate of \RPI_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RPI_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RPI_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \RPI_UART:BUART:rx_markspace_pre\, Duplicate of \RPI_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RPI_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RPI_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \RPI_UART:BUART:rx_state_1\, Duplicate of \RPI_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RPI_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RPI_UART:BUART:rx_state_1\ (fanout=8)

    Removing \RPI_UART:BUART:tx_parity_bit\, Duplicate of \RPI_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RPI_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RPI_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \RPI_UART:BUART:tx_mark\, Duplicate of \RPI_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RPI_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RPI_UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RPI_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RPI_TX(0)__PA ,
            pin_input => Net_3 ,
            pad => RPI_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RPI_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RPI_RX(0)__PA ,
            fb => Net_8 ,
            pad => RPI_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_Pin_Freq_Select(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_Pin_Freq_Select(0)__PA ,
            pad => Color_Pin_Freq_Select(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_Pin_Freq_Select(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_Pin_Freq_Select(1)__PA ,
            pad => Color_Pin_Freq_Select(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Weight_Ref_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Weight_Ref_Pin(0)__PA ,
            analog_term => Net_5950 ,
            pad => Weight_Ref_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Actuator_Pin_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Actuator_Pin_IN1(0)__PA ,
            pin_input => Net_6166 ,
            pad => Actuator_Pin_IN1(0)_PAD );

    Pin : Name = Proximity_Pin_Measure(0)
        Attributes:
            Alias: Interrupt
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Proximity_Pin_Measure(0)__PA ,
            fb => Net_5967 ,
            pad => Proximity_Pin_Measure(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Proximity_Pin_Actuator(0)
        Attributes:
            Alias: Interrupt
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Proximity_Pin_Actuator(0)__PA ,
            fb => Net_6304 ,
            pad => Proximity_Pin_Actuator(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Weight_ADC:ExtVref(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Weight_ADC:ExtVref(0)\__PA ,
            analog_term => \Weight_ADC:Net_215\ ,
            pad => \Weight_ADC:ExtVref(0)_PAD\ );

    Pin : Name = Color_Pin_Freq(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_Pin_Freq(0)__PA ,
            fb => Net_5969 ,
            pad => Color_Pin_Freq(0)_PAD );

    Pin : Name = Color_Pin_Color_Select(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_Pin_Color_Select(0)__PA ,
            pad => Color_Pin_Color_Select(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_Pin_Color_Select(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_Pin_Color_Select(1)__PA ,
            pad => Color_Pin_Color_Select(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_Pin_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_Pin_LED(0)__PA ,
            pad => Color_Pin_LED(0)_PAD );

    Pin : Name = Motor_Pin_PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor_Pin_PWM(0)__PA ,
            pin_input => Net_5892 ,
            pad => Motor_Pin_PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Actuator_Pin_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Actuator_Pin_IN2(0)__PA ,
            pin_input => Net_6180 ,
            pad => Actuator_Pin_IN2(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_3, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:txn\
        );
        Output = Net_3 (fanout=1)

    MacroCell: Name=\RPI_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\
            + !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_state_2\
        );
        Output = \RPI_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\RPI_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_fifo_empty\ * \RPI_UART:BUART:tx_state_2\
        );
        Output = \RPI_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\RPI_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:tx_fifo_notfull\
        );
        Output = \RPI_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\RPI_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\
        );
        Output = \RPI_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\RPI_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RPI_UART:BUART:pollcount_1\
            + Net_8 * \RPI_UART:BUART:pollcount_0\
        );
        Output = \RPI_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\RPI_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPI_UART:BUART:rx_load_fifo\ * \RPI_UART:BUART:rx_fifofull\
        );
        Output = \RPI_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\RPI_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPI_UART:BUART:rx_fifonotempty\ * 
              \RPI_UART:BUART:rx_state_stop1_reg\
        );
        Output = \RPI_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Color_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_PWM:PWMUDB:runmode_enable\ * \Color_PWM:PWMUDB:tc_i\
        );
        Output = \Color_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2799 * !\Color_Counter:CounterUDB:prevCapture\
        );
        Output = \Color_Counter:CounterUDB:hwCapture\ (fanout=3)

    MacroCell: Name=\Color_Counter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2528 * !\Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Color_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\ * 
              !\Color_Counter:CounterUDB:prevCompare\
        );
        Output = \Color_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:control_7\ * 
              !\Color_Counter:CounterUDB:count_stored_i\ * Net_5969
        );
        Output = \Color_Counter:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Motor_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_PWM:PWMUDB:runmode_enable\ * \Motor_PWM:PWMUDB:tc_i\
        );
        Output = \Motor_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_6306, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_6304
        );
        Output = Net_6306 (fanout=1)

    MacroCell: Name=Net_5968, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5967
        );
        Output = Net_5968 (fanout=1)

    MacroCell: Name=\Actuator_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Actuator_PWM:PWMUDB:runmode_enable\ * 
              \Actuator_PWM:PWMUDB:tc_i\
        );
        Output = \Actuator_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_6180, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6200 * !Net_6245
        );
        Output = Net_6180 (fanout=1)

    MacroCell: Name=Net_6166, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6200 * Net_6245
        );
        Output = Net_6166 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\RPI_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RPI_UART:BUART:txn\ * \RPI_UART:BUART:tx_state_1\ * 
              !\RPI_UART:BUART:tx_bitclk\
            + \RPI_UART:BUART:txn\ * \RPI_UART:BUART:tx_state_2\
            + !\RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_shift_out\ * !\RPI_UART:BUART:tx_state_2\
            + !\RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_state_2\ * !\RPI_UART:BUART:tx_bitclk\
            + \RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_shift_out\ * !\RPI_UART:BUART:tx_state_2\ * 
              !\RPI_UART:BUART:tx_counter_dp\ * \RPI_UART:BUART:tx_bitclk\
        );
        Output = \RPI_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\RPI_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_2\ * 
              \RPI_UART:BUART:tx_counter_dp\ * \RPI_UART:BUART:tx_bitclk\
            + \RPI_UART:BUART:tx_state_0\ * !\RPI_UART:BUART:tx_state_2\ * 
              \RPI_UART:BUART:tx_bitclk\
        );
        Output = \RPI_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\RPI_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              !\RPI_UART:BUART:tx_fifo_empty\
            + !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_fifo_empty\ * !\RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_fifo_empty\ * \RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_0\ * !\RPI_UART:BUART:tx_state_2\ * 
              \RPI_UART:BUART:tx_bitclk\
        );
        Output = \RPI_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\RPI_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_state_2\ * \RPI_UART:BUART:tx_bitclk\
            + \RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_2\ * 
              \RPI_UART:BUART:tx_counter_dp\ * \RPI_UART:BUART:tx_bitclk\
        );
        Output = \RPI_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\RPI_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_state_2\
            + !\RPI_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \RPI_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\RPI_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RPI_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\RPI_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * 
              !\RPI_UART:BUART:rx_state_3\ * \RPI_UART:BUART:rx_state_2\ * 
              !\RPI_UART:BUART:pollcount_1\ * !Net_8
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * 
              !\RPI_UART:BUART:rx_state_3\ * \RPI_UART:BUART:rx_state_2\ * 
              !\RPI_UART:BUART:pollcount_1\ * !\RPI_UART:BUART:pollcount_0\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_5\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_4\
        );
        Output = \RPI_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\RPI_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_5\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_4\
        );
        Output = \RPI_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\RPI_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\ * 
              \RPI_UART:BUART:rx_state_2\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_5\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_4\
        );
        Output = \RPI_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\RPI_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_2\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !Net_8 * 
              \RPI_UART:BUART:rx_last\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_5\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_4\
        );
        Output = \RPI_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\RPI_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              !\RPI_UART:BUART:rx_count_0\
        );
        Output = \RPI_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\RPI_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * \RPI_UART:BUART:rx_state_3\ * 
              \RPI_UART:BUART:rx_state_2\
        );
        Output = \RPI_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\RPI_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              !\RPI_UART:BUART:pollcount_1\ * Net_8 * 
              \RPI_UART:BUART:pollcount_0\
            + !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              \RPI_UART:BUART:pollcount_1\ * !Net_8
            + !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              \RPI_UART:BUART:pollcount_1\ * !\RPI_UART:BUART:pollcount_0\
        );
        Output = \RPI_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\RPI_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              !Net_8 * \RPI_UART:BUART:pollcount_0\
            + !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              Net_8 * !\RPI_UART:BUART:pollcount_0\
        );
        Output = \RPI_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\RPI_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\ * 
              \RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:pollcount_1\ * 
              !Net_8
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\ * 
              \RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:pollcount_1\ * 
              !\RPI_UART:BUART:pollcount_0\
        );
        Output = \RPI_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\RPI_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8
        );
        Output = \RPI_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Color_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Reset  = (Net_2528)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_PWM:PWMUDB:control_7\
        );
        Output = \Color_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Color_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_PWM:PWMUDB:cmp1_less\
        );
        Output = \Color_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Color_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Reset  = (Net_2528)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Color_PWM:PWMUDB:prevCompare1\ * \Color_PWM:PWMUDB:cmp1_less\
        );
        Output = \Color_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2799, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_PWM:PWMUDB:runmode_enable\ * 
              \Color_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_2799 (fanout=2)

    MacroCell: Name=\Color_Counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2799
        );
        Output = \Color_Counter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Color_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5969
        );
        Output = \Color_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Motor_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_PWM:PWMUDB:control_7\
        );
        Output = \Motor_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Motor_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Motor_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Motor_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_PWM:PWMUDB:prevCompare1\ * \Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Motor_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_5892, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_PWM:PWMUDB:runmode_enable\ * 
              \Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_5892 (fanout=1)

    MacroCell: Name=\Actuator_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6131) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Actuator_PWM:PWMUDB:control_7\
        );
        Output = \Actuator_PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\Actuator_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6131) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Actuator_PWM:PWMUDB:cmp1_less\
        );
        Output = \Actuator_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Actuator_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6131) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Actuator_PWM:PWMUDB:prevCompare1\ * 
              \Actuator_PWM:PWMUDB:cmp1_less\
        );
        Output = \Actuator_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6200, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6131) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Actuator_PWM:PWMUDB:runmode_enable\ * 
              \Actuator_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_6200 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RPI_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \RPI_UART:Net_9\ ,
            cs_addr_2 => \RPI_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \RPI_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \RPI_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \RPI_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \RPI_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \RPI_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \RPI_UART:Net_9\ ,
            cs_addr_0 => \RPI_UART:BUART:counter_load_not\ ,
            ce0_reg => \RPI_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \RPI_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RPI_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \RPI_UART:Net_9\ ,
            cs_addr_2 => \RPI_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \RPI_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \RPI_UART:BUART:rx_bitclk_enable\ ,
            route_si => \RPI_UART:BUART:rx_postpoll\ ,
            f0_load => \RPI_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \RPI_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \RPI_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Color_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_3199 ,
            cs_addr_2 => \Color_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Color_PWM:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_2528 ,
            chain_out => \Color_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Color_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Color_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_3199 ,
            cs_addr_2 => \Color_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Color_PWM:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_2528 ,
            cl0_comb => \Color_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Color_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Color_PWM:PWMUDB:status_3\ ,
            chain_in => \Color_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Color_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Color_Counter:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_5991 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
            f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
            chain_out => \Color_Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Color_Counter:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Color_Counter:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_5991 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
            f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
            ce0_comb => \Color_Counter:CounterUDB:per_equal\ ,
            z0_comb => \Color_Counter:CounterUDB:status_1\ ,
            cl1_comb => \Color_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Color_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Color_Counter:CounterUDB:status_5\ ,
            chain_in => \Color_Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Color_Counter:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Motor_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_5882 ,
            cs_addr_2 => \Motor_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Motor_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Motor_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Motor_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Motor_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_6131 ,
            cs_addr_2 => \Actuator_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \Actuator_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \Actuator_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \Actuator_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Actuator_PWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RPI_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \RPI_UART:Net_9\ ,
            status_3 => \RPI_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \RPI_UART:BUART:tx_status_2\ ,
            status_1 => \RPI_UART:BUART:tx_fifo_empty\ ,
            status_0 => \RPI_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RPI_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \RPI_UART:Net_9\ ,
            status_5 => \RPI_UART:BUART:rx_status_5\ ,
            status_4 => \RPI_UART:BUART:rx_status_4\ ,
            status_3 => \RPI_UART:BUART:rx_status_3\ ,
            interrupt => Net_1149 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Color_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_2528 ,
            clock => Net_3199 ,
            status_3 => \Color_PWM:PWMUDB:status_3\ ,
            status_2 => \Color_PWM:PWMUDB:status_2\ ,
            status_0 => \Color_PWM:PWMUDB:status_0\ ,
            interrupt => Net_2496 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Color_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_2528 ,
            clock => Net_5991 ,
            status_6 => \Color_Counter:CounterUDB:status_6\ ,
            status_5 => \Color_Counter:CounterUDB:status_5\ ,
            status_4 => \Color_Counter:CounterUDB:hwCapture\ ,
            status_2 => \Color_Counter:CounterUDB:status_2\ ,
            status_1 => \Color_Counter:CounterUDB:status_1\ ,
            status_0 => \Color_Counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Motor_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_5882 ,
            status_3 => \Motor_PWM:PWMUDB:status_3\ ,
            status_2 => \Motor_PWM:PWMUDB:status_2\ ,
            status_0 => \Motor_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Actuator_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_6131 ,
            status_3 => \Actuator_PWM:PWMUDB:status_3\ ,
            status_2 => \Actuator_PWM:PWMUDB:status_2\ ,
            status_0 => \Actuator_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Color_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3199 ,
            control_7 => \Color_PWM:PWMUDB:control_7\ ,
            control_6 => \Color_PWM:PWMUDB:control_6\ ,
            control_5 => \Color_PWM:PWMUDB:control_5\ ,
            control_4 => \Color_PWM:PWMUDB:control_4\ ,
            control_3 => \Color_PWM:PWMUDB:control_3\ ,
            control_2 => \Color_PWM:PWMUDB:control_2\ ,
            control_1 => \Color_PWM:PWMUDB:control_1\ ,
            control_0 => \Color_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Color_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_5991 ,
            control_7 => \Color_Counter:CounterUDB:control_7\ ,
            control_6 => \Color_Counter:CounterUDB:control_6\ ,
            control_5 => \Color_Counter:CounterUDB:control_5\ ,
            control_4 => \Color_Counter:CounterUDB:control_4\ ,
            control_3 => \Color_Counter:CounterUDB:control_3\ ,
            control_2 => \Color_Counter:CounterUDB:control_2\ ,
            control_1 => \Color_Counter:CounterUDB:control_1\ ,
            control_0 => \Color_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Color_Reset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Color_Reset:control_7\ ,
            control_6 => \Color_Reset:control_6\ ,
            control_5 => \Color_Reset:control_5\ ,
            control_4 => \Color_Reset:control_4\ ,
            control_3 => \Color_Reset:control_3\ ,
            control_2 => \Color_Reset:control_2\ ,
            control_1 => \Color_Reset:control_1\ ,
            control_0 => Net_2528 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Motor_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_5882 ,
            control_7 => \Motor_PWM:PWMUDB:control_7\ ,
            control_6 => \Motor_PWM:PWMUDB:control_6\ ,
            control_5 => \Motor_PWM:PWMUDB:control_5\ ,
            control_4 => \Motor_PWM:PWMUDB:control_4\ ,
            control_3 => \Motor_PWM:PWMUDB:control_3\ ,
            control_2 => \Motor_PWM:PWMUDB:control_2\ ,
            control_1 => \Motor_PWM:PWMUDB:control_1\ ,
            control_0 => \Motor_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Actuator_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6131 ,
            control_7 => \Actuator_PWM:PWMUDB:control_7\ ,
            control_6 => \Actuator_PWM:PWMUDB:control_6\ ,
            control_5 => \Actuator_PWM:PWMUDB:control_5\ ,
            control_4 => \Actuator_PWM:PWMUDB:control_4\ ,
            control_3 => \Actuator_PWM:PWMUDB:control_3\ ,
            control_2 => \Actuator_PWM:PWMUDB:control_2\ ,
            control_1 => \Actuator_PWM:PWMUDB:control_1\ ,
            control_0 => \Actuator_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Actuator_Dir:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Actuator_Dir:control_7\ ,
            control_6 => \Actuator_Dir:control_6\ ,
            control_5 => \Actuator_Dir:control_5\ ,
            control_4 => \Actuator_Dir:control_4\ ,
            control_3 => \Actuator_Dir:control_3\ ,
            control_2 => \Actuator_Dir:control_2\ ,
            control_1 => \Actuator_Dir:control_1\ ,
            control_0 => Net_6245 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\RPI_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \RPI_UART:Net_9\ ,
            load => \RPI_UART:BUART:rx_counter_load\ ,
            count_6 => \RPI_UART:BUART:rx_count_6\ ,
            count_5 => \RPI_UART:BUART:rx_count_5\ ,
            count_4 => \RPI_UART:BUART:rx_count_4\ ,
            count_3 => \RPI_UART:BUART:rx_count_3\ ,
            count_2 => \RPI_UART:BUART:rx_count_2\ ,
            count_1 => \RPI_UART:BUART:rx_count_1\ ,
            count_0 => \RPI_UART:BUART:rx_count_0\ ,
            tc => \RPI_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Measure
        PORT MAP (
            interrupt => Net_5968 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Color
        PORT MAP (
            interrupt => Net_2496 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Actuator
        PORT MAP (
            interrupt => Net_6306 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\Weight_ADC:IRQ\
        PORT MAP (
            interrupt => Net_5953 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_1149 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   53 :  139 :  192 : 27.60 %
  Unique P-terms              :   72 :  312 :  384 : 18.75 %
  Total P-terms               :   81 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.139ms
Tech Mapping phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Color_Pin_Color_Select(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Color_Pin_Color_Select(1) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Color_Pin_Freq_Select(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Color_Pin_Freq_Select(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Motor_Pin_PWM(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Proximity_Pin_Actuator(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Proximity_Pin_Measure(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RPI_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RPI_TX(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Weight_Ref_Pin(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \Weight_ADC:ExtVref(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \Weight_ADC:ADC_SAR\ (SAR-ExtVref)
Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : Color_Pin_Color_Select(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Color_Pin_Color_Select(1) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : Color_Pin_Freq_Select(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Color_Pin_Freq_Select(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Motor_Pin_PWM(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Proximity_Pin_Actuator(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Proximity_Pin_Measure(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RPI_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RPI_TX(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Weight_Ref_Pin(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \Weight_ADC:ExtVref(0)\ (fixed, SAR-ExtVref)
SAR[0]@[FFB(SAR,0)] : \Weight_ADC:ADC_SAR\ (SAR-ExtVref)

Analog Placement phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_5950 {
    sar_0_vplus
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_2
    p0_2
  }
  Net: \Weight_ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \Weight_ADC:Net_215\ {
    p0_4
    p0_4_exvref
  }
  Net: \Weight_ADC:Net_248\ {
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_5950
  agl6_x_sar_0_vplus                               -> Net_5950
  agl6                                             -> Net_5950
  agl6_x_p0_2                                      -> Net_5950
  p0_2                                             -> Net_5950
  sar_0_vrefhi                                     -> \Weight_ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \Weight_ADC:Net_126\
  sar_0_vminus                                     -> \Weight_ADC:Net_126\
  p0_4                                             -> \Weight_ADC:Net_215\
  p0_4_exvref                                      -> \Weight_ADC:Net_215\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   25 :   23 :   48 :  52.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.16
                   Pterms :            3.16
               Macrocells :            2.12
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       6.36 :       3.79
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\RPI_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RPI_UART:BUART:txn\ * \RPI_UART:BUART:tx_state_1\ * 
              !\RPI_UART:BUART:tx_bitclk\
            + \RPI_UART:BUART:txn\ * \RPI_UART:BUART:tx_state_2\
            + !\RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_shift_out\ * !\RPI_UART:BUART:tx_state_2\
            + !\RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_state_2\ * !\RPI_UART:BUART:tx_bitclk\
            + \RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_shift_out\ * !\RPI_UART:BUART:tx_state_2\ * 
              !\RPI_UART:BUART:tx_counter_dp\ * \RPI_UART:BUART:tx_bitclk\
        );
        Output = \RPI_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RPI_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:tx_fifo_notfull\
        );
        Output = \RPI_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RPI_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_fifo_empty\ * \RPI_UART:BUART:tx_state_2\
        );
        Output = \RPI_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:txn\
        );
        Output = Net_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RPI_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \RPI_UART:Net_9\ ,
        cs_addr_2 => \RPI_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \RPI_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \RPI_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \RPI_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \RPI_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \RPI_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RPI_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \RPI_UART:Net_9\ ,
        status_3 => \RPI_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \RPI_UART:BUART:tx_status_2\ ,
        status_1 => \RPI_UART:BUART:tx_fifo_empty\ ,
        status_0 => \RPI_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RPI_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_2\ * 
              \RPI_UART:BUART:tx_counter_dp\ * \RPI_UART:BUART:tx_bitclk\
            + \RPI_UART:BUART:tx_state_0\ * !\RPI_UART:BUART:tx_state_2\ * 
              \RPI_UART:BUART:tx_bitclk\
        );
        Output = \RPI_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RPI_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_state_2\ * \RPI_UART:BUART:tx_bitclk\
            + \RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_2\ * 
              \RPI_UART:BUART:tx_counter_dp\ * \RPI_UART:BUART:tx_bitclk\
        );
        Output = \RPI_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_5892, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_PWM:PWMUDB:runmode_enable\ * 
              \Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_5892 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Motor_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_PWM:PWMUDB:control_7\
        );
        Output = \Motor_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Motor_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_PWM:PWMUDB:runmode_enable\ * \Motor_PWM:PWMUDB:tc_i\
        );
        Output = \Motor_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Motor_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Motor_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Motor_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5882) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Motor_PWM:PWMUDB:prevCompare1\ * \Motor_PWM:PWMUDB:cmp1_less\
        );
        Output = \Motor_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5968, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5967
        );
        Output = Net_5968 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6306, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_6304
        );
        Output = Net_6306 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Motor_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_5882 ,
        cs_addr_2 => \Motor_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Motor_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Motor_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Motor_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Motor_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Motor_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_5882 ,
        status_3 => \Motor_PWM:PWMUDB:status_3\ ,
        status_2 => \Motor_PWM:PWMUDB:status_2\ ,
        status_0 => \Motor_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Motor_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_5882 ,
        control_7 => \Motor_PWM:PWMUDB:control_7\ ,
        control_6 => \Motor_PWM:PWMUDB:control_6\ ,
        control_5 => \Motor_PWM:PWMUDB:control_5\ ,
        control_4 => \Motor_PWM:PWMUDB:control_4\ ,
        control_3 => \Motor_PWM:PWMUDB:control_3\ ,
        control_2 => \Motor_PWM:PWMUDB:control_2\ ,
        control_1 => \Motor_PWM:PWMUDB:control_1\ ,
        control_0 => \Motor_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RPI_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_state_2\
            + !\RPI_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \RPI_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RPI_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              !\RPI_UART:BUART:tx_fifo_empty\
            + !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_fifo_empty\ * !\RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_1\ * \RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\ * 
              \RPI_UART:BUART:tx_fifo_empty\ * \RPI_UART:BUART:tx_state_2\
            + \RPI_UART:BUART:tx_state_0\ * !\RPI_UART:BUART:tx_state_2\ * 
              \RPI_UART:BUART:tx_bitclk\
        );
        Output = \RPI_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RPI_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              !Net_8 * \RPI_UART:BUART:pollcount_0\
            + !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              Net_8 * !\RPI_UART:BUART:pollcount_0\
        );
        Output = \RPI_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RPI_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPI_UART:BUART:rx_fifonotempty\ * 
              \RPI_UART:BUART:rx_state_stop1_reg\
        );
        Output = \RPI_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\RPI_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              !\RPI_UART:BUART:pollcount_1\ * Net_8 * 
              \RPI_UART:BUART:pollcount_0\
            + !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              \RPI_UART:BUART:pollcount_1\ * !Net_8
            + !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              \RPI_UART:BUART:pollcount_1\ * !\RPI_UART:BUART:pollcount_0\
        );
        Output = \RPI_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RPI_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              \RPI_UART:BUART:tx_bitclk_enable_pre\
            + !\RPI_UART:BUART:tx_state_1\ * !\RPI_UART:BUART:tx_state_0\ * 
              !\RPI_UART:BUART:tx_state_2\
        );
        Output = \RPI_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \RPI_UART:Net_9\ ,
        cs_addr_0 => \RPI_UART:BUART:counter_load_not\ ,
        ce0_reg => \RPI_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \RPI_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RPI_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \RPI_UART:Net_9\ ,
        status_5 => \RPI_UART:BUART:rx_status_5\ ,
        status_4 => \RPI_UART:BUART:rx_status_4\ ,
        status_3 => \RPI_UART:BUART:rx_status_3\ ,
        interrupt => Net_1149 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\RPI_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RPI_UART:BUART:rx_load_fifo\ * \RPI_UART:BUART:rx_fifofull\
        );
        Output = \RPI_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RPI_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * \RPI_UART:BUART:rx_state_3\ * 
              \RPI_UART:BUART:rx_state_2\
        );
        Output = \RPI_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RPI_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \RPI_UART:BUART:pollcount_1\
            + Net_8 * \RPI_UART:BUART:pollcount_0\
        );
        Output = \RPI_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RPI_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:rx_count_2\ * !\RPI_UART:BUART:rx_count_1\ * 
              !\RPI_UART:BUART:rx_count_0\
        );
        Output = \RPI_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\RPI_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * 
              !\RPI_UART:BUART:rx_state_3\ * \RPI_UART:BUART:rx_state_2\ * 
              !\RPI_UART:BUART:pollcount_1\ * !Net_8
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * 
              !\RPI_UART:BUART:rx_state_3\ * \RPI_UART:BUART:rx_state_2\ * 
              !\RPI_UART:BUART:pollcount_1\ * !\RPI_UART:BUART:pollcount_0\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_5\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_4\
        );
        Output = \RPI_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RPI_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_5\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_4\
        );
        Output = \RPI_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RPI_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\ * 
              \RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:pollcount_1\ * 
              !Net_8
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\ * 
              \RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:pollcount_1\ * 
              !\RPI_UART:BUART:pollcount_0\
        );
        Output = \RPI_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RPI_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\
        );
        Output = \RPI_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\RPI_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \RPI_UART:Net_9\ ,
        cs_addr_2 => \RPI_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \RPI_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \RPI_UART:BUART:rx_bitclk_enable\ ,
        route_si => \RPI_UART:BUART:rx_postpoll\ ,
        f0_load => \RPI_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \RPI_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \RPI_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\RPI_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \RPI_UART:Net_9\ ,
        load => \RPI_UART:BUART:rx_counter_load\ ,
        count_6 => \RPI_UART:BUART:rx_count_6\ ,
        count_5 => \RPI_UART:BUART:rx_count_5\ ,
        count_4 => \RPI_UART:BUART:rx_count_4\ ,
        count_3 => \RPI_UART:BUART:rx_count_3\ ,
        count_2 => \RPI_UART:BUART:rx_count_2\ ,
        count_1 => \RPI_UART:BUART:rx_count_1\ ,
        count_0 => \RPI_UART:BUART:rx_count_0\ ,
        tc => \RPI_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RPI_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RPI_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RPI_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\ * 
              \RPI_UART:BUART:rx_state_2\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_5\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_4\
        );
        Output = \RPI_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RPI_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_8
        );
        Output = \RPI_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RPI_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RPI_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_3\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * 
              \RPI_UART:BUART:rx_bitclk_enable\ * \RPI_UART:BUART:rx_state_2\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              !\RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !Net_8 * 
              \RPI_UART:BUART:rx_last\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_5\
            + !\RPI_UART:BUART:tx_ctrl_mark_last\ * 
              \RPI_UART:BUART:rx_state_0\ * !\RPI_UART:BUART:rx_state_3\ * 
              !\RPI_UART:BUART:rx_state_2\ * !\RPI_UART:BUART:rx_count_6\ * 
              !\RPI_UART:BUART:rx_count_4\
        );
        Output = \RPI_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Color_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Reset  = (Net_2528)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_PWM:PWMUDB:control_7\
        );
        Output = \Color_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Color_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_PWM:PWMUDB:cmp1_less\
        );
        Output = \Color_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Color_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Reset  = (Net_2528)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Color_PWM:PWMUDB:prevCompare1\ * \Color_PWM:PWMUDB:cmp1_less\
        );
        Output = \Color_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Color_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3199 ,
        control_7 => \Color_PWM:PWMUDB:control_7\ ,
        control_6 => \Color_PWM:PWMUDB:control_6\ ,
        control_5 => \Color_PWM:PWMUDB:control_5\ ,
        control_4 => \Color_PWM:PWMUDB:control_4\ ,
        control_3 => \Color_PWM:PWMUDB:control_3\ ,
        control_2 => \Color_PWM:PWMUDB:control_2\ ,
        control_1 => \Color_PWM:PWMUDB:control_1\ ,
        control_0 => \Color_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2799 * !\Color_Counter:CounterUDB:prevCapture\
        );
        Output = \Color_Counter:CounterUDB:hwCapture\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2799, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3199) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_PWM:PWMUDB:runmode_enable\ * 
              \Color_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_2799 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Color_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_PWM:PWMUDB:runmode_enable\ * \Color_PWM:PWMUDB:tc_i\
        );
        Output = \Color_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2799
        );
        Output = \Color_Counter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Color_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_3199 ,
        cs_addr_2 => \Color_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Color_PWM:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_2528 ,
        cl0_comb => \Color_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Color_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Color_PWM:PWMUDB:status_3\ ,
        chain_in => \Color_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Color_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Color_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_2528 ,
        clock => Net_3199 ,
        status_3 => \Color_PWM:PWMUDB:status_3\ ,
        status_2 => \Color_PWM:PWMUDB:status_2\ ,
        status_0 => \Color_PWM:PWMUDB:status_0\ ,
        interrupt => Net_2496 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Color_Reset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Color_Reset:control_7\ ,
        control_6 => \Color_Reset:control_6\ ,
        control_5 => \Color_Reset:control_5\ ,
        control_4 => \Color_Reset:control_4\ ,
        control_3 => \Color_Reset:control_3\ ,
        control_2 => \Color_Reset:control_2\ ,
        control_1 => \Color_Reset:control_1\ ,
        control_0 => Net_2528 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
datapathcell: Name =\Color_Counter:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_5991 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
        f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
        chain_out => \Color_Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Color_Counter:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\Actuator_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6131 ,
        control_7 => \Actuator_PWM:PWMUDB:control_7\ ,
        control_6 => \Actuator_PWM:PWMUDB:control_6\ ,
        control_5 => \Actuator_PWM:PWMUDB:control_5\ ,
        control_4 => \Actuator_PWM:PWMUDB:control_4\ ,
        control_3 => \Actuator_PWM:PWMUDB:control_3\ ,
        control_2 => \Actuator_PWM:PWMUDB:control_2\ ,
        control_1 => \Actuator_PWM:PWMUDB:control_1\ ,
        control_0 => \Actuator_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Actuator_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6131) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Actuator_PWM:PWMUDB:prevCompare1\ * 
              \Actuator_PWM:PWMUDB:cmp1_less\
        );
        Output = \Actuator_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Actuator_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6131) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Actuator_PWM:PWMUDB:cmp1_less\
        );
        Output = \Actuator_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6200, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6131) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Actuator_PWM:PWMUDB:runmode_enable\ * 
              \Actuator_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_6200 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Actuator_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Actuator_PWM:PWMUDB:runmode_enable\ * 
              \Actuator_PWM:PWMUDB:tc_i\
        );
        Output = \Actuator_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_6166, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6200 * Net_6245
        );
        Output = Net_6166 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_6180, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6200 * !Net_6245
        );
        Output = Net_6180 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_6131 ,
        cs_addr_2 => \Actuator_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Actuator_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \Actuator_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \Actuator_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Actuator_PWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Actuator_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_6131 ,
        status_3 => \Actuator_PWM:PWMUDB:status_3\ ,
        status_2 => \Actuator_PWM:PWMUDB:status_2\ ,
        status_0 => \Actuator_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Actuator_Dir:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Actuator_Dir:control_7\ ,
        control_6 => \Actuator_Dir:control_6\ ,
        control_5 => \Actuator_Dir:control_5\ ,
        control_4 => \Actuator_Dir:control_4\ ,
        control_3 => \Actuator_Dir:control_3\ ,
        control_2 => \Actuator_Dir:control_2\ ,
        control_1 => \Actuator_Dir:control_1\ ,
        control_0 => Net_6245 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Color_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:control_7\ * 
              !\Color_Counter:CounterUDB:count_stored_i\ * Net_5969
        );
        Output = \Color_Counter:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Color_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5969
        );
        Output = \Color_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Color_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_3199 ,
        cs_addr_2 => \Color_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \Color_PWM:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_2528 ,
        chain_out => \Color_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Color_PWM:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\Color_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_5991 ,
        control_7 => \Color_Counter:CounterUDB:control_7\ ,
        control_6 => \Color_Counter:CounterUDB:control_6\ ,
        control_5 => \Color_Counter:CounterUDB:control_5\ ,
        control_4 => \Color_Counter:CounterUDB:control_4\ ,
        control_3 => \Color_Counter:CounterUDB:control_3\ ,
        control_2 => \Color_Counter:CounterUDB:control_2\ ,
        control_1 => \Color_Counter:CounterUDB:control_1\ ,
        control_0 => \Color_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\ * 
              !\Color_Counter:CounterUDB:prevCompare\
        );
        Output = \Color_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Actuator_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6131) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Actuator_PWM:PWMUDB:control_7\
        );
        Output = \Actuator_PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Color_Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Color_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Color_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Color_Counter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2528 * !\Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Color_Counter:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_5991 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
        f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
        ce0_comb => \Color_Counter:CounterUDB:per_equal\ ,
        z0_comb => \Color_Counter:CounterUDB:status_1\ ,
        cl1_comb => \Color_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Color_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Color_Counter:CounterUDB:status_5\ ,
        chain_in => \Color_Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Color_Counter:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Color_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_2528 ,
        clock => Net_5991 ,
        status_6 => \Color_Counter:CounterUDB:status_6\ ,
        status_5 => \Color_Counter:CounterUDB:status_5\ ,
        status_4 => \Color_Counter:CounterUDB:hwCapture\ ,
        status_2 => \Color_Counter:CounterUDB:status_2\ ,
        status_1 => \Color_Counter:CounterUDB:status_1\ ,
        status_0 => \Color_Counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Weight_ADC:IRQ\
        PORT MAP (
            interrupt => Net_5953 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_Actuator
        PORT MAP (
            interrupt => Net_6306 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_Color
        PORT MAP (
            interrupt => Net_2496 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_Measure
        PORT MAP (
            interrupt => Net_5968 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_1149 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = Weight_Ref_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Weight_Ref_Pin(0)__PA ,
        analog_term => Net_5950 ,
        pad => Weight_Ref_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \Weight_ADC:ExtVref(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Weight_ADC:ExtVref(0)\__PA ,
        analog_term => \Weight_ADC:Net_215\ ,
        pad => \Weight_ADC:ExtVref(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Color_Pin_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_Pin_LED(0)__PA ,
        pad => Color_Pin_LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Color_Pin_Freq(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_Pin_Freq(0)__PA ,
        fb => Net_5969 ,
        pad => Color_Pin_Freq(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Proximity_Pin_Actuator(0)
    Attributes:
        Alias: Interrupt
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Proximity_Pin_Actuator(0)__PA ,
        fb => Net_6304 ,
        pad => Proximity_Pin_Actuator(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Proximity_Pin_Measure(0)
    Attributes:
        Alias: Interrupt
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Proximity_Pin_Measure(0)__PA ,
        fb => Net_5967 ,
        pad => Proximity_Pin_Measure(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Color_Pin_Color_Select(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_Pin_Color_Select(0)__PA ,
        pad => Color_Pin_Color_Select(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Color_Pin_Color_Select(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_Pin_Color_Select(1)__PA ,
        pad => Color_Pin_Color_Select(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Color_Pin_Freq_Select(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_Pin_Freq_Select(0)__PA ,
        pad => Color_Pin_Freq_Select(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Color_Pin_Freq_Select(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_Pin_Freq_Select(1)__PA ,
        pad => Color_Pin_Freq_Select(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Motor_Pin_PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor_Pin_PWM(0)__PA ,
        pin_input => Net_5892 ,
        pad => Motor_Pin_PWM(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Actuator_Pin_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Actuator_Pin_IN1(0)__PA ,
        pin_input => Net_6166 ,
        pad => Actuator_Pin_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Actuator_Pin_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Actuator_Pin_IN2(0)__PA ,
        pin_input => Net_6180 ,
        pad => Actuator_Pin_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RPI_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RPI_RX(0)__PA ,
        fb => Net_8 ,
        pad => RPI_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RPI_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RPI_TX(0)__PA ,
        pin_input => Net_3 ,
        pad => RPI_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_6131 ,
            dclk_0 => Net_6131_local ,
            dclk_glb_1 => Net_5882 ,
            dclk_1 => Net_5882_local ,
            dclk_glb_2 => Net_5991 ,
            dclk_2 => Net_5991_local ,
            aclk_glb_0 => \Weight_ADC:Net_385\ ,
            aclk_0 => \Weight_ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \Weight_ADC:Net_381\ ,
            clk_a_dig_0 => \Weight_ADC:Net_381_local\ ,
            dclk_glb_3 => \RPI_UART:Net_9\ ,
            dclk_3 => \RPI_UART:Net_9_local\ ,
            dclk_glb_4 => Net_3199 ,
            dclk_4 => Net_3199_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\Weight_ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_5950 ,
            vminus => \Weight_ADC:Net_126\ ,
            ext_pin => \Weight_ADC:Net_215\ ,
            vrefhi_out => \Weight_ADC:Net_126\ ,
            vref => \Weight_ADC:Net_248\ ,
            clock => \Weight_ADC:Net_385\ ,
            pump_clock => \Weight_ADC:Net_385\ ,
            irq => \Weight_ADC:Net_252\ ,
            next => Net_5956 ,
            data_out_udb_11 => \Weight_ADC:Net_207_11\ ,
            data_out_udb_10 => \Weight_ADC:Net_207_10\ ,
            data_out_udb_9 => \Weight_ADC:Net_207_9\ ,
            data_out_udb_8 => \Weight_ADC:Net_207_8\ ,
            data_out_udb_7 => \Weight_ADC:Net_207_7\ ,
            data_out_udb_6 => \Weight_ADC:Net_207_6\ ,
            data_out_udb_5 => \Weight_ADC:Net_207_5\ ,
            data_out_udb_4 => \Weight_ADC:Net_207_4\ ,
            data_out_udb_3 => \Weight_ADC:Net_207_3\ ,
            data_out_udb_2 => \Weight_ADC:Net_207_2\ ,
            data_out_udb_1 => \Weight_ADC:Net_207_1\ ,
            data_out_udb_0 => \Weight_ADC:Net_207_0\ ,
            eof_udb => Net_5953 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
   0 |   2 |     * |      NONE |      HI_Z_ANALOG |         Weight_Ref_Pin(0) | Analog(Net_5950)
     |   4 |       |      NONE |      HI_Z_ANALOG |   \Weight_ADC:ExtVref(0)\ | Analog(\Weight_ADC:Net_215\)
     |   5 |       |      NONE |         CMOS_OUT |          Color_Pin_LED(0) | 
     |   6 |       |      NONE |     HI_Z_DIGITAL |         Color_Pin_Freq(0) | FB(Net_5969)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL | Proximity_Pin_Actuator(0) | FB(Net_6304)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |  Proximity_Pin_Measure(0) | FB(Net_5967)
     |   2 |     * |      NONE |         CMOS_OUT | Color_Pin_Color_Select(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | Color_Pin_Color_Select(1) | 
     |   4 |     * |      NONE |         CMOS_OUT |  Color_Pin_Freq_Select(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  Color_Pin_Freq_Select(1) | 
     |   7 |     * |      NONE |         CMOS_OUT |          Motor_Pin_PWM(0) | In(Net_5892)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------
  12 |   2 |       |      NONE |         CMOS_OUT |       Actuator_Pin_IN1(0) | In(Net_6166)
     |   3 |       |      NONE |         CMOS_OUT |       Actuator_Pin_IN2(0) | In(Net_6180)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |                 RPI_RX(0) | FB(Net_8)
     |   7 |     * |      NONE |         CMOS_OUT |                 RPI_TX(0) | In(Net_3)
------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.059ms
Digital Placement phase: Elapsed time ==> 1s.805ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "E:\Programmer\Cypres\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Sorting_Controller_r.vh2" --pcf-path "Sorting_Controller.pco" --des-name "Sorting_Controller" --dsf-path "Sorting_Controller.dsf" --sdc-path "Sorting_Controller.sdc" --lib-path "Sorting_Controller_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.651ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.198ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Sorting_Controller_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.495ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.916ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.917ms
API generation phase: Elapsed time ==> 2s.128ms
Dependency generation phase: Elapsed time ==> 0s.024ms
Cleanup phase: Elapsed time ==> 0s.001ms
