0.6
2019.1
May 24 2019
15:06:07
D:/Program_Files/projects/hls/lab7_z2/lab7_2/solution1/sim/verilog/AESL_automem_in1.v,1571686680,systemVerilog,,,,AESL_automem_in1,D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Program_Files/projects/hls/lab7_z2/lab7_2/solution1/sim/verilog/AESL_automem_in2.v,1571686680,systemVerilog,,,,AESL_automem_in2,D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Program_Files/projects/hls/lab7_z2/lab7_2/solution1/sim/verilog/AESL_automem_out_r.v,1571686680,systemVerilog,,,,AESL_automem_out_r,D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Program_Files/projects/hls/lab7_z2/lab7_2/solution1/sim/verilog/foo.autotb.v,1571686680,systemVerilog,,,,apatb_foo_top,D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/Program_Files/projects/hls/lab7_z2/lab7_2/solution1/sim/verilog/foo.v,1571685829,systemVerilog,,,,foo,D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
