<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="15" e="13"/>
<c f="1" b="59" e="59"/>
<c f="1" b="60" e="60"/>
<c f="1" b="61" e="60"/>
<c f="1" b="83" e="83"/>
<c f="1" b="84" e="84"/>
<c f="1" b="85" e="85"/>
<c f="1" b="86" e="86"/>
<c f="1" b="87" e="86"/>
<c f="1" b="100" e="100"/>
<c f="1" b="101" e="101"/>
<c f="1" b="102" e="102"/>
<c f="1" b="103" e="103"/>
<c f="1" b="104" e="103"/>
<c f="1" b="126" e="126"/>
<c f="1" b="127" e="126"/>
<c f="1" b="139" e="139"/>
<c f="1" b="140" e="140"/>
<c f="1" b="141" e="140"/>
<c f="1" b="151" e="151"/>
<c f="1" b="152" e="151"/>
<c f="1" b="163" e="163"/>
<c f="1" b="164" e="164"/>
<c f="1" b="165" e="164"/>
<c f="1" b="191" e="191"/>
<c f="1" b="192" e="192"/>
<c f="1" b="193" e="193"/>
<c f="1" b="194" e="194"/>
<c f="1" b="195" e="194"/>
<c f="1" b="203" e="203"/>
<c f="1" b="204" e="204"/>
<c f="1" b="205" e="205"/>
<c f="1" b="206" e="205"/>
<c f="1" b="225" e="225"/>
<c f="1" b="226" e="226"/>
<c f="1" b="227" e="226"/>
<c f="1" b="235" e="235"/>
<c f="1" b="236" e="235"/>
<c f="1" b="257" e="257"/>
<c f="1" b="258" e="257"/>
<c f="1" b="276" e="276"/>
<c f="1" b="277" e="277"/>
<c f="1" b="278" e="278"/>
<c f="1" b="279" e="278"/>
<c f="1" b="297" e="297"/>
<c f="1" b="298" e="298"/>
<c f="1" b="299" e="298"/>
<c f="1" b="329" e="329"/>
<c f="1" b="330" e="330"/>
<c f="1" b="331" e="330"/>
<c f="1" b="358" e="358"/>
<c f="1" b="359" e="358"/>
<c f="1" b="373" e="373"/>
<c f="1" b="374" e="373"/>
<c f="1" b="376" e="376"/>
<c f="1" b="377" e="376"/>
<c f="1" b="381" e="381"/>
<c f="1" b="382" e="381"/>
<c f="1" b="384" e="384"/>
<c f="1" b="385" e="384"/>
<c f="1" b="400" e="400"/>
<c f="1" b="401" e="401"/>
<c f="1" b="402" e="401"/>
<c f="1" b="410" e="410"/>
<c f="1" b="411" e="411"/>
<c f="1" b="412" e="412"/>
<c f="1" b="413" e="412"/>
<c f="1" b="426" e="426"/>
<c f="1" b="427" e="427"/>
<c f="1" b="428" e="428"/>
<c f="1" b="429" e="428"/>
<c f="1" b="448" e="448"/>
<c f="1" b="449" e="448"/>
<c f="1" b="454" e="454"/>
<c f="1" b="455" e="454"/>
<c f="1" b="458" e="458"/>
<c f="1" b="459" e="459"/>
<c f="1" b="460" e="459"/>
<c f="1" b="470" e="470"/>
<c f="1" b="471" e="471"/>
<c f="1" b="472" e="471"/>
<c f="1" b="475" e="475"/>
<c f="1" b="476" e="475"/>
<c f="1" b="490" e="490"/>
<c f="1" b="491" e="490"/>
<c f="1" b="502" e="502"/>
<c f="1" b="503" e="503"/>
<c f="1" b="504" e="503"/>
<c f="1" b="510" e="510"/>
<c f="1" b="511" e="511"/>
<c f="1" b="512" e="512"/>
<c f="1" b="513" e="513"/>
<c f="1" b="514" e="514"/>
<c f="1" b="515" e="514"/>
<c f="1" b="521" e="521"/>
<c f="1" b="522" e="522"/>
<c f="1" b="523" e="523"/>
<c f="1" b="524" e="523"/>
<c f="1" b="528" e="528"/>
<c f="1" b="529" e="528"/>
<c f="1" b="546" e="546"/>
<c f="1" b="547" e="546"/>
<c f="1" b="575" e="575"/>
<c f="1" b="576" e="576"/>
<c f="1" b="577" e="576"/>
<c f="1" b="584" e="584"/>
<c f="1" b="585" e="585"/>
<c f="1" b="586" e="586"/>
<c f="1" b="587" e="587"/>
<c f="1" b="588" e="587"/>
<c f="1" b="599" e="599"/>
<c f="1" b="600" e="599"/>
<c f="1" b="601" e="601"/>
<c f="1" b="601" e="601"/>
<c f="1" b="606" e="606"/>
<c f="1" b="607" e="606"/>
<c f="1" b="612" e="612"/>
<c f="1" b="613" e="613"/>
<c f="1" b="614" e="614"/>
<c f="1" b="615" e="614"/>
<c f="1" b="619" e="619"/>
<c f="1" b="620" e="619"/>
<c f="1" b="625" e="625"/>
<c f="1" b="626" e="625"/>
<c f="1" b="644" e="644"/>
<c f="1" b="645" e="645"/>
<c f="1" b="646" e="645"/>
<c f="1" b="666" e="666"/>
<c f="1" b="667" e="667"/>
<c f="1" b="668" e="667"/>
<c f="1" b="674" e="674"/>
<c f="1" b="675" e="674"/>
</Comments>
<Macros>
<m f="1" bl="110" bc="7" el="110" ec="49"/>
<m f="1" bl="185" bc="5" el="185" ec="70"/>
<m f="1" bl="211" bc="7" el="211" ec="72"/>
<m f="1" bl="367" bc="7" el="368" ec="71"/>
<m f="1" bl="438" bc="7" el="438" ec="54"/>
<m f="1" bl="446" bc="5" el="446" ec="70"/>
<m f="1" bl="495" bc="5" el="495" ec="79"/>
<m f="1" bl="498" bc="3" el="498" ec="51"/>
<m f="1" bl="573" bc="5" el="574" ec="24"/>
<m f="1" bl="590" bc="5" el="592" ec="53"/>
<m f="1" bl="593" bc="5" el="595" ec="57"/>
<m f="1" bl="607" bc="3" el="608" ec="58"/>
<m f="1" bl="615" bc="3" el="615" ec="71"/>
<m f="1" bl="671" bc="5" el="671" ec="42"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="34" e="34"/>
<c f="2" b="35" e="34"/>
<c f="2" b="38" e="38"/>
<c f="2" b="39" e="38"/>
<c f="2" b="41" e="41"/>
<c f="2" b="42" e="42"/>
<c f="2" b="43" e="42"/>
<c f="2" b="60" e="60"/>
<c f="2" b="61" e="60"/>
<c f="2" b="74" e="74"/>
<c f="2" b="75" e="74"/>
<c f="2" b="94" e="94"/>
<c f="2" b="95" e="95"/>
<c f="2" b="96" e="95"/>
<c f="2" b="143" e="143"/>
<c f="2" b="144" e="144"/>
<c f="2" b="145" e="145"/>
<c f="2" b="146" e="146"/>
<c f="2" b="147" e="147"/>
<c f="2" b="148" e="147"/>
<c f="2" b="151" e="151"/>
<c f="2" b="152" e="152"/>
<c f="2" b="153" e="153"/>
<c f="2" b="154" e="154"/>
<c f="2" b="155" e="155"/>
<c f="2" b="156" e="156"/>
<c f="2" b="157" e="157"/>
<c f="2" b="158" e="158"/>
<c f="2" b="159" e="158"/>
<c f="2" b="184" e="184"/>
<c f="2" b="185" e="185"/>
<c f="2" b="186" e="186"/>
<c f="2" b="187" e="187"/>
<c f="2" b="188" e="187"/>
<c f="2" b="192" e="192"/>
<c f="2" b="193" e="193"/>
<c f="2" b="194" e="194"/>
<c f="2" b="195" e="195"/>
<c f="2" b="196" e="195"/>
<c f="2" b="207" e="207"/>
<c f="2" b="208" e="208"/>
<c f="2" b="209" e="208"/>
<c f="2" b="223" e="223"/>
<c f="2" b="224" e="223"/>
<c f="2" b="239" e="239"/>
<c f="2" b="240" e="239"/>
<c f="2" b="285" e="285"/>
<c f="2" b="286" e="285"/>
<c f="2" b="290" e="290"/>
<c f="2" b="292" e="292"/>
<c f="2" b="293" e="293"/>
<c f="2" b="294" e="293"/>
<c f="2" b="296" e="296"/>
<c f="2" b="297" e="297"/>
<c f="2" b="298" e="297"/>
<c f="2" b="301" e="301"/>
<c f="2" b="302" e="302"/>
<c f="2" b="303" e="302"/>
<c f="2" b="307" e="307"/>
<c f="2" b="308" e="308"/>
<c f="2" b="309" e="309"/>
<c f="2" b="310" e="309"/>
<c f="2" b="314" e="314"/>
<c f="2" b="315" e="315"/>
<c f="2" b="316" e="316"/>
<c f="2" b="317" e="316"/>
<c f="2" b="321" e="321"/>
<c f="2" b="322" e="322"/>
<c f="2" b="323" e="322"/>
<c f="2" b="379" e="379"/>
<c f="2" b="380" e="380"/>
<c f="2" b="381" e="381"/>
<c f="2" b="382" e="381"/>
<c f="2" b="386" e="386"/>
<c f="2" b="387" e="387"/>
<c f="2" b="388" e="387"/>
<c f="2" b="392" e="392"/>
<c f="2" b="393" e="393"/>
<c f="2" b="394" e="394"/>
<c f="2" b="395" e="394"/>
<c f="2" b="397" e="397"/>
<c f="2" b="398" e="398"/>
<c f="2" b="399" e="399"/>
<c f="2" b="400" e="399"/>
<c f="2" b="418" e="418"/>
<c f="2" b="419" e="419"/>
<c f="2" b="420" e="420"/>
<c f="2" b="421" e="421"/>
<c f="2" b="422" e="422"/>
<c f="2" b="423" e="422"/>
<c f="2" b="427" e="427"/>
<c f="2" b="428" e="428"/>
<c f="2" b="429" e="429"/>
<c f="2" b="430" e="430"/>
<c f="2" b="431" e="430"/>
<c f="2" b="439" e="439"/>
<c f="2" b="441" e="439"/>
</Comments>
<Macros/>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="13" e="13"/>
<c f="3" b="15" e="13"/>
<c f="3" b="36" e="36"/>
<c f="3" b="37" e="37"/>
<c f="3" b="38" e="37"/>
<c f="3" b="44" e="44"/>
<c f="3" b="45" e="45"/>
<c f="3" b="46" e="46"/>
<c f="3" b="47" e="46"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="03430bb232456397876d16274f088454_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="21" lineend="61" original="">
<cr namespace="llvm" access="none" kind="class" name="ARMSubtarget" id="03430bb232456397876d16274f088454_3177358262ca7f653e8cfe41aac6f52e" file="3" linestart="22" lineend="22" previous="4302766d6a218e79b639aed08b6e6733_3177358262ca7f653e8cfe41aac6f52e"/>
<cr namespace="llvm" access="none" kind="class" name="ARMBaseInstrInfo" id="03430bb232456397876d16274f088454_9b505b831079eb1a273b49419189db5b" file="3" linestart="23" lineend="23" previous="4302766d6a218e79b639aed08b6e6733_9b505b831079eb1a273b49419189db5b"/>
<cr namespace="llvm" access="none" depth="1" kind="struct" name="Thumb1RegisterInfo" id="03430bb232456397876d16274f088454_c259e28e33c5dc4c21dbff54ee9b27c8" file="3" linestart="25" lineend="60">
<base access="public">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</base>
<cr access="public" kind="struct" name="Thumb1RegisterInfo" id="03430bb232456397876d16274f088454_6f4f5ede6af6909756b7a80a95f83a08" file="3" linestart="25" lineend="25"/>
<Decl access="public"/>
<c name="Thumb1RegisterInfo" id="03430bb232456397876d16274f088454_0d8df3a30b7586e7a224b61b6283d5fb" file="3" linestart="27" lineend="27" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d83bca43e3c159dd5e5469a047faa0b0_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getLargestLegalSuperClass" id="03430bb232456397876d16274f088454_701f6409163963df4b530882eb2ccfee" file="3" linestart="29" lineend="30" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPointerRegClass" id="03430bb232456397876d16274f088454_3180d7b58abdbd6c0d6e8ef7f10bb44a" file="3" linestart="32" lineend="34" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="34" cb="38">
<n45 lb="34" cb="38">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="emitLoadConstPool" id="03430bb232456397876d16274f088454_d4e69afddf85b22057aa3df78be3229c" file="3" linestart="38" lineend="42" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Val" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="ARMCC::CondCodes" isLiteral="true" init="true" access2="none">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
<Stmt>
<drx lb="41" cb="45" le="41" ce="52" id="9ae88c1643aad111cfd208406cc6b04a_95d57aab21688da23b51c587865180c9" nm="AL"/>

</Stmt>
</p>
<p name="PredReg" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="41" cb="75">
<n45 lb="41" cb="75">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="42" cb="40" le="42" ce="54">
<drx lb="42" cb="40" le="42" ce="54" id="d038367435b7928d04997491e912d58d_25447d18a702efb632f34b281c65e4a9" nm="NoFlags"/>
</n32>

</Stmt>
</p>
</m>
<m name="rewriteFrameIndex" id="03430bb232456397876d16274f088454_69ecab710f6587c730fc8faa0d1ef56b" file="3" linestart="47" lineend="49" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FrameRegIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="resolveFrameIndex" id="03430bb232456397876d16274f088454_646f94a92e9136b8602241660be23c96" file="3" linestart="50" lineend="51" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="saveScavengerRegister" id="03430bb232456397876d16274f088454_eb2c1b62dfbdb9ed1e61f859a263d825" file="3" linestart="52" lineend="56" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="eliminateFrameIndex" id="03430bb232456397876d16274f088454_d5521dd9c1cc382daded0ccfa6bee249" file="3" linestart="57" lineend="59" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SPAdj" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="FIOperandNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RS" proto="llvm::RegScavenger *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<rt>
<cr id="5de20c206c61f208531631962faa23a4_5b3d8c591abe16edac31def318a7e873"/>
</rt>
</pt>
<Stmt>
<n32 lb="59" cb="47">
<n16 lb="59" cb="47">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="operator=" id="03430bb232456397876d16274f088454_367b66e5f90b66ae7dd9d806fe577376" file="3" linestart="25" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::Thumb1RegisterInfo &amp;">
<lrf>
<rt>
<cr id="03430bb232456397876d16274f088454_c259e28e33c5dc4c21dbff54ee9b27c8"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::Thumb1RegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="03430bb232456397876d16274f088454_c259e28e33c5dc4c21dbff54ee9b27c8"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~Thumb1RegisterInfo" id="03430bb232456397876d16274f088454_512cc6dc033eecdc048144ce79e11e01" file="3" linestart="25" lineend="25" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="Thumb1RegisterInfo" id="03430bb232456397876d16274f088454_063c37fa10e7cc8efbe00e5451d8dad5" file="3" linestart="25" lineend="25" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::Thumb1RegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="03430bb232456397876d16274f088454_c259e28e33c5dc4c21dbff54ee9b27c8"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="Thumb1RegisterInfo" id="03430bb232456397876d16274f088454_b0bbb1a62e062cab62817d451f7100f9" file="3" linestart="25" lineend="25" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::Thumb1RegisterInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="03430bb232456397876d16274f088454_c259e28e33c5dc4c21dbff54ee9b27c8"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<ns name="llvm" id="b08ee5109a4d2aea3d861667cfd23aaf_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="26" lineend="439" original="">
<cr namespace="llvm" access="none" kind="class" name="ARMSubtarget" id="b08ee5109a4d2aea3d861667cfd23aaf_3177358262ca7f653e8cfe41aac6f52e" file="2" linestart="27" lineend="27" previous="03430bb232456397876d16274f088454_3177358262ca7f653e8cfe41aac6f52e"/>
<cr namespace="llvm" access="none" kind="class" name="ARMBaseRegisterInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_f6e17bef111765358104a716f11a8f14" file="2" linestart="28" lineend="28" previous="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
<cr namespace="llvm" access="none" depth="0" kind="class" name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b" file="2" linestart="30" lineend="324" previous="03430bb232456397876d16274f088454_9b505b831079eb1a273b49419189db5b">
<cr access="public" kind="class" name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_f159c958b8abef8d8a79dbf956efd797" file="2" linestart="30" lineend="30"/>
<fl name="Subtarget" id="b08ee5109a4d2aea3d861667cfd23aaf_01f3e709a687500195c75f5d65098d98" file="2" linestart="31" lineend="31" isLiteral="true" isRef="true" access="private" proto="const llvm::ARMSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="d83bca43e3c159dd5e5469a047faa0b0_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
</fl>
<Decl access="protected"/>
<c name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_85fcc8be71b8458b24776179863b5269" file="2" linestart="35" lineend="35" explicit="true" access="protected">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d83bca43e3c159dd5e5469a047faa0b0_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<Decl access="public"/>
<m name="hasNOP" id="b08ee5109a4d2aea3d861667cfd23aaf_c7464c41e8789af7f891019dc717e84a" file="2" linestart="39" lineend="39" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="getUnindexedOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_bc8b0ac5fb0b760fc5cd54d5ce07cce6" file="2" linestart="43" lineend="43" pure="true" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="convertToThreeAddress" id="b08ee5109a4d2aea3d861667cfd23aaf_3b13a9a43a587b5493960b8db8f87860" file="2" linestart="45" lineend="47" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MFI" proto="MachineFunction::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="LV" proto="llvm::LiveVariables *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_21200ebcc17540790537704d977d96a1"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegisterInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_1add9e9163967da6308c61d0d81ddd89" file="2" linestart="49" lineend="49" pure="true" virtual="true" access="public">
<fpt const="true" proto="const llvm::ARMBaseRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
<m name="getSubtarget" id="b08ee5109a4d2aea3d861667cfd23aaf_65fc5587db7a37a3a5f30b6113bd0371" file="2" linestart="50" lineend="50" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::ARMSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="d83bca43e3c159dd5e5469a047faa0b0_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="50" cb="44" le="50" ce="64">
<rx lb="50" cb="46" le="50" ce="53" pvirg="true">
<mex lb="50" cb="53" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_01f3e709a687500195c75f5d65098d98" nm="Subtarget" arrow="1">
<n19 lb="50" cb="53"/>
</mex>
</rx>
</u>

</Stmt>
</m>
<m name="CreateTargetHazardRecognizer" id="b08ee5109a4d2aea3d861667cfd23aaf_b72e22e9b9fb802eb6cebda59b26b662" file="2" linestart="52" lineend="54" access="public">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="STI" proto="const llvm::TargetSubtargetInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="0781fffcd635d820a7f74e261caa02d7_00c12b8656a07c06a75b4b5e52fcd2ea"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="CreateTargetPostRAHazardRecognizer" id="b08ee5109a4d2aea3d861667cfd23aaf_f5924241c4676c03b9bae863984ef752" file="2" linestart="56" lineend="58" access="public">
<fpt const="true" proto="llvm::ScheduleHazardRecognizer *">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_73b724ff4b1b8d1992291a7c90302bef"/>
</rt>
</pt>
</fpt>
<p name="II" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DAG" proto="const llvm::ScheduleDAG *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="b08ee5109a4d2aea3d861667cfd23aaf_b3adc9726795f52a6ccf03193d4ffd0b" file="2" linestart="61" lineend="64" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="64" cb="41"/>

</Stmt>
</p>
</m>
<m name="RemoveBranch" id="b08ee5109a4d2aea3d861667cfd23aaf_1213719696561995cb10984a6d747d00" file="2" linestart="65" lineend="65" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="InsertBranch" id="b08ee5109a4d2aea3d861667cfd23aaf_2b5eba1273d779f5389560c472d5dc7f" file="2" linestart="66" lineend="69" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReverseBranchCondition" id="b08ee5109a4d2aea3d861667cfd23aaf_99f025b2b299aae17ebfa5b7f940627b" file="2" linestart="71" lineend="72" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPredicated" id="b08ee5109a4d2aea3d861667cfd23aaf_cc3df2e473a31a80bce268e63585b07c" file="2" linestart="75" lineend="75" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_a3b79112aa15ae1121162caf47ddf5c9" file="2" linestart="77" lineend="81" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="ARMCC::CondCodes">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="77" cb="63" le="81" ce="3">
<dst lb="78" cb="5" le="78" ce="45">
<exp pvirg="true"/>
<Var nm="PIdx" value="true">
<bt name="int"/>
<mce lb="78" cb="16" le="78" ce="44" nbparm="0" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980">
<exp pvirg="true"/>
<mex lb="78" cb="16" le="78" ce="20" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980" nm="findFirstPredOperandIdx" arrow="1">
<n32 lb="78" cb="16">
<drx lb="78" cb="16" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<rx lb="79" cb="5" le="80" ce="32" pvirg="true">
<co lb="79" cb="12" le="80" ce="32">
<exp pvirg="true"/>
<xop lb="79" cb="12" le="79" ce="21" kind="!=">
<n32 lb="79" cb="12">
<drx lb="79" cb="12" kind="lvalue" nm="PIdx"/>
</n32>
<uo lb="79" cb="20" le="79" ce="21" kind="-">
<n45 lb="79" cb="21">
<flit/>
</n45>
</uo>
</xop>
<ocast lb="79" cb="25" le="79" ce="71">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
<mce lb="79" cb="43" le="79" ce="71" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="79" cb="43" le="79" ce="64" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<mce lb="79" cb="43" le="79" ce="62" nbparm="1" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7">
<exp pvirg="true"/>
<mex lb="79" cb="43" le="79" ce="47" id="d038367435b7928d04997491e912d58d_d963a30026cb88dfa42da56d95ee78a7" nm="getOperand" arrow="1">
<n32 lb="79" cb="43">
<drx lb="79" cb="43" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="79" cb="58">
<n32 lb="79" cb="58">
<drx lb="79" cb="58" kind="lvalue" nm="PIdx"/>
</n32>
</n32>
</mce>
</mex>
</mce>
</ocast>
<drx lb="80" cb="25" le="80" ce="32" id="9ae88c1643aad111cfd208406cc6b04a_95d57aab21688da23b51c587865180c9" nm="AL"/>
</co>
</rx>
</u>

</Stmt>
</m>
<m name="PredicateInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_e68b8ad76131b469c2d5c22a8ea2efcb" file="2" linestart="83" lineend="84" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="SubsumesPredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_630273f169d575084e90e7093476adb7" file="2" linestart="86" lineend="87" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Pred1" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Pred2" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="DefinesPredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_9e5a8a7d3e46bc6dcbc6a370158cac06" file="2" linestart="89" lineend="90" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="std::vector&lt;MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPredicable" id="b08ee5109a4d2aea3d861667cfd23aaf_033980b82cd518bf519e5ba66df4519b" file="2" linestart="92" lineend="92" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="GetInstSizeInBytes" id="b08ee5109a4d2aea3d861667cfd23aaf_4223c4d00c91f9e5ed0b3323074a5146" file="2" linestart="96" lineend="96" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadFromStackSlot" id="b08ee5109a4d2aea3d861667cfd23aaf_63ed2028d4c93e946daa837d5aa92f96" file="2" linestart="98" lineend="99" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreToStackSlot" id="b08ee5109a4d2aea3d861667cfd23aaf_10ca77785f5e6b8dcd9c6ae6d7706feb" file="2" linestart="100" lineend="101" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadFromStackSlotPostFE" id="b08ee5109a4d2aea3d861667cfd23aaf_04da453dfdbb0a3a5ad99e5831861c49" file="2" linestart="102" lineend="103" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreToStackSlotPostFE" id="b08ee5109a4d2aea3d861667cfd23aaf_a067f0e6e16141e89176bba5ca3792d0" file="2" linestart="104" lineend="105" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="copyPhysReg" id="b08ee5109a4d2aea3d861667cfd23aaf_cdd150e1a8aa163e70d0d99e19d4fd0a" file="2" linestart="107" lineend="109" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="b08ee5109a4d2aea3d861667cfd23aaf_f6b65f8fad4cbe8dc56b47c048c6481b" file="2" linestart="111" lineend="115" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStackSlot" id="b08ee5109a4d2aea3d861667cfd23aaf_e572d0726dddadb7c47e79c0cb1cfdc3" file="2" linestart="117" lineend="121" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandPostRAPseudo" id="b08ee5109a4d2aea3d861667cfd23aaf_113ce65760d4c7d30eb9caa7a1d47f02" file="2" linestart="123" lineend="123" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="reMaterialize" id="b08ee5109a4d2aea3d861667cfd23aaf_1db97dbd67575cbf5f88e6bbb067666a" file="2" linestart="125" lineend="128" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Orig" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="duplicate" id="b08ee5109a4d2aea3d861667cfd23aaf_798b5bcc6f6cd5118e0ecc09a2cef5a9" file="2" linestart="130" lineend="131" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="Orig" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="commuteInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_d4e358df87d30e9a4b37615724366f5d" file="2" linestart="133" lineend="134" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="134" cb="41"/>

</Stmt>
</p>
</m>
<m name="AddDReg" id="b08ee5109a4d2aea3d861667cfd23aaf_419bb5c9d8bf0ff62f317d2d322ebc59" file="2" linestart="136" lineend="138" access="public">
<fpt const="true" proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="State" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="produceSameValue" id="b08ee5109a4d2aea3d861667cfd23aaf_dcf403a1f3fbd923e6764e7f96ef433f" file="2" linestart="140" lineend="141" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI0" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI1" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="areLoadsFromSameBasePtr" id="b08ee5109a4d2aea3d861667cfd23aaf_33a1e457979f3ce362bc630d946b82af" file="2" linestart="148" lineend="149" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Load1" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Load2" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset1" proto="int64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Offset2" proto="int64_t &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<bt name="long long"/>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="shouldScheduleLoadsNear" id="b08ee5109a4d2aea3d861667cfd23aaf_60fd89107641ec10b595f3d68e4d2c74" file="2" linestart="159" lineend="161" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Load1" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Load2" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset1" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="Offset2" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="NumLoads" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSchedulingBoundary" id="b08ee5109a4d2aea3d861667cfd23aaf_3eca83998048c319e5c7afb0d96d630d" file="2" linestart="163" lineend="165" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="const llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToIfCvt" id="b08ee5109a4d2aea3d861667cfd23aaf_1884d8c7711cc83461a464294c15baaf" file="2" linestart="167" lineend="169" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraPredCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToIfCvt" id="b08ee5109a4d2aea3d861667cfd23aaf_59cd131a44046cae2d60437ac97b86e0" file="2" linestart="171" lineend="174" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumT" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraT" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumF" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraF" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isProfitableToDupForIfCvt" id="b08ee5109a4d2aea3d861667cfd23aaf_d874d8bce7eb07615f86c78f23707932" file="2" linestart="176" lineend="179" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NumCycles" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Probability" proto="const llvm::BranchProbability &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_8b6d54abed686387aeec232793f7598a"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="177" cb="80" le="179" ce="3">
<rx lb="178" cb="5" le="178" ce="25" pvirg="true">
<xop lb="178" cb="12" le="178" ce="25" kind="==">
<n32 lb="178" cb="12">
<drx lb="178" cb="12" kind="lvalue" nm="NumCycles"/>
</n32>
<n32 lb="178" cb="25">
<n45 lb="178" cb="25">
<flit/>
</n45>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="isProfitableToUnpredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_e865666f1198eb066bba38ec1a810673" file="2" linestart="181" lineend="182" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="TMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FMBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="analyzeCompare" id="b08ee5109a4d2aea3d861667cfd23aaf_d234e00c488b2587ec715aed612484b2" file="2" linestart="188" lineend="190" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="CmpMask" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="CmpValue" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="optimizeCompareInstr" id="b08ee5109a4d2aea3d861667cfd23aaf_bd79df586a417fbad2d7751239150ba3" file="2" linestart="196" lineend="198" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="CmpInstr" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg2" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="CmpMask" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="CmpValue" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="analyzeSelect" id="b08ee5109a4d2aea3d861667cfd23aaf_ff32ddb33fb3f0334c6053e56c18d9e8" file="2" linestart="200" lineend="203" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TrueOp" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FalseOp" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Optimizable" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="optimizeSelect" id="b08ee5109a4d2aea3d861667cfd23aaf_e572885b137e4204957cde8ca79ab413" file="2" linestart="205" lineend="205" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="FoldImmediate" id="b08ee5109a4d2aea3d861667cfd23aaf_752a3b7298273d53b5dac2d7e3670906" file="2" linestart="209" lineend="210" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="UseMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNumMicroOps" id="b08ee5109a4d2aea3d861667cfd23aaf_96ca998544a6b83bbef5da2da2a1a678" file="2" linestart="212" lineend="213" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_c9e0d772d35e0c24777b0fbd5522417f" file="2" linestart="215" lineend="218" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_8142b5e5562b618da2268d182600f4b9" file="2" linestart="219" lineend="221" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseNode" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getExecutionDomain" id="b08ee5109a4d2aea3d861667cfd23aaf_3c90181f1cde81654e5e885a076037b4" file="2" linestart="224" lineend="225" access="public">
<fpt const="true" proto="std::pair&lt;uint16_t, uint16_t&gt;">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</template_arguments>
</tss>
</ety>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="setExecutionDomain" id="b08ee5109a4d2aea3d861667cfd23aaf_24030f2b8e4056038c0c5c47a78f9e4f" file="2" linestart="226" lineend="226" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Domain" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPartialRegUpdateClearance" id="b08ee5109a4d2aea3d861667cfd23aaf_083cbb6a805be70f7ac6069a486b6d40" file="2" linestart="228" lineend="229" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="breakPartialRegDependency" id="b08ee5109a4d2aea3d861667cfd23aaf_b9a758d154491b58adc40084cde6d6d3" file="2" linestart="230" lineend="231" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getUnconditionalBranch" id="b08ee5109a4d2aea3d861667cfd23aaf_80bfb4703c02a96f93c51e06b9077faa" file="2" linestart="233" lineend="235" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Branch" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BranchTarget" proto="const llvm::MCSymbolRefExpr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_d043d8f39b4e1243ba83b654d7bdd0e2"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getTrap" id="b08ee5109a4d2aea3d861667cfd23aaf_614a387a162911293003b51b99485b26" file="2" linestart="237" lineend="237" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getNumLDMAddresses" id="b08ee5109a4d2aea3d861667cfd23aaf_9d951640c907b095c396461b6806ef92" file="2" linestart="240" lineend="240" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="getInstBundleLength" id="b08ee5109a4d2aea3d861667cfd23aaf_ca7aecfb263c76fe10193038497910fa" file="2" linestart="243" lineend="243" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVLDMDefCycle" id="b08ee5109a4d2aea3d861667cfd23aaf_c67318a2a424cf6dfa5ae5dee7fefd8a" file="2" linestart="245" lineend="248" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DefClass" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getLDMDefCycle" id="b08ee5109a4d2aea3d861667cfd23aaf_4b866064187d8206cd6c01dc4d159f70" file="2" linestart="249" lineend="252" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DefClass" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getVSTMUseCycle" id="b08ee5109a4d2aea3d861667cfd23aaf_a577a6640877e7f3bc8b62f593cb46be" file="2" linestart="253" lineend="256" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="UseClass" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSTMUseCycle" id="b08ee5109a4d2aea3d861667cfd23aaf_dc41415991f0871ece95b5d74786de99" file="2" linestart="257" lineend="260" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="UseClass" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOperandLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_6a8c9028304167985db3758e16099534" file="2" linestart="261" lineend="265" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="DefAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMCID" proto="const llvm::MCInstrDesc &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseAlign" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getPredicationCost" id="b08ee5109a4d2aea3d861667cfd23aaf_ec586bea9376276af6ccd33860fa25ae" file="2" linestart="267" lineend="267" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getInstrLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_1bdbd2d383fe5cf6ead1841165df7057" file="2" linestart="269" lineend="271" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PredCost" proto="unsigned int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>
<n32 lb="271" cb="49">
<n16 lb="271" cb="49">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="getInstrLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_6d9887a6af3930ddc99ff96b76f6c203" file="2" linestart="273" lineend="274" access="private">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Node" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="e657d4590d4ae2f19e9fcd6accd93c66_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasHighOperandLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_53b49f6cbee5b15839df22d1342d785f" file="2" linestart="276" lineend="280" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasLowDefLatency" id="b08ee5109a4d2aea3d861667cfd23aaf_707b73188f05282f148b007a498c20ff" file="2" linestart="281" lineend="283" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="ItinData" proto="const llvm::InstrItineraryData *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefMI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="verifyInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_dd1361175a342cd1320f58caf48f7487" file="2" linestart="286" lineend="287" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="ErrInfo" proto="llvm::StringRef &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<fl name="MLxEntryMap" id="b08ee5109a4d2aea3d861667cfd23aaf_f95e1214b39abeae24567f7f997d22d7" file="2" linestart="294" lineend="294" access="private" proto="DenseMap&lt;unsigned int, unsigned int&gt;">
<tss>
<templatebase id="a2e0511a2f7df2d0d224b4855fe9d8ec_6c3b609a49f5ba6a1fa3fad8d9fe38bc"/>
<template_arguments>
<bt name="unsigned int"/>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</fl>
<fl name="MLxHazardOpcodes" id="b08ee5109a4d2aea3d861667cfd23aaf_bf546955499a8ed977ea75cd28177af2" file="2" linestart="298" lineend="298" access="private" proto="SmallSet&lt;unsigned int, 16&gt;">
<tss>
<templatebase id="9c4b9327ad3220f2da72620c85b94779_cb64119211184d7bf0be7312d49d306a"/>
<template_arguments>
<bt name="unsigned int"/>
<Stmt>
<n45 lb="298" cb="22">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</fl>
<Decl access="public"/>
<m name="isFpMLxInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_93e81b58bf2380a7776030b385f0a84c" file="2" linestart="303" lineend="305" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="303" cb="50" le="305" ce="3">
<rx lb="304" cb="5" le="304" ce="36" pvirg="true">
<n32 lb="304" cb="12" le="304" ce="36">
<mce lb="304" cb="12" le="304" ce="36" nbparm="1" id="a2e0511a2f7df2d0d224b4855fe9d8ec_9711c5cd7bede1743cf6ca03a538d14f">
<exp pvirg="true"/>
<mex lb="304" cb="12" le="304" ce="24" id="a2e0511a2f7df2d0d224b4855fe9d8ec_9711c5cd7bede1743cf6ca03a538d14f" nm="count" point="1">
<n32 lb="304" cb="12">
<mex lb="304" cb="12" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_f95e1214b39abeae24567f7f997d22d7" nm="MLxEntryMap" arrow="1">
<n19 lb="304" cb="12"/>
</mex>
</n32>
</mex>
<n32 lb="304" cb="30">
<drx lb="304" cb="30" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isFpMLxInstruction" id="b08ee5109a4d2aea3d861667cfd23aaf_4913fc11333655a8599e5682980003d2" file="2" linestart="310" lineend="312" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MulOpc" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AddSubOpc" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="NegAcc" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="HasLane" proto="bool &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="bool"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="canCauseFpMLxStall" id="b08ee5109a4d2aea3d861667cfd23aaf_4fd40630aceeaf2c3ab9bd0cd713e364" file="2" linestart="317" lineend="319" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="317" cb="50" le="319" ce="3">
<rx lb="318" cb="5" le="318" ce="41" pvirg="true">
<n32 lb="318" cb="12" le="318" ce="41">
<mce lb="318" cb="12" le="318" ce="41" nbparm="1" id="9c4b9327ad3220f2da72620c85b94779_38ffe617e9942ed40d52f55f0a5728f0">
<exp pvirg="true"/>
<mex lb="318" cb="12" le="318" ce="29" id="9c4b9327ad3220f2da72620c85b94779_38ffe617e9942ed40d52f55f0a5728f0" nm="count" point="1">
<mex lb="318" cb="12" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_bf546955499a8ed977ea75cd28177af2" nm="MLxHazardOpcodes" arrow="1">
<n19 lb="318" cb="12"/>
</mex>
</mex>
<n32 lb="318" cb="35">
<drx lb="318" cb="35" kind="lvalue" nm="Opcode"/>
</n32>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isSwiftFastImmShift" id="b08ee5109a4d2aea3d861667cfd23aaf_3a50299840b29bbd42cdb0c2c50bdbd1" file="2" linestart="323" lineend="323" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="b08ee5109a4d2aea3d861667cfd23aaf_85551f7e54d696de7165e9a68c7b2365" file="2" linestart="30" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::ARMBaseInstrInfo &amp;">
<lrf>
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_09d0e831f171f57715d99dbcdca925b5" file="2" linestart="30" lineend="30" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
</d>
<c name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_11eff19d984386bc344027d773e8b680" file="2" linestart="30" lineend="30" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="ARMBaseInstrInfo" id="b08ee5109a4d2aea3d861667cfd23aaf_1a3112830b68d722627d53c83bf8e712" file="2" linestart="30" lineend="30" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::ARMBaseInstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<f namespace="llvm" name="AddDefaultPred" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7" file="2" linestart="326" lineend="329" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="const llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="327" cb="75" le="329" ce="1">
<rx lb="328" cb="3" le="328" ce="49" pvirg="true">
<mce lb="328" cb="10" le="328" ce="49" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="328" cb="10" le="328" ce="41" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<mce lb="328" cb="10" le="328" ce="39" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="328" cb="10" le="328" ce="14" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<drx lb="328" cb="10" kind="lvalue" nm="MIB"/>
</mex>
<ocast lb="328" cb="21" le="328" ce="37">
<Tdef>
<bt name="long long"/>
</Tdef>
<n32 lb="328" cb="30" le="328" ce="37">
<drx lb="328" cb="30" le="328" ce="37" id="9ae88c1643aad111cfd208406cc6b04a_95d57aab21688da23b51c587865180c9" nm="AL"/>
</n32>
</ocast>
</mce>
</mex>
<n32 lb="328" cb="48">
<n45 lb="328" cb="48">
<flit/>
</n45>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="AddDefaultCC" id="b08ee5109a4d2aea3d861667cfd23aaf_2ae9b50a8637e04bfd6de44de8699422" file="2" linestart="331" lineend="334" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="const llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="332" cb="73" le="334" ce="1">
<rx lb="333" cb="3" le="333" ce="22" pvirg="true">
<mce lb="333" cb="10" le="333" ce="22" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="333" cb="10" le="333" ce="14" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<drx lb="333" cb="10" kind="lvalue" nm="MIB"/>
</mex>
<n32 lb="333" cb="21">
<n45 lb="333" cb="21">
<flit/>
</n45>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="AddDefaultT1CC" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300" file="2" linestart="336" lineend="340" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="const llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="isDead" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
<Stmt>
<n9 lb="338" cb="57"/>

</Stmt>
</p>
<Stmt>
<u lb="338" cb="64" le="340" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="AddNoT1CC" id="b08ee5109a4d2aea3d861667cfd23aaf_0e639af006d6c244e4b38745514c812b" file="2" linestart="342" lineend="345" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="const llvm::MachineInstrBuilder &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="MIB" proto="const llvm::MachineInstrBuilder &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="343" cb="70" le="345" ce="1">
<rx lb="344" cb="3" le="344" ce="22" pvirg="true">
<mce lb="344" cb="10" le="344" ce="22" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="344" cb="10" le="344" ce="14" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<drx lb="344" cb="10" kind="lvalue" nm="MIB"/>
</mex>
<n32 lb="344" cb="21">
<n45 lb="344" cb="21">
<flit/>
</n45>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="isUncondBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_eeac0935dc8e3ea4dc3d48b2cbfe272d" file="2" linestart="347" lineend="350" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="348" cb="36" le="350" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isCondBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_907d5f29e8a04db5e52eaebba50cfae7" file="2" linestart="352" lineend="355" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="353" cb="34" le="355" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isJumpTableBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_2d681af812495807ec81a29de3bcc82f" file="2" linestart="357" lineend="361" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="358" cb="39" le="361" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isIndirectBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_116f4e4218bec94388ff44f6c1b6a67e" file="2" linestart="363" lineend="366" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="364" cb="38" le="366" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isPopOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_562f08178650d13ae753131d5290631f" file="2" linestart="368" lineend="372" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="368" cb="41" le="372" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="isPushOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_29dec473fbe17d739577388a71c2d244" file="2" linestart="374" lineend="377" access="none" storage="static" inline="true" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="374" cb="42" le="377" ce="1"/>

</Stmt>
</f>
<f namespace="llvm" name="getInstrPredicate" id="b08ee5109a4d2aea3d861667cfd23aaf_efd737dd346494c2c244fb0efd62d2bd" file="2" linestart="382" lineend="382" access="none">
<fpt proto="ARMCC::CondCodes">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PredReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="getMatchingCondBranchOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_d3ea4f90b223ff4ae351ebc564291fa1" file="2" linestart="384" lineend="384" access="none">
<fpt proto="int">
<bt name="int"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="canFoldARMInstrIntoMOVCC" id="b08ee5109a4d2aea3d861667cfd23aaf_88572a1e2484df1af1928b001aab90a2" file="2" linestart="388" lineend="390" access="none">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MachineRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="convertAddSubFlagsOpcode" id="b08ee5109a4d2aea3d861667cfd23aaf_5ce5433a84adb441c128d1d5157dc3ce" file="2" linestart="395" lineend="395" access="none">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="OldOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="emitARMRegPlusImmediate" id="b08ee5109a4d2aea3d861667cfd23aaf_35e5dc4ad924bf8c189374821815e468" file="2" linestart="400" lineend="404" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="ARMCC::CondCodes" isLiteral="true" access2="none">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="PredReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="404" cb="78">
<n45 lb="404" cb="78">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</f>
<f namespace="llvm" name="emitT2RegPlusImmediate" id="b08ee5109a4d2aea3d861667cfd23aaf_77dbff3f15a82b4b4d36555a210507d0" file="2" linestart="406" lineend="410" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="ARMCC::CondCodes" isLiteral="true" access2="none">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
<Stmt>

</Stmt>
</p>
<p name="PredReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="410" cb="77">
<n45 lb="410" cb="77">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</f>
<f namespace="llvm" name="emitThumbRegPlusImmediate" id="b08ee5109a4d2aea3d861667cfd23aaf_63f33c314b344b719de1cab359221c13" file="2" linestart="411" lineend="416" access="none" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::TargetInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::ARMBaseRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="416" cb="51">
<n45 lb="416" cb="51">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</f>
<f namespace="llvm" name="tryFoldSPUpdateIntoPushPop" id="b08ee5109a4d2aea3d861667cfd23aaf_84064f49860293579d6490700854f9ac" file="2" linestart="423" lineend="425" access="none">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Subtarget" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d83bca43e3c159dd5e5469a047faa0b0_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="rewriteARMFrameIndex" id="b08ee5109a4d2aea3d861667cfd23aaf_0a2d42eb6a3e81ff5074f8f37f07b4a0" file="2" linestart="431" lineend="433" access="none">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameRegIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="rewriteT2FrameIndex" id="b08ee5109a4d2aea3d861667cfd23aaf_7f964122207da9e2f201a309671b38ec" file="2" linestart="435" lineend="437" access="none">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameRegIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<ns name="llvm" id="8b965fb8d36df7aacec357f2cd395745_544dadc8774ac7e8cdf9804c9bca3e1f" file="1" linestart="35" lineend="37" original="">
<v namespace="llvm" name="ReuseFrameIndexVals" proto="cl::opt&lt;bool&gt;" id="8b965fb8d36df7aacec357f2cd395745_542fd586a6048306ab91fda337e04085" file="1" linestart="36" lineend="36" storage="extern" access2="none">
<ety>
<tss>
<templatebase id="8fc81b0a2dcd5b35a26a25e1b5d39036_c9bf7b6e3f4fc6a48ff30ddf07d50932"/>
<template_arguments>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
<Stmt>

</Stmt>
</v>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="8b965fb8d36df7aacec357f2cd395745_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="39" lineend="39"/>
<c name="Thumb1RegisterInfo" id="8b965fb8d36df7aacec357f2cd395745_0d8df3a30b7586e7a224b61b6283d5fb" file="1" linestart="41" lineend="43" previous="03430bb232456397876d16274f088454_0d8df3a30b7586e7a224b61b6283d5fb" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="sti" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d83bca43e3c159dd5e5469a047faa0b0_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="42" cb="5" le="42" ce="28">
<typeptr id="4302766d6a218e79b639aed08b6e6733_d4db5be33c28b6c04a3f423ee3278e6f"/>
<temp/>
<drx lb="42" cb="25" kind="lvalue" nm="sti"/>
</n10>

</BaseInit>
<Stmt>
<u lb="42" cb="30" le="43" ce="1"/>

</Stmt>
</c>
<m name="getLargestLegalSuperClass" id="8b965fb8d36df7aacec357f2cd395745_701f6409163963df4b530882eb2ccfee" file="1" linestart="45" lineend="51" previous="03430bb232456397876d16274f088454_701f6409163963df4b530882eb2ccfee" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="47" cb="80" le="51" ce="1">
<rx lb="50" cb="3" le="50" ce="59" pvirg="true">
<mce lb="50" cb="10" le="50" ce="59" nbparm="1" id="4302766d6a218e79b639aed08b6e6733_43c4e492ce6e2db2868758b12eba30cd">
<exp pvirg="true"/>
<mex lb="50" cb="10" le="50" ce="31" id="4302766d6a218e79b639aed08b6e6733_43c4e492ce6e2db2868758b12eba30cd" nm="getLargestLegalSuperClass" arrow="1">
<n32 lb="50" cb="31">
<n32 lb="50" cb="31">
<n19 lb="50" cb="31"/>
</n32>
</n32>
</mex>
<n32 lb="50" cb="57">
<drx lb="50" cb="57" kind="lvalue" nm="RC"/>
</n32>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="getPointerRegClass" id="8b965fb8d36df7aacec357f2cd395745_3180d7b58abdbd6c0d6e8ef7f10bb44a" file="1" linestart="53" lineend="57" previous="03430bb232456397876d16274f088454_3180d7b58abdbd6c0d6e8ef7f10bb44a" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Kind" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="34" cb="38">
<n45 lb="34" cb="38">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="55" cb="80" le="57" ce="1"/>

</Stmt>
</m>
<m name="emitLoadConstPool" id="8b965fb8d36df7aacec357f2cd395745_d4e69afddf85b22057aa3df78be3229c" file="1" linestart="61" lineend="80" previous="03430bb232456397876d16274f088454_d4e69afddf85b22057aa3df78be3229c" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Val" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="ARMCC::CondCodes" isLiteral="true" init="true" access2="none">
<ety>
<et>
<e id="9ae88c1643aad111cfd208406cc6b04a_74e40ba9de52e62d66e8b5bb0bc8edd2"/>
</et>
</ety>
<Stmt>
<drx lb="41" cb="45" le="41" ce="52" id="9ae88c1643aad111cfd208406cc6b04a_95d57aab21688da23b51c587865180c9" nm="AL"/>

</Stmt>
</p>
<p name="PredReg" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="41" cb="75">
<n45 lb="41" cb="75">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="42" cb="40" le="42" ce="54">
<drx lb="42" cb="40" le="42" ce="54" id="d038367435b7928d04997491e912d58d_25447d18a702efb632f34b281c65e4a9" nm="NoFlags"/>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="68" cb="63" le="80" ce="1">
<dst lb="69" cb="3" le="69" ce="41">
<exp pvirg="true"/>
<Var nm="MF">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<uo lb="69" cb="25" le="69" ce="40" kind="*">
<mce lb="69" cb="26" le="69" ce="40" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="69" cb="26" le="69" ce="30" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="69" cb="26" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="70" cb="3" le="70" ce="62">
<exp pvirg="true"/>
<Var nm="TII">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<uo lb="70" cb="32" le="70" ce="61" kind="*">
<mce lb="70" cb="33" le="70" ce="61" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="70" cb="33" le="70" ce="48" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<mce lb="70" cb="33" le="70" ce="46" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="70" cb="33" le="70" ce="36" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="70" cb="33">
<drx lb="70" cb="33" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="71" cb="3" le="71" ce="59">
<exp pvirg="true"/>
<Var nm="ConstantPool">
<pt>
<rt>
<cr id="03c4a79ffaca5d3c5e34fbe6a35d82aa_2e1a185b5e5087ea1710e911a5024450"/>
</rt>
</pt>
<mce lb="71" cb="39" le="71" ce="58" nbparm="0" id="895a66b41661e915ba6854da2359580f_df60f0846b95a8a59e182a22635aa56b">
<exp pvirg="true"/>
<mex lb="71" cb="39" le="71" ce="42" id="895a66b41661e915ba6854da2359580f_df60f0846b95a8a59e182a22635aa56b" nm="getConstantPool" point="1">
<drx lb="71" cb="39" kind="lvalue" nm="MF"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="72" cb="3" le="73" ce="79">
<exp pvirg="true"/>
<Var nm="C">
<pt>
<QualType const="true">
<rt>
<cr id="95897663fcafe659c5c5a273c4c430d2_20541a2f38dcef6c6d1f7a71b2b8c62b"/>
</rt>
</QualType>
</pt>
<n32 lb="72" cb="23" le="73" ce="78">
<ce lb="72" cb="23" le="73" ce="78" nbparm="3" id="9967f300f9997ace12dd8be572fda54a_943eca87d1ec930ebd26b405b404d8a2">
<exp pvirg="true"/>
<n32 lb="72" cb="23" le="72" ce="36">
<drx lb="72" cb="23" le="72" ce="36" kind="lvalue" id="9967f300f9997ace12dd8be572fda54a_943eca87d1ec930ebd26b405b404d8a2" nm="get"/>
</n32>
<ce lb="73" cb="11" le="73" ce="72" nbparm="1" id="cec0dd63cd58186897bb90d4760d987c_249347a03941a74e98ff7eaaa3d50950">
<exp pvirg="true"/>
<n32 lb="73" cb="11" le="73" ce="17">
<drx lb="73" cb="11" le="73" ce="17" kind="lvalue" id="cec0dd63cd58186897bb90d4760d987c_249347a03941a74e98ff7eaaa3d50950" nm="getInt32Ty"/>
</n32>
<mce lb="73" cb="28" le="73" ce="71" nbparm="0" id="e43b680db66eb84907a187ef5febec89_5b939950caf2029ff124438bf00dddac">
<exp pvirg="true"/>
<mex lb="73" cb="28" le="73" ce="60" id="e43b680db66eb84907a187ef5febec89_5b939950caf2029ff124438bf00dddac" nm="getContext" arrow="1">
<mce lb="73" cb="28" le="73" ce="57" nbparm="0" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e">
<exp pvirg="true"/>
<mex lb="73" cb="28" le="73" ce="45" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e" nm="getFunction" arrow="1">
<n32 lb="73" cb="28" le="73" ce="42">
<mce lb="73" cb="28" le="73" ce="42" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="73" cb="28" le="73" ce="32" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="73" cb="28" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mex>
</mce>
</mex>
</mce>
</ce>
<n32 lb="73" cb="75">
<n32 lb="73" cb="75">
<drx lb="73" cb="75" kind="lvalue" nm="Val"/>
</n32>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n32>
</Var>
</dst>
<dst lb="74" cb="3" le="74" ce="58">
<exp pvirg="true"/>
<Var nm="Idx" value="true">
<bt name="unsigned int"/>
<mce lb="74" cb="18" le="74" ce="57" nbparm="2" id="03c4a79ffaca5d3c5e34fbe6a35d82aa_4f0b1c06c5bef28c661382c2d608265f">
<exp pvirg="true"/>
<mex lb="74" cb="18" le="74" ce="32" id="03c4a79ffaca5d3c5e34fbe6a35d82aa_4f0b1c06c5bef28c661382c2d608265f" nm="getConstantPoolIndex" arrow="1">
<n32 lb="74" cb="18">
<drx lb="74" cb="18" kind="lvalue" nm="ConstantPool"/>
</n32>
</mex>
<n32 lb="74" cb="53">
<drx lb="74" cb="53" kind="lvalue" nm="C"/>
</n32>
<n32 lb="74" cb="56">
<n45 lb="74" cb="56">
<flit/>
</n45>
</n32>
</mce>
</Var>
</dst>
</u>

</Stmt>
</m>
<f name="emitThumbRegPlusImmInReg" id="8b965fb8d36df7aacec357f2cd395745_db38b3957ccce24bf909304cd7e2ec9e" file="1" linestart="87" lineend="137" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="CanChangeCC" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::TargetInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::ARMBaseRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="95" cb="50" le="95" ce="64">
<drx lb="95" cb="50" le="95" ce="64" id="d038367435b7928d04997491e912d58d_25447d18a702efb632f34b281c65e4a9" nm="NoFlags"/>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="95" cb="73" le="137" ce="1">
<dst lb="96" cb="5" le="96" ce="43">
<exp pvirg="true"/>
<Var nm="MF">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<uo lb="96" cb="27" le="96" ce="42" kind="*">
<mce lb="96" cb="28" le="96" ce="42" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="96" cb="28" le="96" ce="32" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="96" cb="28" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="97" cb="5" le="98" ce="63">
<exp pvirg="true"/>
<Var nm="isHigh" value="true">
<bt name="bool"/>
<xop lb="97" cb="19" le="98" ce="62" kind="||">
<uo lb="97" cb="19" le="97" ce="44" kind="!">
<ce lb="97" cb="20" le="97" ce="44" nbparm="1" id="9ae88c1643aad111cfd208406cc6b04a_47077fd7bc29856a5bee85e0f48f5d32">
<exp pvirg="true"/>
<n32 lb="97" cb="20">
<drx lb="97" cb="20" kind="lvalue" id="9ae88c1643aad111cfd208406cc6b04a_47077fd7bc29856a5bee85e0f48f5d32" nm="isARMLowRegister"/>
</n32>
<n32 lb="97" cb="37">
<drx lb="97" cb="37" kind="lvalue" nm="DestReg"/>
</n32>
</ce>
</uo>
<n46 lb="98" cb="19" le="98" ce="62">
<exp pvirg="true"/>
<xop lb="98" cb="20" le="98" ce="61" kind="&amp;&amp;">
<xop lb="98" cb="20" le="98" ce="31" kind="!=">
<n32 lb="98" cb="20">
<drx lb="98" cb="20" kind="lvalue" nm="BaseReg"/>
</n32>
<n32 lb="98" cb="31">
<n45 lb="98" cb="31">
<flit/>
</n45>
</n32>
</xop>
<uo lb="98" cb="36" le="98" ce="61" kind="!">
<ce lb="98" cb="37" le="98" ce="61" nbparm="1" id="9ae88c1643aad111cfd208406cc6b04a_47077fd7bc29856a5bee85e0f48f5d32">
<exp pvirg="true"/>
<n32 lb="98" cb="37">
<drx lb="98" cb="37" kind="lvalue" id="9ae88c1643aad111cfd208406cc6b04a_47077fd7bc29856a5bee85e0f48f5d32" nm="isARMLowRegister"/>
</n32>
<n32 lb="98" cb="54">
<drx lb="98" cb="54" kind="lvalue" nm="BaseReg"/>
</n32>
</ce>
</uo>
</xop>
</n46>
</xop>
</Var>
</dst>
<dst lb="99" cb="5" le="99" ce="23">
<exp pvirg="true"/>
<Var nm="isSub" value="true">
<bt name="bool"/>
<n9 lb="99" cb="18"/>
</Var>
</dst>
<if lb="104" cb="5" le="107" ce="5">
<xop lb="104" cb="9" le="104" ce="36" kind="&amp;&amp;">
<xop lb="104" cb="9" le="104" ce="26" kind="&amp;&amp;">
<xop lb="104" cb="9" le="104" ce="20" kind="&lt;">
<n32 lb="104" cb="9">
<drx lb="104" cb="9" kind="lvalue" nm="NumBytes"/>
</n32>
<n45 lb="104" cb="20"/>
</xop>
<uo lb="104" cb="25" le="104" ce="26" kind="!">
<n32 lb="104" cb="26">
<drx lb="104" cb="26" kind="lvalue" nm="isHigh"/>
</n32>
</uo>
</xop>
<n32 lb="104" cb="36">
<drx lb="104" cb="36" kind="lvalue" nm="CanChangeCC"/>
</n32>
</xop>
<u lb="104" cb="49" le="107" ce="5">
<xop lb="105" cb="7" le="105" ce="15" kind="=">
<drx lb="105" cb="7" kind="lvalue" nm="isSub"/>
<n9 lb="105" cb="15"/>
</xop>
<xop lb="106" cb="7" le="106" ce="19" kind="=">
<drx lb="106" cb="7" kind="lvalue" nm="NumBytes"/>
<uo lb="106" cb="18" le="106" ce="19" kind="-">
<n32 lb="106" cb="19">
<drx lb="106" cb="19" kind="lvalue" nm="NumBytes"/>
</n32>
</uo>
</xop>
</u>
</if>
<dst lb="108" cb="5" le="108" ce="29">
<exp pvirg="true"/>
<Var nm="LdReg" value="true">
<bt name="unsigned int"/>
<n32 lb="108" cb="22">
<drx lb="108" cb="22" kind="lvalue" nm="DestReg"/>
</n32>
</Var>
</dst>
<if lb="114" cb="5" le="124" ce="50" else="true" elselb="117" elsecb="10">
<xop lb="114" cb="9" le="114" ce="40" kind="&amp;&amp;">
<xop lb="114" cb="9" le="114" ce="21" kind="&lt;=">
<n32 lb="114" cb="9">
<drx lb="114" cb="9" kind="lvalue" nm="NumBytes"/>
</n32>
<n45 lb="114" cb="21">
<flit/>
</n45>
</xop>
<xop lb="114" cb="28" le="114" ce="40" kind="&gt;=">
<n32 lb="114" cb="28">
<drx lb="114" cb="28" kind="lvalue" nm="NumBytes"/>
</n32>
<n45 lb="114" cb="40"/>
</xop>
</xop>
<n59 lb="115" cb="7"/>
<if lb="117" cb="10" le="124" ce="50" else="true" elselb="123" elsecb="7">
<xop lb="117" cb="14" le="117" ce="43" kind="&amp;&amp;">
<xop lb="117" cb="14" le="117" ce="25" kind="&lt;">
<n32 lb="117" cb="14">
<drx lb="117" cb="14" kind="lvalue" nm="NumBytes"/>
</n32>
<n45 lb="117" cb="25"/>
</xop>
<xop lb="117" cb="30" le="117" ce="43" kind="&gt;=">
<n32 lb="117" cb="30">
<drx lb="117" cb="30" kind="lvalue" nm="NumBytes"/>
</n32>
<uo lb="117" cb="42" le="117" ce="43" kind="-">
<n45 lb="117" cb="43"/>
</uo>
</xop>
</xop>
<u lb="117" cb="48" le="122" ce="5"/>
<mce lb="123" cb="7" le="124" ce="50" nbparm="9" id="4302766d6a218e79b639aed08b6e6733_2b4374658524ee9aeb6be593ffb162c8">
<exp pvirg="true"/>
<mex lb="123" cb="7" le="123" ce="11" id="4302766d6a218e79b639aed08b6e6733_2b4374658524ee9aeb6be593ffb162c8" nm="emitLoadConstPool" point="1">
<drx lb="123" cb="7" kind="lvalue" nm="MRI"/>
</mex>
<drx lb="123" cb="29" kind="lvalue" nm="MBB"/>
<drx lb="123" cb="34" kind="lvalue" nm="MBBI"/>
<n10 lb="123" cb="40">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="123" cb="40">
<drx lb="123" cb="40" kind="lvalue" nm="dl"/>
</n32>
</n10>
<n32 lb="123" cb="44">
<drx lb="123" cb="44" kind="lvalue" nm="LdReg"/>
</n32>
<n32 lb="123" cb="51">
<n45 lb="123" cb="51"/>
</n32>
<n32 lb="123" cb="54">
<drx lb="123" cb="54" kind="lvalue" nm="NumBytes"/>
</n32>
<drx lb="124" cb="29" le="124" ce="36" id="9ae88c1643aad111cfd208406cc6b04a_95d57aab21688da23b51c587865180c9" nm="AL"/>
<n32 lb="124" cb="40">
<n45 lb="124" cb="40"/>
</n32>
<n32 lb="124" cb="43">
<drx lb="124" cb="43" kind="lvalue" nm="MIFlags"/>
</n32>
</mce>
</if>
</if>
<dst lb="127" cb="5" le="127" ce="77">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="int"/>
</Var>
</dst>
<dst lb="128" cb="5" le="129" ce="52">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
<n10 lb="129" cb="7" le="129" ce="51">
<typeptr id="32975a63c2ff844fe8824398e471d60a_e8cd986c332270b1dff0b68a319e7689"/>
<temp/>
<mte lb="129" cb="7" le="129" ce="51">
<exp pvirg="true"/>
<ce lb="129" cb="7" le="129" ce="51" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="129" cb="7">
<drx lb="129" cb="7" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="129" cb="15" kind="lvalue" nm="MBB"/>
<n10 lb="129" cb="20">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="129" cb="20">
<drx lb="129" cb="20" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n10 lb="129" cb="26">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="129" cb="26">
<drx lb="129" cb="26" kind="lvalue" nm="dl"/>
</n32>
</n10>
<mce lb="129" cb="30" le="129" ce="41" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="129" cb="30" le="129" ce="34" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" point="1">
<n32 lb="129" cb="30">
<drx lb="129" cb="30" kind="lvalue" nm="TII"/>
</n32>
</mex>
<n32 lb="129" cb="38">
<n32 lb="129" cb="38">
<drx lb="129" cb="38" kind="lvalue" nm="Opc"/>
</n32>
</n32>
</mce>
<n32 lb="129" cb="44">
<drx lb="129" cb="44" kind="lvalue" nm="DestReg"/>
</n32>
</ce>
</mte>
</n10>
</Var>
</dst>
<ce lb="136" cb="5" le="136" ce="23" nbparm="1" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7">
<exp pvirg="true"/>
<n32 lb="136" cb="5">
<drx lb="136" cb="5" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7" nm="AddDefaultPred"/>
</n32>
<n32 lb="136" cb="20">
<drx lb="136" cb="20" kind="lvalue" nm="MIB"/>
</n32>
</ce>
</u>

</Stmt>
</f>
<f name="calcNumMI" id="8b965fb8d36df7aacec357f2cd395745_30ad083a6bbd8e8792060dd13ef614c4" file="1" linestart="141" lineend="161" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="ExtraOpc" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Bytes" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NumBits" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Scale" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="142" cb="61" le="161" ce="1">
<dst lb="143" cb="3" le="143" ce="22">
<exp pvirg="true"/>
<Var nm="NumMIs" value="true">
<bt name="unsigned int"/>
<n32 lb="143" cb="21">
<n45 lb="143" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="144" cb="3" le="144" ce="48">
<exp pvirg="true"/>
<Var nm="Chunk" value="true">
<bt name="unsigned int"/>
<xop lb="144" cb="20" le="144" ce="43" kind="*">
<n32 lb="144" cb="20" le="144" ce="39">
<n46 lb="144" cb="20" le="144" ce="39">
<exp pvirg="true"/>
<xop lb="144" cb="21" le="144" ce="38" kind="-">
<n46 lb="144" cb="21" le="144" ce="34">
<exp pvirg="true"/>
<xop lb="144" cb="22" le="144" ce="27" kind="&lt;&lt;">
<n45 lb="144" cb="22">
<flit/>
</n45>
<n32 lb="144" cb="27">
<drx lb="144" cb="27" kind="lvalue" nm="NumBits"/>
</n32>
</xop>
</n46>
<n45 lb="144" cb="38"/>
</xop>
</n46>
</n32>
<n32 lb="144" cb="43">
<drx lb="144" cb="43" kind="lvalue" nm="Scale"/>
</n32>
</xop>
</Var>
</dst>
<cao lb="155" cb="3" le="155" ce="21" kind="+=">
<drx lb="155" cb="3" kind="lvalue" nm="NumMIs"/>
<xop lb="155" cb="13" le="155" ce="21" kind="/">
<n32 lb="155" cb="13">
<drx lb="155" cb="13" kind="lvalue" nm="Bytes"/>
</n32>
<n32 lb="155" cb="21">
<drx lb="155" cb="21" kind="lvalue" nm="Chunk"/>
</n32>
</xop>
</cao>
<if lb="156" cb="3" le="157" ce="11">
<xop lb="156" cb="7" le="156" ce="26" kind="!=">
<n46 lb="156" cb="7" le="156" ce="21">
<exp pvirg="true"/>
<xop lb="156" cb="8" le="156" ce="16" kind="%">
<n32 lb="156" cb="8">
<drx lb="156" cb="8" kind="lvalue" nm="Bytes"/>
</n32>
<n32 lb="156" cb="16">
<drx lb="156" cb="16" kind="lvalue" nm="Chunk"/>
</n32>
</xop>
</n46>
<n32 lb="156" cb="26">
<n45 lb="156" cb="26"/>
</n32>
</xop>
<uo lb="157" cb="5" le="157" ce="11" kind="++">
<drx lb="157" cb="5" kind="lvalue" nm="NumMIs"/>
</uo>
</if>
<if lb="158" cb="3" le="159" ce="11">
<n32 lb="158" cb="7">
<n32 lb="158" cb="7">
<drx lb="158" cb="7" kind="lvalue" nm="ExtraOpc"/>
</n32>
</n32>
<uo lb="159" cb="5" le="159" ce="11" kind="++">
<drx lb="159" cb="5" kind="lvalue" nm="NumMIs"/>
</uo>
</if>
<rx lb="160" cb="3" le="160" ce="10" pvirg="true">
<n32 lb="160" cb="10">
<drx lb="160" cb="10" kind="lvalue" nm="NumMIs"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="emitThumbRegPlusImmediate" id="8b965fb8d36df7aacec357f2cd395745_63f33c314b344b719de1cab359221c13" file="1" linestart="165" lineend="295" previous="b08ee5109a4d2aea3d861667cfd23aaf_63f33c314b344b719de1cab359221c13" access="none" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="NumBytes" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::TargetInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::ARMBaseRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MIFlags" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="416" cb="51">
<n45 lb="416" cb="51">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="171" cb="56" le="295" ce="1">
<dst lb="172" cb="3" le="172" ce="28">
<exp pvirg="true"/>
<Var nm="isSub" value="true">
<bt name="bool"/>
<xop lb="172" cb="16" le="172" ce="27" kind="&lt;">
<n32 lb="172" cb="16">
<drx lb="172" cb="16" kind="lvalue" nm="NumBytes"/>
</n32>
<n45 lb="172" cb="27"/>
</xop>
</Var>
</dst>
<dst lb="173" cb="3" le="173" ce="38">
<exp pvirg="true"/>
<Var nm="Bytes" value="true">
<bt name="unsigned int"/>
<ocast lb="173" cb="20" le="173" ce="30">
<bt name="unsigned int"/>
<n32 lb="173" cb="30">
<n32 lb="173" cb="30">
<drx lb="173" cb="30" kind="lvalue" nm="NumBytes"/>
</n32>
</n32>
</ocast>
</Var>
</dst>
<if lb="174" cb="3" le="174" ce="23">
<n32 lb="174" cb="7">
<drx lb="174" cb="7" kind="lvalue" nm="isSub"/>
</n32>
<xop lb="174" cb="14" le="174" ce="23" kind="=">
<drx lb="174" cb="14" kind="lvalue" nm="Bytes"/>
<n32 lb="174" cb="22" le="174" ce="23">
<uo lb="174" cb="22" le="174" ce="23" kind="-">
<n32 lb="174" cb="23">
<drx lb="174" cb="23" kind="lvalue" nm="NumBytes"/>
</n32>
</uo>
</n32>
</xop>
</if>
<dst lb="175" cb="3" le="175" ce="33">
<exp pvirg="true"/>
<Var nm="isMul4" value="true">
<bt name="bool"/>
<xop lb="175" cb="17" le="175" ce="32" kind="==">
<n46 lb="175" cb="17" le="175" ce="27">
<exp pvirg="true"/>
<xop lb="175" cb="18" le="175" ce="26" kind="&amp;">
<n32 lb="175" cb="18">
<drx lb="175" cb="18" kind="lvalue" nm="Bytes"/>
</n32>
<n32 lb="175" cb="26">
<n45 lb="175" cb="26">
<flit/>
</n45>
</n32>
</xop>
</n46>
<n32 lb="175" cb="32">
<n45 lb="175" cb="32"/>
</n32>
</xop>
</Var>
</dst>
<dst lb="176" cb="3" le="176" ce="25">
<exp pvirg="true"/>
<Var nm="isTwoAddr" value="true">
<bt name="bool"/>
<n9 lb="176" cb="20"/>
</Var>
</dst>
<dst lb="177" cb="3" le="177" ce="28">
<exp pvirg="true"/>
<Var nm="DstNotEqBase" value="true">
<bt name="bool"/>
<n9 lb="177" cb="23"/>
</Var>
</dst>
<dst lb="178" cb="3" le="178" ce="23">
<exp pvirg="true"/>
<Var nm="NumBits" value="true">
<bt name="unsigned int"/>
<n32 lb="178" cb="22">
<n45 lb="178" cb="22">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="179" cb="3" le="179" ce="21">
<exp pvirg="true"/>
<Var nm="Scale" value="true">
<bt name="unsigned int"/>
<n32 lb="179" cb="20">
<n45 lb="179" cb="20"/>
</n32>
</Var>
</dst>
<dst lb="180" cb="3" le="180" ce="14">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="int"/>
<n45 lb="180" cb="13"/>
</Var>
</dst>
<dst lb="181" cb="3" le="181" ce="19">
<exp pvirg="true"/>
<Var nm="ExtraOpc" value="true">
<bt name="int"/>
<n45 lb="181" cb="18"/>
</Var>
</dst>
<dst lb="182" cb="3" le="182" ce="22">
<exp pvirg="true"/>
<Var nm="NeedCC" value="true">
<bt name="bool"/>
<n9 lb="182" cb="17"/>
</Var>
</dst>
<dst lb="222" cb="3" le="222" ce="68">
<exp pvirg="true"/>
<Var nm="NumMIs" value="true">
<bt name="unsigned int"/>
<ce lb="222" cb="21" le="222" ce="67" nbparm="5" id="8b965fb8d36df7aacec357f2cd395745_30ad083a6bbd8e8792060dd13ef614c4">
<exp pvirg="true"/>
<n32 lb="222" cb="21">
<drx lb="222" cb="21" kind="lvalue" id="8b965fb8d36df7aacec357f2cd395745_30ad083a6bbd8e8792060dd13ef614c4" nm="calcNumMI"/>
</n32>
<n32 lb="222" cb="31">
<drx lb="222" cb="31" kind="lvalue" nm="Opc"/>
</n32>
<n32 lb="222" cb="36">
<drx lb="222" cb="36" kind="lvalue" nm="ExtraOpc"/>
</n32>
<n32 lb="222" cb="46">
<drx lb="222" cb="46" kind="lvalue" nm="Bytes"/>
</n32>
<n32 lb="222" cb="53">
<drx lb="222" cb="53" kind="lvalue" nm="NumBits"/>
</n32>
<n32 lb="222" cb="62">
<drx lb="222" cb="62" kind="lvalue" nm="Scale"/>
</n32>
</ce>
</Var>
</dst>
<dst lb="223" cb="3" le="223" ce="52">
<exp pvirg="true"/>
<Var nm="Threshold" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="224" cb="3" le="231" ce="3">
<xop lb="224" cb="7" le="224" ce="16" kind="&gt;">
<n32 lb="224" cb="7">
<drx lb="224" cb="7" kind="lvalue" nm="NumMIs"/>
</n32>
<n32 lb="224" cb="16">
<drx lb="224" cb="16" kind="lvalue" nm="Threshold"/>
</n32>
</xop>
<u lb="224" cb="27" le="231" ce="3">
<ce lb="227" cb="5" le="229" ce="47" nbparm="10" id="8b965fb8d36df7aacec357f2cd395745_db38b3957ccce24bf909304cd7e2ec9e">
<exp pvirg="true"/>
<n32 lb="227" cb="5">
<drx lb="227" cb="5" kind="lvalue" id="8b965fb8d36df7aacec357f2cd395745_db38b3957ccce24bf909304cd7e2ec9e" nm="emitThumbRegPlusImmInReg"/>
</n32>
<drx lb="227" cb="30" kind="lvalue" nm="MBB"/>
<drx lb="227" cb="35" kind="lvalue" nm="MBBI"/>
<n10 lb="227" cb="41">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="227" cb="41">
<drx lb="227" cb="41" kind="lvalue" nm="dl"/>
</n32>
</n10>
<n32 lb="228" cb="30">
<drx lb="228" cb="30" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="228" cb="39">
<drx lb="228" cb="39" kind="lvalue" nm="BaseReg"/>
</n32>
<n32 lb="228" cb="48">
<drx lb="228" cb="48" kind="lvalue" nm="NumBytes"/>
</n32>
<n9 lb="228" cb="58"/>
<drx lb="229" cb="30" kind="lvalue" nm="TII"/>
<drx lb="229" cb="35" kind="lvalue" nm="MRI"/>
<n32 lb="229" cb="40">
<drx lb="229" cb="40" kind="lvalue" nm="MIFlags"/>
</n32>
</ce>
<rx lb="230" cb="5" pvirg="true"/>
</u>
</if>
<if lb="233" cb="3" le="250" ce="3">
<n32 lb="233" cb="7">
<drx lb="233" cb="7" kind="lvalue" nm="DstNotEqBase"/>
</n32>
<u lb="233" cb="21" le="250" ce="3">
<if lb="234" cb="5" le="248" ce="5" else="true" elselb="244" elsecb="12">
<xop lb="234" cb="9" le="234" ce="62" kind="&amp;&amp;">
<ce lb="234" cb="9" le="234" ce="33" nbparm="1" id="9ae88c1643aad111cfd208406cc6b04a_47077fd7bc29856a5bee85e0f48f5d32">
<exp pvirg="true"/>
<n32 lb="234" cb="9">
<drx lb="234" cb="9" kind="lvalue" id="9ae88c1643aad111cfd208406cc6b04a_47077fd7bc29856a5bee85e0f48f5d32" nm="isARMLowRegister"/>
</n32>
<n32 lb="234" cb="26">
<drx lb="234" cb="26" kind="lvalue" nm="DestReg"/>
</n32>
</ce>
<ce lb="234" cb="38" le="234" ce="62" nbparm="1" id="9ae88c1643aad111cfd208406cc6b04a_47077fd7bc29856a5bee85e0f48f5d32">
<exp pvirg="true"/>
<n32 lb="234" cb="38">
<drx lb="234" cb="38" kind="lvalue" id="9ae88c1643aad111cfd208406cc6b04a_47077fd7bc29856a5bee85e0f48f5d32" nm="isARMLowRegister"/>
</n32>
<n32 lb="234" cb="55">
<drx lb="234" cb="55" kind="lvalue" nm="BaseReg"/>
</n32>
</ce>
</xop>
<u lb="234" cb="65" le="244" ce="5">
<dst lb="236" cb="7" le="236" ce="36">
<exp pvirg="true"/>
<Var nm="Chunk" value="true">
<bt name="unsigned int"/>
<n32 lb="236" cb="24" le="236" ce="35">
<xop lb="236" cb="24" le="236" ce="35" kind="-">
<n46 lb="236" cb="24" le="236" ce="31">
<exp pvirg="true"/>
<xop lb="236" cb="25" le="236" ce="30" kind="&lt;&lt;">
<n45 lb="236" cb="25"/>
<n45 lb="236" cb="30"/>
</xop>
</n46>
<n45 lb="236" cb="35"/>
</xop>
</n32>
</Var>
</dst>
<dst lb="237" cb="7" le="237" ce="57">
<exp pvirg="true"/>
<Var nm="ThisVal" value="true">
<bt name="unsigned int"/>
<n32 lb="237" cb="26" le="237" ce="52">
<co lb="237" cb="26" le="237" ce="52">
<exp pvirg="true"/>
<n46 lb="237" cb="26" le="237" ce="40">
<exp pvirg="true"/>
<xop lb="237" cb="27" le="237" ce="35" kind="&gt;">
<n32 lb="237" cb="27">
<drx lb="237" cb="27" kind="lvalue" nm="Bytes"/>
</n32>
<n32 lb="237" cb="35">
<drx lb="237" cb="35" kind="lvalue" nm="Chunk"/>
</n32>
</xop>
</n46>
<drx lb="237" cb="44" kind="lvalue" nm="Chunk"/>
<drx lb="237" cb="52" kind="lvalue" nm="Bytes"/>
</co>
</n32>
</Var>
</dst>
<cao lb="238" cb="7" le="238" ce="16" kind="-=">
<drx lb="238" cb="7" kind="lvalue" nm="Bytes"/>
<n32 lb="238" cb="16">
<drx lb="238" cb="16" kind="lvalue" nm="ThisVal"/>
</n32>
</cao>
<dst lb="239" cb="7" le="239" ce="75">
<exp pvirg="true"/>
<Var nm="MCID">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<dst lb="240" cb="7" le="242" ce="47">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<QualType const="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</QualType>
<n10 lb="241" cb="9" le="242" ce="46">
<typeptr id="32975a63c2ff844fe8824398e471d60a_afd8027668f583ba43305d411e62b1d2"/>
<temp/>
<ce lb="241" cb="9" le="242" ce="46" nbparm="2" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300">
<exp pvirg="true"/>
<n32 lb="241" cb="9">
<drx lb="241" cb="9" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300" nm="AddDefaultT1CC"/>
</n32>
<mce lb="241" cb="24" le="242" ce="45" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_8093936d5b1a41cb0ddba238ac78628b">
<exp pvirg="true"/>
<mex lb="241" cb="24" le="242" ce="27" id="32975a63c2ff844fe8824398e471d60a_8093936d5b1a41cb0ddba238ac78628b" nm="setMIFlags" point="1">
<n32 lb="241" cb="24" le="241" ce="60">
<ce lb="241" cb="24" le="241" ce="60" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="241" cb="24">
<drx lb="241" cb="24" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="241" cb="32" kind="lvalue" nm="MBB"/>
<n10 lb="241" cb="37">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="241" cb="37">
<drx lb="241" cb="37" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n10 lb="241" cb="43">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="241" cb="43">
<drx lb="241" cb="43" kind="lvalue" nm="dl"/>
</n32>
</n10>
<drx lb="241" cb="47" kind="lvalue" nm="MCID"/>
<n32 lb="241" cb="53">
<drx lb="241" cb="53" kind="lvalue" nm="DestReg"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="242" cb="38">
<drx lb="242" cb="38" kind="lvalue" nm="MIFlags"/>
</n32>
</mce>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</n10>
</Var>
</dst>
<ce lb="243" cb="7" le="243" ce="73" nbparm="1" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7">
<exp pvirg="true"/>
<n32 lb="243" cb="7">
<drx lb="243" cb="7" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7" nm="AddDefaultPred"/>
</n32>
<mce lb="243" cb="22" le="243" ce="72" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="243" cb="22" le="243" ce="58" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="243" cb="22" le="243" ce="56" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="243" cb="22" le="243" ce="26" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<drx lb="243" cb="22" kind="lvalue" nm="MIB"/>
</mex>
<n32 lb="243" cb="33">
<drx lb="243" cb="33" kind="lvalue" nm="BaseReg"/>
</n32>
<n32 lb="243" cb="42" le="243" ce="52">
<drx lb="243" cb="42" le="243" ce="52" id="32975a63c2ff844fe8824398e471d60a_ba8e237948891b40211d5ea97cc45689" nm="Kill"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
<n32 lb="243" cb="65">
<n32 lb="243" cb="65">
<drx lb="243" cb="65" kind="lvalue" nm="ThisVal"/>
</n32>
</n32>
</mce>
</ce>
</u>
<u lb="244" cb="12" le="248" ce="5"/>
</if>
<xop lb="249" cb="5" le="249" ce="15" kind="=">
<drx lb="249" cb="5" kind="lvalue" nm="BaseReg"/>
<n32 lb="249" cb="15">
<drx lb="249" cb="15" kind="lvalue" nm="DestReg"/>
</n32>
</xop>
</u>
</if>
<dst lb="252" cb="3" le="252" ce="48">
<exp pvirg="true"/>
<Var nm="Chunk" value="true">
<bt name="unsigned int"/>
<xop lb="252" cb="20" le="252" ce="43" kind="*">
<n32 lb="252" cb="20" le="252" ce="39">
<n46 lb="252" cb="20" le="252" ce="39">
<exp pvirg="true"/>
<xop lb="252" cb="21" le="252" ce="38" kind="-">
<n46 lb="252" cb="21" le="252" ce="34">
<exp pvirg="true"/>
<xop lb="252" cb="22" le="252" ce="27" kind="&lt;&lt;">
<n45 lb="252" cb="22"/>
<n32 lb="252" cb="27">
<drx lb="252" cb="27" kind="lvalue" nm="NumBits"/>
</n32>
</xop>
</n46>
<n45 lb="252" cb="38"/>
</xop>
</n46>
</n32>
<n32 lb="252" cb="43">
<drx lb="252" cb="43" kind="lvalue" nm="Scale"/>
</n32>
</xop>
</Var>
</dst>
<wy lb="253" cb="3" le="286" ce="3">
<n32 lb="253" cb="10">
<n32 lb="253" cb="10">
<drx lb="253" cb="10" kind="lvalue" nm="Bytes"/>
</n32>
</n32>
<u lb="253" cb="17" le="286" ce="3">
<dst lb="254" cb="5" le="254" ce="55">
<exp pvirg="true"/>
<Var nm="ThisVal" value="true">
<bt name="unsigned int"/>
<n32 lb="254" cb="24" le="254" ce="50">
<co lb="254" cb="24" le="254" ce="50">
<exp pvirg="true"/>
<n46 lb="254" cb="24" le="254" ce="38">
<exp pvirg="true"/>
<xop lb="254" cb="25" le="254" ce="33" kind="&gt;">
<n32 lb="254" cb="25">
<drx lb="254" cb="25" kind="lvalue" nm="Bytes"/>
</n32>
<n32 lb="254" cb="33">
<drx lb="254" cb="33" kind="lvalue" nm="Chunk"/>
</n32>
</xop>
</n46>
<drx lb="254" cb="42" kind="lvalue" nm="Chunk"/>
<drx lb="254" cb="50" kind="lvalue" nm="Bytes"/>
</co>
</n32>
</Var>
</dst>
<cao lb="255" cb="5" le="255" ce="14" kind="-=">
<drx lb="255" cb="5" kind="lvalue" nm="Bytes"/>
<n32 lb="255" cb="14">
<drx lb="255" cb="14" kind="lvalue" nm="ThisVal"/>
</n32>
</cao>
<cao lb="256" cb="5" le="256" ce="16" kind="/=">
<drx lb="256" cb="5" kind="lvalue" nm="ThisVal"/>
<n32 lb="256" cb="16">
<drx lb="256" cb="16" kind="lvalue" nm="Scale"/>
</n32>
</cao>
<if lb="258" cb="5" le="285" ce="5" else="true" elselb="265" elsecb="12">
<n32 lb="258" cb="9">
<drx lb="258" cb="9" kind="lvalue" nm="isTwoAddr"/>
</n32>
<u lb="258" cb="20" le="265" ce="5">
<dst lb="259" cb="7" le="259" ce="78">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
<n10 lb="259" cb="33" le="259" ce="77">
<typeptr id="32975a63c2ff844fe8824398e471d60a_e8cd986c332270b1dff0b68a319e7689"/>
<temp/>
<mte lb="259" cb="33" le="259" ce="77">
<exp pvirg="true"/>
<ce lb="259" cb="33" le="259" ce="77" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="259" cb="33">
<drx lb="259" cb="33" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="259" cb="41" kind="lvalue" nm="MBB"/>
<n10 lb="259" cb="46">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="259" cb="46">
<drx lb="259" cb="46" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n10 lb="259" cb="52">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="259" cb="52">
<drx lb="259" cb="52" kind="lvalue" nm="dl"/>
</n32>
</n10>
<mce lb="259" cb="56" le="259" ce="67" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="259" cb="56" le="259" ce="60" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" point="1">
<n32 lb="259" cb="56">
<drx lb="259" cb="56" kind="lvalue" nm="TII"/>
</n32>
</mex>
<n32 lb="259" cb="64">
<n32 lb="259" cb="64">
<drx lb="259" cb="64" kind="lvalue" nm="Opc"/>
</n32>
</n32>
</mce>
<n32 lb="259" cb="70">
<drx lb="259" cb="70" kind="lvalue" nm="DestReg"/>
</n32>
</ce>
</mte>
</n10>
</Var>
</dst>
<if lb="260" cb="7" le="261" ce="33">
<n32 lb="260" cb="11">
<drx lb="260" cb="11" kind="lvalue" nm="NeedCC"/>
</n32>
<ocx lb="261" cb="9" le="261" ce="33" nbparm="2" id="32975a63c2ff844fe8824398e471d60a_d81c761e22b1f0dac8ad4fb6fb6e12f5">
<exp pvirg="true"/>
<n32 lb="261" cb="13">
<drx lb="261" cb="13" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_d81c761e22b1f0dac8ad4fb6fb6e12f5" nm="operator="/>
</n32>
<drx lb="261" cb="9" kind="lvalue" nm="MIB"/>
<ce lb="261" cb="15" le="261" ce="33" nbparm="2" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300">
<exp pvirg="true"/>
<n32 lb="261" cb="15">
<drx lb="261" cb="15" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300" nm="AddDefaultT1CC"/>
</n32>
<n32 lb="261" cb="30">
<drx lb="261" cb="30" kind="lvalue" nm="MIB"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</ocx>
</if>
<mce lb="262" cb="7" le="262" ce="41" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="262" cb="7" le="262" ce="27" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="262" cb="7" le="262" ce="25" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="262" cb="7" le="262" ce="11" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="262" cb="7">
<drx lb="262" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="262" cb="18">
<drx lb="262" cb="18" kind="lvalue" nm="DestReg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
<n32 lb="262" cb="34">
<n32 lb="262" cb="34">
<drx lb="262" cb="34" kind="lvalue" nm="ThisVal"/>
</n32>
</n32>
</mce>
<ocx lb="263" cb="7" le="263" ce="31" nbparm="2" id="32975a63c2ff844fe8824398e471d60a_d81c761e22b1f0dac8ad4fb6fb6e12f5">
<exp pvirg="true"/>
<n32 lb="263" cb="11">
<drx lb="263" cb="11" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_d81c761e22b1f0dac8ad4fb6fb6e12f5" nm="operator="/>
</n32>
<drx lb="263" cb="7" kind="lvalue" nm="MIB"/>
<ce lb="263" cb="13" le="263" ce="31" nbparm="1" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7">
<exp pvirg="true"/>
<n32 lb="263" cb="13">
<drx lb="263" cb="13" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7" nm="AddDefaultPred"/>
</n32>
<n32 lb="263" cb="28">
<drx lb="263" cb="28" kind="lvalue" nm="MIB"/>
</n32>
</ce>
</ocx>
<mce lb="264" cb="7" le="264" ce="29" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_8093936d5b1a41cb0ddba238ac78628b">
<exp pvirg="true"/>
<mex lb="264" cb="7" le="264" ce="11" id="32975a63c2ff844fe8824398e471d60a_8093936d5b1a41cb0ddba238ac78628b" nm="setMIFlags" point="1">
<n32 lb="264" cb="7">
<drx lb="264" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="264" cb="22">
<drx lb="264" cb="22" kind="lvalue" nm="MIFlags"/>
</n32>
</mce>
</u>
<u lb="265" cb="12" le="285" ce="5">
<dst lb="266" cb="7" le="266" ce="39">
<exp pvirg="true"/>
<Var nm="isKill" value="true">
<bt name="bool"/>
</Var>
</dst>
<dst lb="267" cb="7" le="267" ce="78">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
<n10 lb="267" cb="33" le="267" ce="77">
<typeptr id="32975a63c2ff844fe8824398e471d60a_e8cd986c332270b1dff0b68a319e7689"/>
<temp/>
<mte lb="267" cb="33" le="267" ce="77">
<exp pvirg="true"/>
<ce lb="267" cb="33" le="267" ce="77" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="267" cb="33">
<drx lb="267" cb="33" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="267" cb="41" kind="lvalue" nm="MBB"/>
<n10 lb="267" cb="46">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="267" cb="46">
<drx lb="267" cb="46" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n10 lb="267" cb="52">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="267" cb="52">
<drx lb="267" cb="52" kind="lvalue" nm="dl"/>
</n32>
</n10>
<mce lb="267" cb="56" le="267" ce="67" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="267" cb="56" le="267" ce="60" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" point="1">
<n32 lb="267" cb="56">
<drx lb="267" cb="56" kind="lvalue" nm="TII"/>
</n32>
</mex>
<n32 lb="267" cb="64">
<n32 lb="267" cb="64">
<drx lb="267" cb="64" kind="lvalue" nm="Opc"/>
</n32>
</n32>
</mce>
<n32 lb="267" cb="70">
<drx lb="267" cb="70" kind="lvalue" nm="DestReg"/>
</n32>
</ce>
</mte>
</n10>
</Var>
</dst>
<if lb="268" cb="7" le="269" ce="33">
<n32 lb="268" cb="11">
<drx lb="268" cb="11" kind="lvalue" nm="NeedCC"/>
</n32>
<ocx lb="269" cb="9" le="269" ce="33" nbparm="2" id="32975a63c2ff844fe8824398e471d60a_d81c761e22b1f0dac8ad4fb6fb6e12f5">
<exp pvirg="true"/>
<n32 lb="269" cb="13">
<drx lb="269" cb="13" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_d81c761e22b1f0dac8ad4fb6fb6e12f5" nm="operator="/>
</n32>
<drx lb="269" cb="9" kind="lvalue" nm="MIB"/>
<ce lb="269" cb="15" le="269" ce="33" nbparm="2" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300">
<exp pvirg="true"/>
<n32 lb="269" cb="15">
<drx lb="269" cb="15" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300" nm="AddDefaultT1CC"/>
</n32>
<n32 lb="269" cb="30">
<drx lb="269" cb="30" kind="lvalue" nm="MIB"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</ocx>
</if>
<mce lb="270" cb="7" le="270" ce="66" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="270" cb="7" le="270" ce="52" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="270" cb="7" le="270" ce="50" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="270" cb="7" le="270" ce="11" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="270" cb="7">
<drx lb="270" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="270" cb="18">
<drx lb="270" cb="18" kind="lvalue" nm="BaseReg"/>
</n32>
<ce lb="270" cb="27" le="270" ce="49" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110">
<exp pvirg="true"/>
<n32 lb="270" cb="27">
<drx lb="270" cb="27" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110" nm="getKillRegState"/>
</n32>
<n32 lb="270" cb="43">
<drx lb="270" cb="43" kind="lvalue" nm="isKill"/>
</n32>
</ce>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
<n32 lb="270" cb="59">
<n32 lb="270" cb="59">
<drx lb="270" cb="59" kind="lvalue" nm="ThisVal"/>
</n32>
</n32>
</mce>
<ocx lb="271" cb="7" le="271" ce="31" nbparm="2" id="32975a63c2ff844fe8824398e471d60a_d81c761e22b1f0dac8ad4fb6fb6e12f5">
<exp pvirg="true"/>
<n32 lb="271" cb="11">
<drx lb="271" cb="11" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_d81c761e22b1f0dac8ad4fb6fb6e12f5" nm="operator="/>
</n32>
<drx lb="271" cb="7" kind="lvalue" nm="MIB"/>
<ce lb="271" cb="13" le="271" ce="31" nbparm="1" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7">
<exp pvirg="true"/>
<n32 lb="271" cb="13">
<drx lb="271" cb="13" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7" nm="AddDefaultPred"/>
</n32>
<n32 lb="271" cb="28">
<drx lb="271" cb="28" kind="lvalue" nm="MIB"/>
</n32>
</ce>
</ocx>
<mce lb="272" cb="7" le="272" ce="29" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_8093936d5b1a41cb0ddba238ac78628b">
<exp pvirg="true"/>
<mex lb="272" cb="7" le="272" ce="11" id="32975a63c2ff844fe8824398e471d60a_8093936d5b1a41cb0ddba238ac78628b" nm="setMIFlags" point="1">
<n32 lb="272" cb="7">
<drx lb="272" cb="7" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="272" cb="22">
<drx lb="272" cb="22" kind="lvalue" nm="MIFlags"/>
</n32>
</mce>
<xop lb="274" cb="7" le="274" ce="17" kind="=">
<drx lb="274" cb="7" kind="lvalue" nm="BaseReg"/>
<n32 lb="274" cb="17">
<drx lb="274" cb="17" kind="lvalue" nm="DestReg"/>
</n32>
</xop>
</u>
</if>
</u>
</wy>
<if lb="288" cb="3" le="294" ce="3">
<n32 lb="288" cb="7">
<n32 lb="288" cb="7">
<drx lb="288" cb="7" kind="lvalue" nm="ExtraOpc"/>
</n32>
</n32>
<u lb="288" cb="17" le="294" ce="3">
<dst lb="289" cb="5" le="289" ce="48">
<exp pvirg="true"/>
<Var nm="MCID">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<mce lb="289" cb="31" le="289" ce="47" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="289" cb="31" le="289" ce="35" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" point="1">
<n32 lb="289" cb="31">
<drx lb="289" cb="31" kind="lvalue" nm="TII"/>
</n32>
</mex>
<n32 lb="289" cb="39">
<n32 lb="289" cb="39">
<drx lb="289" cb="39" kind="lvalue" nm="ExtraOpc"/>
</n32>
</n32>
</mce>
</Var>
</dst>
<ce lb="290" cb="5" le="293" ce="40" nbparm="1" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7">
<exp pvirg="true"/>
<n32 lb="290" cb="5">
<drx lb="290" cb="5" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7" nm="AddDefaultPred"/>
</n32>
<mce lb="290" cb="20" le="293" ce="39" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_8093936d5b1a41cb0ddba238ac78628b">
<exp pvirg="true"/>
<mex lb="290" cb="20" le="293" ce="21" id="32975a63c2ff844fe8824398e471d60a_8093936d5b1a41cb0ddba238ac78628b" nm="setMIFlags" point="1">
<mce lb="290" cb="20" le="292" ce="52" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca">
<exp pvirg="true"/>
<mex lb="290" cb="20" le="292" ce="21" id="32975a63c2ff844fe8824398e471d60a_a19e55fcb63a5bd5f35cfe3518551aca" nm="addImm" point="1">
<mce lb="290" cb="20" le="291" ce="51" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="290" cb="20" le="291" ce="21" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<ce lb="290" cb="20" le="290" ce="72" nbparm="2" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300">
<exp pvirg="true"/>
<n32 lb="290" cb="20">
<drx lb="290" cb="20" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300" nm="AddDefaultT1CC"/>
</n32>
<mte lb="290" cb="35" le="290" ce="71">
<exp pvirg="true"/>
<n32 lb="290" cb="35" le="290" ce="71">
<ce lb="290" cb="35" le="290" ce="71" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="290" cb="35">
<drx lb="290" cb="35" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="290" cb="43" kind="lvalue" nm="MBB"/>
<n10 lb="290" cb="48">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="290" cb="48">
<drx lb="290" cb="48" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n10 lb="290" cb="54">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="290" cb="54">
<drx lb="290" cb="54" kind="lvalue" nm="dl"/>
</n32>
</n10>
<drx lb="290" cb="58" kind="lvalue" nm="MCID"/>
<n32 lb="290" cb="64">
<drx lb="290" cb="64" kind="lvalue" nm="DestReg"/>
</n32>
</ce>
</n32>
</mte>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</mex>
<n32 lb="291" cb="28">
<drx lb="291" cb="28" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="291" cb="37" le="291" ce="47">
<drx lb="291" cb="37" le="291" ce="47" id="32975a63c2ff844fe8824398e471d60a_ba8e237948891b40211d5ea97cc45689" nm="Kill"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
<n32 lb="292" cb="28" le="292" ce="51">
<xop lb="292" cb="28" le="292" ce="51" kind="&amp;">
<n46 lb="292" cb="28" le="292" ce="47">
<exp pvirg="true"/>
<ocast lb="292" cb="29" le="292" ce="39">
<bt name="unsigned int"/>
<n32 lb="292" cb="39">
<n32 lb="292" cb="39">
<drx lb="292" cb="39" kind="lvalue" nm="NumBytes"/>
</n32>
</n32>
</ocast>
</n46>
<n32 lb="292" cb="51">
<n45 lb="292" cb="51"/>
</n32>
</xop>
</n32>
</mce>
</mex>
<n32 lb="293" cb="32">
<drx lb="293" cb="32" kind="lvalue" nm="MIFlags"/>
</n32>
</mce>
</ce>
</u>
</if>
</u>

</Stmt>
</f>
<f name="emitThumbConstant" id="8b965fb8d36df7aacec357f2cd395745_e544a82a905be02f394f66f9675ce612" file="1" linestart="299" lineend="321" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Imm" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::TargetInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::Thumb1RegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="03430bb232456397876d16274f088454_c259e28e33c5dc4c21dbff54ee9b27c8"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="dl" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="304" cb="44" le="321" ce="1">
<dst lb="305" cb="3" le="305" ce="23">
<exp pvirg="true"/>
<Var nm="isSub" value="true">
<bt name="bool"/>
<xop lb="305" cb="16" le="305" ce="22" kind="&lt;">
<n32 lb="305" cb="16">
<drx lb="305" cb="16" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="305" cb="22">
<flit/>
</n45>
</xop>
</Var>
</dst>
<if lb="306" cb="3" le="306" ce="21">
<n32 lb="306" cb="7">
<drx lb="306" cb="7" kind="lvalue" nm="isSub"/>
</n32>
<xop lb="306" cb="14" le="306" ce="21" kind="=">
<drx lb="306" cb="14" kind="lvalue" nm="Imm"/>
<uo lb="306" cb="20" le="306" ce="21" kind="-">
<n32 lb="306" cb="21">
<drx lb="306" cb="21" kind="lvalue" nm="Imm"/>
</n32>
</uo>
</xop>
</if>
<dst lb="308" cb="3" le="308" ce="27">
<exp pvirg="true"/>
<Var nm="Chunk" value="true">
<bt name="int"/>
<xop lb="308" cb="15" le="308" ce="26" kind="-">
<n46 lb="308" cb="15" le="308" ce="22">
<exp pvirg="true"/>
<xop lb="308" cb="16" le="308" ce="21" kind="&lt;&lt;">
<n45 lb="308" cb="16">
<flit/>
</n45>
<n45 lb="308" cb="21">
<flit/>
</n45>
</xop>
</n46>
<n45 lb="308" cb="26"/>
</xop>
</Var>
</dst>
<dst lb="309" cb="3" le="309" ce="44">
<exp pvirg="true"/>
<Var nm="ThisVal" value="true">
<bt name="int"/>
<n32 lb="309" cb="17" le="309" ce="41">
<co lb="309" cb="17" le="309" ce="41">
<exp pvirg="true"/>
<n46 lb="309" cb="17" le="309" ce="29">
<exp pvirg="true"/>
<xop lb="309" cb="18" le="309" ce="24" kind="&gt;">
<n32 lb="309" cb="18">
<drx lb="309" cb="18" kind="lvalue" nm="Imm"/>
</n32>
<n32 lb="309" cb="24">
<drx lb="309" cb="24" kind="lvalue" nm="Chunk"/>
</n32>
</xop>
</n46>
<drx lb="309" cb="33" kind="lvalue" nm="Chunk"/>
<drx lb="309" cb="41" kind="lvalue" nm="Imm"/>
</co>
</n32>
</Var>
</dst>
<cao lb="310" cb="3" le="310" ce="10" kind="-=">
<drx lb="310" cb="3" kind="lvalue" nm="Imm"/>
<n32 lb="310" cb="10">
<drx lb="310" cb="10" kind="lvalue" nm="ThisVal"/>
</n32>
</cao>
<if lb="314" cb="3" le="315" ce="77">
<xop lb="314" cb="7" le="314" ce="13" kind="&gt;">
<n32 lb="314" cb="7">
<drx lb="314" cb="7" kind="lvalue" nm="Imm"/>
</n32>
<n45 lb="314" cb="13"/>
</xop>
<ce lb="315" cb="5" le="315" ce="77" nbparm="9" id="b08ee5109a4d2aea3d861667cfd23aaf_63f33c314b344b719de1cab359221c13">
<exp pvirg="true"/>
<n32 lb="315" cb="5">
<drx lb="315" cb="5" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_63f33c314b344b719de1cab359221c13" nm="emitThumbRegPlusImmediate"/>
</n32>
<drx lb="315" cb="31" kind="lvalue" nm="MBB"/>
<drx lb="315" cb="36" kind="lvalue" nm="MBBI"/>
<n10 lb="315" cb="42">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="315" cb="42">
<drx lb="315" cb="42" kind="lvalue" nm="dl"/>
</n32>
</n10>
<n32 lb="315" cb="46">
<drx lb="315" cb="46" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="315" cb="55">
<drx lb="315" cb="55" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="315" cb="64">
<drx lb="315" cb="64" kind="lvalue" nm="Imm"/>
</n32>
<drx lb="315" cb="69" kind="lvalue" nm="TII"/>
<n32 lb="315" cb="74">
<drx lb="315" cb="74" kind="lvalue" nm="MRI"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</if>
<if lb="316" cb="3" le="320" ce="3">
<n32 lb="316" cb="7">
<drx lb="316" cb="7" kind="lvalue" nm="isSub"/>
</n32>
<u lb="316" cb="14" le="320" ce="3">
<dst lb="317" cb="5" le="317" ce="49">
<exp pvirg="true"/>
<Var nm="MCID">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<ce lb="318" cb="5" le="319" ce="52" nbparm="1" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7">
<exp pvirg="true"/>
<n32 lb="318" cb="5">
<drx lb="318" cb="5" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7" nm="AddDefaultPred"/>
</n32>
<mce lb="318" cb="20" le="319" ce="51" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="318" cb="20" le="319" ce="21" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<ce lb="318" cb="20" le="318" ce="72" nbparm="2" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300">
<exp pvirg="true"/>
<n32 lb="318" cb="20">
<drx lb="318" cb="20" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_1b3a3e293774c61c60107bd2efa64300" nm="AddDefaultT1CC"/>
</n32>
<mte lb="318" cb="35" le="318" ce="71">
<exp pvirg="true"/>
<n32 lb="318" cb="35" le="318" ce="71">
<ce lb="318" cb="35" le="318" ce="71" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="318" cb="35">
<drx lb="318" cb="35" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="318" cb="43" kind="lvalue" nm="MBB"/>
<n10 lb="318" cb="48">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="318" cb="48">
<drx lb="318" cb="48" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n10 lb="318" cb="54">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="318" cb="54">
<drx lb="318" cb="54" kind="lvalue" nm="dl"/>
</n32>
</n10>
<drx lb="318" cb="58" kind="lvalue" nm="MCID"/>
<n32 lb="318" cb="64">
<drx lb="318" cb="64" kind="lvalue" nm="DestReg"/>
</n32>
</ce>
</n32>
</mte>
<n12>
<exp pvirg="true"/>
</n12>
</ce>
</mex>
<n32 lb="319" cb="28">
<drx lb="319" cb="28" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="319" cb="37" le="319" ce="47">
<drx lb="319" cb="37" le="319" ce="47" id="32975a63c2ff844fe8824398e471d60a_ba8e237948891b40211d5ea97cc45689" nm="Kill"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</ce>
</u>
</if>
</u>

</Stmt>
</f>
<f name="removeOperands" id="8b965fb8d36df7aacec357f2cd395745_57dbd0687847522f6a7d9ddb7f25ee38" file="1" linestart="323" lineend="327" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="i" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="323" cb="58" le="327" ce="1">
<dst lb="324" cb="3" le="324" ce="18">
<exp pvirg="true"/>
<Var nm="Op" value="true">
<bt name="unsigned int"/>
<n32 lb="324" cb="17">
<drx lb="324" cb="17" kind="lvalue" nm="i"/>
</n32>
</Var>
</dst>
<fx lb="325" cb="3" le="326" ce="24">
<dst lb="325" cb="8" le="325" ce="40">
<exp pvirg="true"/>
<Var nm="e" value="true">
<bt name="unsigned int"/>
<mce lb="325" cb="21" le="325" ce="39" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="325" cb="21" le="325" ce="24" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" point="1">
<n32 lb="325" cb="21">
<drx lb="325" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="325" cb="42" le="325" ce="47" kind="!=">
<n32 lb="325" cb="42">
<drx lb="325" cb="42" kind="lvalue" nm="i"/>
</n32>
<n32 lb="325" cb="47">
<drx lb="325" cb="47" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="325" cb="50" le="325" ce="52" kind="++">
<drx lb="325" cb="52" kind="lvalue" nm="i"/>
</uo>
<mce lb="326" cb="5" le="326" ce="24" nbparm="1" id="d038367435b7928d04997491e912d58d_7aacac6a83e9734951167bc4628831a2">
<exp pvirg="true"/>
<mex lb="326" cb="5" le="326" ce="8" id="d038367435b7928d04997491e912d58d_7aacac6a83e9734951167bc4628831a2" nm="RemoveOperand" point="1">
<drx lb="326" cb="5" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="326" cb="22">
<drx lb="326" cb="22" kind="lvalue" nm="Op"/>
</n32>
</mce>
</fx>
</u>

</Stmt>
</f>
<f name="convertToNonSPOpcode" id="8b965fb8d36df7aacec357f2cd395745_c4caaf25977e7b2ae277de51e7cb5e2c" file="1" linestart="331" lineend="341" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="331" cb="55" le="341" ce="1">
<sy lb="332" cb="3" le="338" ce="3">
<n32 lb="332" cb="11">
<drx lb="332" cb="11" kind="lvalue" nm="Opcode"/>
</n32>
<u lb="332" cb="19" le="338" ce="3"/>
</sy>
<rx lb="340" cb="3" le="340" ce="10" pvirg="true">
<n32 lb="340" cb="10">
<drx lb="340" cb="10" kind="lvalue" nm="Opcode"/>
</n32>
</rx>
</u>

</Stmt>
</f>
<m name="rewriteFrameIndex" id="8b965fb8d36df7aacec357f2cd395745_69ecab710f6587c730fc8faa0d1ef56b" file="1" linestart="343" lineend="483" previous="03430bb232456397876d16274f088454_69ecab710f6587c730fc8faa0d1ef56b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FrameRegIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TII" proto="const llvm::ARMBaseInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="346" cb="54" le="483" ce="1">
<dst lb="347" cb="3" le="347" ce="25">
<exp pvirg="true"/>
<Var nm="MI">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<ocx lb="347" cb="22" le="347" ce="23" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_2731e06b8948faff9b9b5e5bad8dbc89">
<exp pvirg="true"/>
<n32 lb="347" cb="22">
<drx lb="347" cb="22" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_2731e06b8948faff9b9b5e5bad8dbc89" nm="operator*"/>
</n32>
<n32 lb="347" cb="23">
<drx lb="347" cb="23" kind="lvalue" nm="II"/>
</n32>
</ocx>
</Var>
</dst>
<dst lb="348" cb="3" le="348" ce="43">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="348" cb="28" le="348" ce="42" kind="*">
<mce lb="348" cb="29" le="348" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="348" cb="29" le="348" ce="32" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" point="1">
<drx lb="348" cb="29" kind="lvalue" nm="MI"/>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="349" cb="3" le="349" ce="33">
<exp pvirg="true"/>
<Var nm="dl" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="349" cb="17" le="349" ce="32">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="349" cb="17" le="349" ce="32">
<exp pvirg="true"/>
<mce lb="349" cb="17" le="349" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="349" cb="17" le="349" ce="20" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" point="1">
<n32 lb="349" cb="17">
<drx lb="349" cb="17" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="350" cb="3" le="350" ce="49">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
<n10 lb="350" cb="23" le="350" ce="48">
<typeptr id="32975a63c2ff844fe8824398e471d60a_b80c393b0a53e29cc40332efcb4ca0f0"/>
<temp/>
<uo lb="350" cb="27" le="350" ce="42" kind="*">
<mce lb="350" cb="28" le="350" ce="42" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="350" cb="28" le="350" ce="32" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="350" cb="28" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</uo>
<uo lb="350" cb="45" le="350" ce="46" kind="&amp;">
<drx lb="350" cb="46" kind="lvalue" nm="MI"/>
</uo>
</n10>
</Var>
</dst>
<dst lb="351" cb="3" le="351" ce="35">
<exp pvirg="true"/>
<Var nm="Opcode" value="true">
<bt name="unsigned int"/>
<n32 lb="351" cb="21" le="351" ce="34">
<mce lb="351" cb="21" le="351" ce="34" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="351" cb="21" le="351" ce="24" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" point="1">
<n32 lb="351" cb="21">
<drx lb="351" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="352" cb="3" le="352" ce="41">
<exp pvirg="true"/>
<Var nm="Desc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
<mce lb="352" cb="29" le="352" ce="40" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="352" cb="29" le="352" ce="32" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" point="1">
<n32 lb="352" cb="29">
<drx lb="352" cb="29" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="353" cb="3" le="353" ce="59">
<exp pvirg="true"/>
<Var nm="AddrMode" value="true">
<bt name="unsigned int"/>
<n32 lb="353" cb="23" le="353" ce="58">
<n46 lb="353" cb="23" le="353" ce="58">
<exp pvirg="true"/>
<xop lb="353" cb="24" le="353" ce="46" kind="&amp;">
<n32 lb="353" cb="24" le="353" ce="29">
<mex lb="353" cb="24" le="353" ce="29" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_ea8d632a8cd33cc06ec4b19d36dc0708" nm="TSFlags" point="1">
<drx lb="353" cb="24" kind="lvalue" nm="Desc"/>
</mex>
</n32>
<n32 lb="353" cb="39" le="353" ce="46">
<drx lb="353" cb="39" le="353" ce="46" id="9ae88c1643aad111cfd208406cc6b04a_680ac5e9a3534c48d73b11620fa7042c" nm="AddrModeMask"/>
</n32>
</xop>
</n46>
</n32>
</Var>
</dst>
<rx lb="482" cb="3" le="482" ce="20" pvirg="true">
<xop lb="482" cb="10" le="482" ce="20" kind="==">
<n32 lb="482" cb="10">
<drx lb="482" cb="10" kind="lvalue" nm="Offset"/>
</n32>
<n45 lb="482" cb="20">
<flit/>
</n45>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="resolveFrameIndex" id="8b965fb8d36df7aacec357f2cd395745_646f94a92e9136b8602241660be23c96" file="1" linestart="485" lineend="500" previous="03430bb232456397876d16274f088454_646f94a92e9136b8602241660be23c96" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="BaseReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="486" cb="66" le="500" ce="1">
<dst lb="487" cb="3" le="489" ce="63">
<exp pvirg="true"/>
<Var nm="TII">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<uo lb="488" cb="5" le="489" ce="62" kind="*">
<scast lb="488" cb="6" le="489" ce="62">
<cast cast="Dependent">
<pt>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</pt>
</cast>
<mce lb="489" cb="7" le="489" ce="61" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="489" cb="7" le="489" ce="48" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<mce lb="489" cb="7" le="489" ce="46" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="489" cb="7" le="489" ce="36" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" arrow="1">
<n32 lb="489" cb="7" le="489" ce="33">
<mce lb="489" cb="7" le="489" ce="33" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="489" cb="7" le="489" ce="23" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" arrow="1">
<mce lb="489" cb="7" le="489" ce="20" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="489" cb="7" le="489" ce="10" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" point="1">
<drx lb="489" cb="7" kind="lvalue" nm="MI"/>
</mex>
</mce>
</mex>
</mce>
</n32>
</mex>
</mce>
</mex>
</mce>
</scast>
</uo>
</Var>
</dst>
<dst lb="490" cb="3" le="490" ce="19">
<exp pvirg="true"/>
<Var nm="Off" value="true">
<bt name="int"/>
<n32 lb="490" cb="13">
<n32 lb="490" cb="13">
<drx lb="490" cb="13" kind="lvalue" nm="Offset"/>
</n32>
</n32>
</Var>
</dst>
<dst lb="491" cb="3" le="491" ce="17">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="491" cb="16">
<n45 lb="491" cb="16">
<flit/>
</n45>
</n32>
</Var>
</dst>
<wy lb="493" cb="3" le="496" ce="3">
<uo lb="493" cb="10" le="493" ce="33" kind="!">
<mce lb="493" cb="11" le="493" ce="33" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d638b311648944479ceca8e51dafe920">
<exp pvirg="true"/>
<mex lb="493" cb="11" le="493" ce="28" id="84c010a1a9c2223bad1481218c714125_d638b311648944479ceca8e51dafe920" nm="isFI" point="1">
<n32 lb="493" cb="11" le="493" ce="26">
<mce lb="493" cb="11" le="493" ce="26" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="493" cb="11" le="493" ce="14" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" point="1">
<drx lb="493" cb="11" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="493" cb="25">
<drx lb="493" cb="25" kind="lvalue" nm="i"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</uo>
<u lb="493" cb="36" le="496" ce="3">
<uo lb="494" cb="5" le="494" ce="7" kind="++">
<drx lb="494" cb="7" kind="lvalue" nm="i"/>
</uo>
<ocast lb="495" cb="5" le="495" ce="5">
<bt name="void"/>
<n46 lb="495" cb="5" le="495" ce="5">
<exp pvirg="true"/>
<xop lb="495" cb="5" le="495" ce="5" kind="||">
<n46 lb="495" cb="5" le="495" ce="5">
<exp pvirg="true"/>
<uo lb="495" cb="5" le="495" ce="5" kind="!">
<uo lb="495" cb="5" le="495" ce="5" kind="!">
<n46 lb="495" cb="5" le="495" ce="5">
<exp pvirg="true"/>
<xop lb="495" cb="5" le="495" ce="5" kind="&amp;&amp;">
<xop lb="495" cb="5" le="495" ce="5" kind="&lt;">
<n32 lb="495" cb="5">
<drx lb="495" cb="5" kind="lvalue" nm="i"/>
</n32>
<mce lb="495" cb="5" le="495" ce="5" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="495" cb="5" le="495" ce="5" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" point="1">
<n32 lb="495" cb="5">
<drx lb="495" cb="5" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</xop>
<n32 lb="495" cb="5">
<n32 lb="495" cb="5">
<n52 lb="495" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="495" cb="5" le="495" ce="5">
<n46 lb="495" cb="5" le="495" ce="5">
<exp pvirg="true"/>
<xop lb="495" cb="5" le="495" ce="5" kind=",">
<ce lb="495" cb="5" le="495" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="495" cb="5">
<drx lb="495" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="495" cb="5">
<n52 lb="495" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="495" cb="5">
<n52 lb="495" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="495" cb="5">
<n45 lb="495" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="495" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>
</wy>
<dst lb="497" cb="3" le="497" ce="58">
<exp pvirg="true"/>
<Var nm="Done" value="true">
<bt name="bool"/>
<mce lb="497" cb="15" le="497" ce="57" nbparm="5" id="03430bb232456397876d16274f088454_69ecab710f6587c730fc8faa0d1ef56b">
<exp pvirg="true"/>
<mex lb="497" cb="15" id="03430bb232456397876d16274f088454_69ecab710f6587c730fc8faa0d1ef56b" nm="rewriteFrameIndex" arrow="1">
<n19 lb="497" cb="15"/>
</mex>
<n10 lb="497" cb="33">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="497" cb="33">
<exp pvirg="true"/>
<n32 lb="497" cb="33">
<n10 lb="497" cb="33">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_81a26b1e3e44d72e16d960df4a2c8591">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<drx lb="497" cb="33" kind="lvalue" nm="MI"/>
</n10>
</n32>
</mte>
</n10>
<n32 lb="497" cb="37">
<drx lb="497" cb="37" kind="lvalue" nm="i"/>
</n32>
<n32 lb="497" cb="40">
<drx lb="497" cb="40" kind="lvalue" nm="BaseReg"/>
</n32>
<drx lb="497" cb="49" kind="lvalue" nm="Off"/>
<drx lb="497" cb="54" kind="lvalue" nm="TII"/>
</mce>
</Var>
</dst>
<ocast lb="498" cb="3" le="498" ce="3">
<bt name="void"/>
<n46 lb="498" cb="3" le="498" ce="3">
<exp pvirg="true"/>
<xop lb="498" cb="3" le="498" ce="3" kind="||">
<n46 lb="498" cb="3" le="498" ce="3">
<exp pvirg="true"/>
<uo lb="498" cb="3" le="498" ce="3" kind="!">
<uo lb="498" cb="3" le="498" ce="3" kind="!">
<n46 lb="498" cb="3" le="498" ce="3">
<exp pvirg="true"/>
<xop lb="498" cb="3" le="498" ce="3" kind="&amp;&amp;">
<n32 lb="498" cb="3">
<drx lb="498" cb="3" kind="lvalue" nm="Done"/>
</n32>
<n32 lb="498" cb="3">
<n32 lb="498" cb="3">
<n52 lb="498" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="498" cb="3" le="498" ce="3">
<n46 lb="498" cb="3" le="498" ce="3">
<exp pvirg="true"/>
<xop lb="498" cb="3" le="498" ce="3" kind=",">
<ce lb="498" cb="3" le="498" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="498" cb="3">
<drx lb="498" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="498" cb="3">
<n52 lb="498" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="498" cb="3">
<n52 lb="498" cb="3"/>
</n32>
<n32 lb="498" cb="3">
<n45 lb="498" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="498" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="499" cb="3" le="499" ce="9">
<bt name="void"/>
<drx lb="499" cb="9" kind="lvalue" nm="Done"/>
</ocast>
</u>

</Stmt>
</m>
<m name="saveScavengerRegister" id="8b965fb8d36df7aacec357f2cd395745_eb2c1b62dfbdb9ed1e61f859a263d825" file="1" linestart="504" lineend="551" previous="03430bb232456397876d16274f088454_eb2c1b62dfbdb9ed1e61f859a263d825" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="UseMI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="509" cb="63" le="551" ce="1">
<dst lb="515" cb="3" le="515" ce="76">
<exp pvirg="true"/>
<Var nm="TII">
<lrf>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</lrf>
<uo lb="515" cb="32" le="515" ce="75" kind="*">
<mce lb="515" cb="33" le="515" ce="75" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="515" cb="33" le="515" ce="62" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<mce lb="515" cb="33" le="515" ce="60" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="515" cb="33" le="515" ce="50" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" arrow="1">
<n32 lb="515" cb="33" le="515" ce="47">
<mce lb="515" cb="33" le="515" ce="47" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="515" cb="33" le="515" ce="37" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="515" cb="33" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mex>
</mce>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="516" cb="3" le="516" ce="14">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="516" cb="12">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n10>
</Var>
</dst>
<dst lb="524" cb="3" le="524" ce="20">
<exp pvirg="true"/>
<Var nm="done" value="true">
<bt name="bool"/>
<n9 lb="524" cb="15"/>
</Var>
</dst>
<fx lb="525" cb="3" le="545" ce="3">
<dst lb="525" cb="8" le="525" ce="42">
<exp pvirg="true"/>
<Var nm="II" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="525" cb="41">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="525" cb="41">
<drx lb="525" cb="41" kind="lvalue" nm="I"/>
</n32>
</n10>
</Var>
</dst>
<xop lb="525" cb="44" le="525" ce="59" kind="&amp;&amp;">
<uo lb="525" cb="44" le="525" ce="45" kind="!">
<n32 lb="525" cb="45">
<drx lb="525" cb="45" kind="lvalue" nm="done"/>
</n32>
</uo>
<ocx lb="525" cb="53" le="525" ce="59" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="525" cb="56">
<drx lb="525" cb="56" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="525" cb="53">
<drx lb="525" cb="53" kind="lvalue" nm="II"/>
</n32>
<n32 lb="525" cb="59">
<drx lb="525" cb="59" kind="lvalue" nm="UseMI"/>
</n32>
</ocx>
</xop>
<ocx lb="525" cb="67" le="525" ce="69" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c">
<exp pvirg="true"/>
<n32 lb="525" cb="67">
<drx lb="525" cb="67" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c" nm="operator++"/>
</n32>
<drx lb="525" cb="69" kind="lvalue" nm="II"/>
</ocx>
<u lb="525" cb="73" le="545" ce="3">
<if lb="526" cb="5" le="527" ce="7">
<mce lb="526" cb="9" le="526" ce="26" nbparm="0" id="d038367435b7928d04997491e912d58d_fddca743aa103bca4b1ea77dd154fe69">
<exp pvirg="true"/>
<mex lb="526" cb="9" le="526" ce="13" id="d038367435b7928d04997491e912d58d_fddca743aa103bca4b1ea77dd154fe69" nm="isDebugValue" arrow="1">
<n32 lb="526" cb="9">
<ocx lb="526" cb="9" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="526" cb="11">
<drx lb="526" cb="11" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="526" cb="9">
<drx lb="526" cb="9" kind="lvalue" nm="II"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
<cns lb="527" cb="7"/>
</if>
<fx lb="529" cb="5" le="544" ce="5">
<dst lb="529" cb="10" le="529" ce="50">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="529" cb="23">
<n45 lb="529" cb="23">
<flit/>
</n45>
</n32>
</Var>
<Var nm="e" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="529" cb="30" le="529" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="529" cb="30" le="529" ce="34" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="529" cb="30">
<ocx lb="529" cb="30" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="529" cb="32">
<drx lb="529" cb="32" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="529" cb="30">
<drx lb="529" cb="30" kind="lvalue" nm="II"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="529" cb="52" le="529" ce="57" kind="!=">
<n32 lb="529" cb="52">
<drx lb="529" cb="52" kind="lvalue" nm="i"/>
</n32>
<n32 lb="529" cb="57">
<drx lb="529" cb="57" kind="lvalue" nm="e"/>
</n32>
</xop>
<uo lb="529" cb="60" le="529" ce="62" kind="++">
<drx lb="529" cb="62" kind="lvalue" nm="i"/>
</uo>
<u lb="529" cb="65" le="544" ce="5">
<dst lb="530" cb="7" le="530" ce="51">
<exp pvirg="true"/>
<Var nm="MO">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<n32 lb="530" cb="34" le="530" ce="50">
<mce lb="530" cb="34" le="530" ce="50" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="530" cb="34" le="530" ce="38" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="530" cb="34" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="530" cb="36">
<drx lb="530" cb="36" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="530" cb="34">
<drx lb="530" cb="34" kind="lvalue" nm="II"/>
</n32>
</ocx>
</mex>
<n32 lb="530" cb="49">
<drx lb="530" cb="49" kind="lvalue" nm="i"/>
</n32>
</mce>
</n32>
</Var>
</dst>
<if lb="536" cb="7" le="538" ce="9">
<xop lb="536" cb="11" le="537" ce="60" kind="||">
<xop lb="536" cb="11" le="536" ce="53" kind="||">
<xop lb="536" cb="11" le="536" ce="37" kind="||">
<uo lb="536" cb="11" le="536" ce="21" kind="!">
<mce lb="536" cb="12" le="536" ce="21" nbparm="0" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0">
<exp pvirg="true"/>
<mex lb="536" cb="12" le="536" ce="15" id="84c010a1a9c2223bad1481218c714125_bf1462a52ea668f95c3facef60abfdc0" nm="isReg" point="1">
<drx lb="536" cb="12" kind="lvalue" nm="MO"/>
</mex>
</mce>
</uo>
<mce lb="536" cb="26" le="536" ce="37" nbparm="0" id="84c010a1a9c2223bad1481218c714125_9ceb35c1e0ace02518033ce0f5ffaa88">
<exp pvirg="true"/>
<mex lb="536" cb="26" le="536" ce="29" id="84c010a1a9c2223bad1481218c714125_9ceb35c1e0ace02518033ce0f5ffaa88" nm="isUndef" point="1">
<drx lb="536" cb="26" kind="lvalue" nm="MO"/>
</mex>
</mce>
</xop>
<uo lb="536" cb="42" le="536" ce="53" kind="!">
<n32 lb="536" cb="43" le="536" ce="53">
<mce lb="536" cb="43" le="536" ce="53" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="536" cb="43" le="536" ce="46" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="536" cb="43" kind="lvalue" nm="MO"/>
</mex>
</mce>
</n32>
</uo>
</xop>
<ce lb="537" cb="11" le="537" ce="60" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="537" cb="11" le="537" ce="31">
<drx lb="537" cb="11" le="537" ce="31" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<mce lb="537" cb="49" le="537" ce="59" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="537" cb="49" le="537" ce="52" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="537" cb="49" kind="lvalue" nm="MO"/>
</mex>
</mce>
</ce>
</xop>
<cns lb="538" cb="9"/>
</if>
</u>
</fx>
</u>
</fx>
<rx lb="550" cb="3" le="550" ce="10" pvirg="true">
<n9 lb="550" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="eliminateFrameIndex" id="8b965fb8d36df7aacec357f2cd395745_d5521dd9c1cc382daded0ccfa6bee249" file="1" linestart="553" lineend="677" previous="03430bb232456397876d16274f088454_d5521dd9c1cc382daded0ccfa6bee249" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SPAdj" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="FIOperandNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RS" proto="llvm::RegScavenger *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<rt>
<cr id="5de20c206c61f208531631962faa23a4_5b3d8c591abe16edac31def318a7e873"/>
</rt>
</pt>
<Stmt>
<n32 lb="59" cb="47">
<n16 lb="59" cb="47">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="556" cb="65" le="677" ce="1">
<dst lb="557" cb="3" le="557" ce="20">
<exp pvirg="true"/>
<Var nm="VReg" value="true">
<bt name="unsigned int"/>
<n32 lb="557" cb="19">
<n45 lb="557" cb="19">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="558" cb="3" le="558" ce="25">
<exp pvirg="true"/>
<Var nm="MI">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<ocx lb="558" cb="22" le="558" ce="23" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_2731e06b8948faff9b9b5e5bad8dbc89">
<exp pvirg="true"/>
<n32 lb="558" cb="22">
<drx lb="558" cb="22" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_2731e06b8948faff9b9b5e5bad8dbc89" nm="operator*"/>
</n32>
<n32 lb="558" cb="23">
<drx lb="558" cb="23" kind="lvalue" nm="II"/>
</n32>
</ocx>
</Var>
</dst>
<dst lb="559" cb="3" le="559" ce="43">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="559" cb="28" le="559" ce="42" kind="*">
<mce lb="559" cb="29" le="559" ce="42" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="559" cb="29" le="559" ce="32" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" point="1">
<drx lb="559" cb="29" kind="lvalue" nm="MI"/>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="560" cb="3" le="560" ce="41">
<exp pvirg="true"/>
<Var nm="MF">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<uo lb="560" cb="25" le="560" ce="40" kind="*">
<mce lb="560" cb="26" le="560" ce="40" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="560" cb="26" le="560" ce="30" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="560" cb="26" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="561" cb="3" le="562" ce="73">
<exp pvirg="true"/>
<Var nm="TII">
<lrf>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</lrf>
<uo lb="562" cb="5" le="562" ce="72" kind="*">
<scast lb="562" cb="6" le="562" ce="72">
<cast cast="Dependent">
<pt>
<QualType const="true">
<rt>
<cr id="b08ee5109a4d2aea3d861667cfd23aaf_9b505b831079eb1a273b49419189db5b"/>
</rt>
</QualType>
</pt>
</cast>
<mce lb="562" cb="43" le="562" ce="71" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="562" cb="43" le="562" ce="58" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<mce lb="562" cb="43" le="562" ce="56" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="562" cb="43" le="562" ce="46" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="562" cb="43">
<drx lb="562" cb="43" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</scast>
</uo>
</Var>
</dst>
<dst lb="563" cb="3" le="563" ce="55">
<exp pvirg="true"/>
<Var nm="AFI">
<pt>
<rt>
<cr id="0fe8df150926ad1368e81cc4398d701c_bb80360c9e613b66fa32167b667f2182"/>
</rt>
</pt>
<mce lb="563" cb="26" le="563" ce="54" nbparm="0" id="895a66b41661e915ba6854da2359580f_8c86cf707981cbc0a7801820da987e6d">
<exp pvirg="true"/>
<mex lb="563" cb="26" le="563" ce="52" id="895a66b41661e915ba6854da2359580f_8c86cf707981cbc0a7801820da987e6d" nm="getInfo" point="1">
<drx lb="563" cb="26" kind="lvalue" nm="MF"/>
</mex>
</mce>
</Var>
</dst>
<dst lb="564" cb="3" le="564" ce="33">
<exp pvirg="true"/>
<Var nm="dl" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="564" cb="17" le="564" ce="32">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="564" cb="17" le="564" ce="32">
<exp pvirg="true"/>
<mce lb="564" cb="17" le="564" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="564" cb="17" le="564" ce="20" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" point="1">
<n32 lb="564" cb="17">
<drx lb="564" cb="17" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="565" cb="3" le="565" ce="49">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
<n10 lb="565" cb="23" le="565" ce="48">
<typeptr id="32975a63c2ff844fe8824398e471d60a_b80c393b0a53e29cc40332efcb4ca0f0"/>
<temp/>
<uo lb="565" cb="27" le="565" ce="42" kind="*">
<mce lb="565" cb="28" le="565" ce="42" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="565" cb="28" le="565" ce="32" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="565" cb="28" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</uo>
<uo lb="565" cb="45" le="565" ce="46" kind="&amp;">
<drx lb="565" cb="46" kind="lvalue" nm="MI"/>
</uo>
</n10>
</Var>
</dst>
<dst lb="567" cb="3" le="567" ce="30">
<exp pvirg="true"/>
<Var nm="FrameReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="568" cb="3" le="568" ce="58">
<exp pvirg="true"/>
<Var nm="FrameIndex" value="true">
<bt name="int"/>
<mce lb="568" cb="20" le="568" ce="57" nbparm="0" id="84c010a1a9c2223bad1481218c714125_5c4cc404bf8b007133b4ed1672a83743">
<exp pvirg="true"/>
<mex lb="568" cb="20" le="568" ce="48" id="84c010a1a9c2223bad1481218c714125_5c4cc404bf8b007133b4ed1672a83743" nm="getIndex" point="1">
<n32 lb="568" cb="20" le="568" ce="46">
<mce lb="568" cb="20" le="568" ce="46" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="568" cb="20" le="568" ce="23" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" point="1">
<drx lb="568" cb="20" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="568" cb="34">
<drx lb="568" cb="34" kind="lvalue" nm="FIOperandNum"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="569" cb="3" le="570" ce="57">
<exp pvirg="true"/>
<Var nm="Offset" value="true">
<bt name="int"/>
<n32 lb="569" cb="16" le="570" ce="52">
<xop lb="569" cb="16" le="570" ce="52" kind="+">
<xop lb="569" cb="16" le="570" ce="48" kind="+">
<n32 lb="569" cb="16" le="569" ce="61">
<mce lb="569" cb="16" le="569" ce="61" nbparm="1" id="57744cd473803f8e5c9b2de4877592a5_8e91b42dc2c9ea379d4145ce9ad713fd">
<exp pvirg="true"/>
<mex lb="569" cb="16" le="569" ce="35" id="57744cd473803f8e5c9b2de4877592a5_8e91b42dc2c9ea379d4145ce9ad713fd" nm="getObjectOffset" arrow="1">
<n32 lb="569" cb="16" le="569" ce="32">
<mce lb="569" cb="16" le="569" ce="32" nbparm="0" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5">
<exp pvirg="true"/>
<mex lb="569" cb="16" le="569" ce="19" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5" nm="getFrameInfo" point="1">
<drx lb="569" cb="16" kind="lvalue" nm="MF"/>
</mex>
</mce>
</n32>
</mex>
<n32 lb="569" cb="51">
<drx lb="569" cb="51" kind="lvalue" nm="FrameIndex"/>
</n32>
</mce>
</n32>
<mce lb="570" cb="16" le="570" ce="48" nbparm="0" id="57744cd473803f8e5c9b2de4877592a5_b88bf08c5bd17fe2e67be1cf919cecb8">
<exp pvirg="true"/>
<mex lb="570" cb="16" le="570" ce="35" id="57744cd473803f8e5c9b2de4877592a5_b88bf08c5bd17fe2e67be1cf919cecb8" nm="getStackSize" arrow="1">
<n32 lb="570" cb="16" le="570" ce="32">
<mce lb="570" cb="16" le="570" ce="32" nbparm="0" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5">
<exp pvirg="true"/>
<mex lb="570" cb="16" le="570" ce="19" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5" nm="getFrameInfo" point="1">
<drx lb="570" cb="16" kind="lvalue" nm="MF"/>
</mex>
</mce>
</n32>
</mex>
</mce>
</xop>
<n32 lb="570" cb="52">
<n32 lb="570" cb="52">
<drx lb="570" cb="52" kind="lvalue" nm="SPAdj"/>
</n32>
</n32>
</xop>
</n32>
</Var>
</dst>
<if lb="572" cb="3" le="582" ce="3">
<mce lb="572" cb="7" le="572" ce="45" nbparm="0" id="57744cd473803f8e5c9b2de4877592a5_ef125f97c69719a01e97152d0829b77d">
<exp pvirg="true"/>
<mex lb="572" cb="7" le="572" ce="26" id="57744cd473803f8e5c9b2de4877592a5_ef125f97c69719a01e97152d0829b77d" nm="hasVarSizedObjects" arrow="1">
<n32 lb="572" cb="7" le="572" ce="23">
<mce lb="572" cb="7" le="572" ce="23" nbparm="0" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5">
<exp pvirg="true"/>
<mex lb="572" cb="7" le="572" ce="10" id="895a66b41661e915ba6854da2359580f_05918491ab64feb991b242aec4fb1ce5" nm="getFrameInfo" point="1">
<drx lb="572" cb="7" kind="lvalue" nm="MF"/>
</mex>
</mce>
</n32>
</mex>
</mce>
<u lb="572" cb="48" le="582" ce="3">
<ocast lb="573" cb="5" le="573" ce="5">
<bt name="void"/>
<n46 lb="573" cb="5" le="573" ce="5">
<exp pvirg="true"/>
<xop lb="573" cb="5" le="573" ce="5" kind="||">
<n46 lb="573" cb="5" le="573" ce="5">
<exp pvirg="true"/>
<uo lb="573" cb="5" le="573" ce="5" kind="!">
<uo lb="573" cb="5" le="573" ce="5" kind="!">
<n46 lb="573" cb="5" le="573" ce="5">
<exp pvirg="true"/>
<xop lb="573" cb="5" le="573" ce="5" kind="&amp;&amp;">
<xop lb="573" cb="5" le="573" ce="5" kind="&amp;&amp;">
<xop lb="573" cb="5" le="573" ce="5" kind="==">
<n32 lb="573" cb="5">
<drx lb="573" cb="5" kind="lvalue" nm="SPAdj"/>
</n32>
<n45 lb="573" cb="5"/>
</xop>
<mce lb="573" cb="5" le="573" ce="5" nbparm="1" id="9ce16da58065b4e32bc19fccd9c585d4_0c59780428ae1a8373ddb285635482b5">
<exp pvirg="true"/>
<mex lb="573" cb="5" le="573" ce="5" id="9ce16da58065b4e32bc19fccd9c585d4_0c59780428ae1a8373ddb285635482b5" nm="hasFP" arrow="1">
<mce lb="573" cb="5" le="573" ce="5" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_3f426b1e27224d611d92066fe552bd1e">
<exp pvirg="true"/>
<mex lb="573" cb="5" le="573" ce="5" id="d4e05c6b0f4f04a6e13045c31301b1c4_3f426b1e27224d611d92066fe552bd1e" nm="getFrameLowering" point="1">
<mce lb="573" cb="5" le="573" ce="5" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="573" cb="5" le="573" ce="5" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="573" cb="5">
<drx lb="573" cb="5" kind="lvalue" nm="MF"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</mex>
<n32 lb="573" cb="5">
<drx lb="573" cb="5" kind="lvalue" nm="MF"/>
</n32>
</mce>
</xop>
<n32 lb="573" cb="5">
<n32 lb="573" cb="5">
<n52 lb="573" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="573" cb="5" le="573" ce="5">
<n46 lb="573" cb="5" le="573" ce="5">
<exp pvirg="true"/>
<xop lb="573" cb="5" le="573" ce="5" kind=",">
<ce lb="573" cb="5" le="573" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="573" cb="5">
<drx lb="573" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="573" cb="5">
<n52 lb="573" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="573" cb="5">
<n52 lb="573" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="573" cb="5">
<n45 lb="573" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="573" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="577" cb="5" le="581" ce="18" else="true" elselb="581" elsecb="7">
<uo lb="577" cb="9" le="577" ce="27" kind="!">
<mce lb="577" cb="10" le="577" ce="27" nbparm="1" id="4302766d6a218e79b639aed08b6e6733_8fdb5ceccd5320cb9f74a72e31406872">
<exp pvirg="true"/>
<mex lb="577" cb="10" id="4302766d6a218e79b639aed08b6e6733_8fdb5ceccd5320cb9f74a72e31406872" nm="hasBasePointer" arrow="1">
<n32 lb="577" cb="10">
<n19 lb="577" cb="10"/>
</n32>
</mex>
<n32 lb="577" cb="25">
<drx lb="577" cb="25" kind="lvalue" nm="MF"/>
</n32>
</mce>
</uo>
<u lb="577" cb="30" le="580" ce="5">
<xop lb="578" cb="7" le="578" ce="37" kind="=">
<drx lb="578" cb="7" kind="lvalue" nm="FrameReg"/>
<mce lb="578" cb="18" le="578" ce="37" nbparm="1" id="4302766d6a218e79b639aed08b6e6733_ce6961e4a07f885dfe19780953ef76c1">
<exp pvirg="true"/>
<mex lb="578" cb="18" id="4302766d6a218e79b639aed08b6e6733_ce6961e4a07f885dfe19780953ef76c1" nm="getFrameRegister" arrow="1">
<n32 lb="578" cb="18">
<n19 lb="578" cb="18"/>
</n32>
</mex>
<n32 lb="578" cb="35">
<drx lb="578" cb="35" kind="lvalue" nm="MF"/>
</n32>
</mce>
</xop>
<cao lb="579" cb="7" le="579" ce="45" kind="-=">
<drx lb="579" cb="7" kind="lvalue" nm="Offset"/>
<mce lb="579" cb="17" le="579" ce="45" nbparm="0" id="0fe8df150926ad1368e81cc4398d701c_93acbde3cb054c463be93c64e4e8b45f">
<exp pvirg="true"/>
<mex lb="579" cb="17" le="579" ce="22" id="0fe8df150926ad1368e81cc4398d701c_93acbde3cb054c463be93c64e4e8b45f" nm="getFramePtrSpillOffset" arrow="1">
<n32 lb="579" cb="17">
<n32 lb="579" cb="17">
<drx lb="579" cb="17" kind="lvalue" nm="AFI"/>
</n32>
</n32>
</mex>
</mce>
</cao>
</u>
<xop lb="581" cb="7" le="581" ce="18" kind="=">
<drx lb="581" cb="7" kind="lvalue" nm="FrameReg"/>
<n32 lb="581" cb="18">
<mex lb="581" cb="18" kind="lvalue" id="4302766d6a218e79b639aed08b6e6733_4ea3e7f1b9001261f5259170f8cc7ac7" nm="BasePtr" arrow="1">
<n32 lb="581" cb="18">
<n19 lb="581" cb="18"/>
</n32>
</mex>
</n32>
</xop>
</if>
</u>
</if>
<if lb="600" cb="3" le="604" ce="3">
<mce lb="600" cb="7" le="600" ce="23" nbparm="0" id="d038367435b7928d04997491e912d58d_fddca743aa103bca4b1ea77dd154fe69">
<exp pvirg="true"/>
<mex lb="600" cb="7" le="600" ce="10" id="d038367435b7928d04997491e912d58d_fddca743aa103bca4b1ea77dd154fe69" nm="isDebugValue" point="1">
<n32 lb="600" cb="7">
<drx lb="600" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<u lb="600" cb="26" le="604" ce="3">
<mce lb="601" cb="5" le="601" ce="77" nbparm="7" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4">
<exp pvirg="true"/>
<mex lb="601" cb="5" le="601" ce="35" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4" nm="ChangeToRegister" point="1">
<mce lb="601" cb="5" le="601" ce="31" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="601" cb="5" le="601" ce="8" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" point="1">
<drx lb="601" cb="5" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="601" cb="19">
<drx lb="601" cb="19" kind="lvalue" nm="FIOperandNum"/>
</n32>
</mce>
</mex>
<n32 lb="601" cb="52">
<drx lb="601" cb="52" kind="lvalue" nm="FrameReg"/>
</n32>
<n9 lb="601" cb="62"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="602" cb="5" le="602" ce="59" nbparm="1" id="84c010a1a9c2223bad1481218c714125_f103f00af643096efbe428dd6c8e17a8">
<exp pvirg="true"/>
<mex lb="602" cb="5" le="602" ce="35" id="84c010a1a9c2223bad1481218c714125_f103f00af643096efbe428dd6c8e17a8" nm="ChangeToImmediate" point="1">
<mce lb="602" cb="5" le="602" ce="33" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="602" cb="5" le="602" ce="8" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" point="1">
<drx lb="602" cb="5" kind="lvalue" nm="MI"/>
</mex>
<xop lb="602" cb="19" le="602" ce="32" kind="+">
<n32 lb="602" cb="19">
<drx lb="602" cb="19" kind="lvalue" nm="FIOperandNum"/>
</n32>
<n32 lb="602" cb="32">
<n45 lb="602" cb="32">
<flit/>
</n45>
</n32>
</xop>
</mce>
</mex>
<n32 lb="602" cb="53">
<n32 lb="602" cb="53">
<drx lb="602" cb="53" kind="lvalue" nm="Offset"/>
</n32>
</n32>
</mce>
<rx lb="603" cb="5" pvirg="true"/>
</u>
</if>
<ocast lb="607" cb="3" le="607" ce="3">
<bt name="void"/>
<n46 lb="607" cb="3" le="607" ce="3">
<exp pvirg="true"/>
<xop lb="607" cb="3" le="607" ce="3" kind="||">
<n46 lb="607" cb="3" le="607" ce="3">
<exp pvirg="true"/>
<uo lb="607" cb="3" le="607" ce="3" kind="!">
<uo lb="607" cb="3" le="607" ce="3" kind="!">
<n46 lb="607" cb="3" le="607" ce="3">
<exp pvirg="true"/>
<xop lb="607" cb="3" le="607" ce="3" kind="&amp;&amp;">
<mce lb="607" cb="3" le="607" ce="3" nbparm="0" id="0fe8df150926ad1368e81cc4398d701c_08e4d4f876eaae73dd70c16d3145cab1">
<exp pvirg="true"/>
<mex lb="607" cb="3" le="607" ce="3" id="0fe8df150926ad1368e81cc4398d701c_08e4d4f876eaae73dd70c16d3145cab1" nm="isThumbFunction" arrow="1">
<n32 lb="607" cb="3">
<n32 lb="607" cb="3">
<drx lb="607" cb="3" kind="lvalue" nm="AFI"/>
</n32>
</n32>
</mex>
</mce>
<n32 lb="607" cb="3">
<n32 lb="607" cb="3">
<n52 lb="607" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="607" cb="3" le="607" ce="3">
<n46 lb="607" cb="3" le="607" ce="3">
<exp pvirg="true"/>
<xop lb="607" cb="3" le="607" ce="3" kind=",">
<ce lb="607" cb="3" le="607" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="607" cb="3">
<drx lb="607" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="607" cb="3">
<n52 lb="607" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="607" cb="3">
<n52 lb="607" cb="3"/>
</n32>
<n32 lb="607" cb="3">
<n45 lb="607" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="607" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="609" cb="3" le="610" ce="5">
<mce lb="609" cb="7" le="609" ce="64" nbparm="5" id="03430bb232456397876d16274f088454_69ecab710f6587c730fc8faa0d1ef56b">
<exp pvirg="true"/>
<mex lb="609" cb="7" id="03430bb232456397876d16274f088454_69ecab710f6587c730fc8faa0d1ef56b" nm="rewriteFrameIndex" arrow="1">
<n19 lb="609" cb="7"/>
</mex>
<n10 lb="609" cb="25">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="609" cb="25">
<exp pvirg="true"/>
<n32 lb="609" cb="25">
<n10 lb="609" cb="25">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_81a26b1e3e44d72e16d960df4a2c8591">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<drx lb="609" cb="25" kind="lvalue" nm="MI"/>
</n10>
</n32>
</mte>
</n10>
<n32 lb="609" cb="29">
<drx lb="609" cb="29" kind="lvalue" nm="FIOperandNum"/>
</n32>
<n32 lb="609" cb="43">
<drx lb="609" cb="43" kind="lvalue" nm="FrameReg"/>
</n32>
<drx lb="609" cb="53" kind="lvalue" nm="Offset"/>
<drx lb="609" cb="61" kind="lvalue" nm="TII"/>
</mce>
<rx lb="610" cb="5" pvirg="true"/>
</if>
<ocast lb="615" cb="3" le="615" ce="3">
<bt name="void"/>
<n46 lb="615" cb="3" le="615" ce="3">
<exp pvirg="true"/>
<xop lb="615" cb="3" le="615" ce="3" kind="||">
<n46 lb="615" cb="3" le="615" ce="3">
<exp pvirg="true"/>
<uo lb="615" cb="3" le="615" ce="3" kind="!">
<uo lb="615" cb="3" le="615" ce="3" kind="!">
<n46 lb="615" cb="3" le="615" ce="3">
<exp pvirg="true"/>
<xop lb="615" cb="3" le="615" ce="3" kind="&amp;&amp;">
<n32 lb="615" cb="3">
<n32 lb="615" cb="3">
<drx lb="615" cb="3" kind="lvalue" nm="Offset"/>
</n32>
</n32>
<n32 lb="615" cb="3">
<n32 lb="615" cb="3">
<n52 lb="615" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="615" cb="3" le="615" ce="3">
<n46 lb="615" cb="3" le="615" ce="3">
<exp pvirg="true"/>
<xop lb="615" cb="3" le="615" ce="3" kind=",">
<ce lb="615" cb="3" le="615" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="615" cb="3">
<drx lb="615" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="615" cb="3">
<n52 lb="615" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="615" cb="3">
<n52 lb="615" cb="3"/>
</n32>
<n32 lb="615" cb="3">
<n45 lb="615" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="615" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="617" cb="3" le="617" ce="35">
<exp pvirg="true"/>
<Var nm="Opcode" value="true">
<bt name="unsigned int"/>
<n32 lb="617" cb="21" le="617" ce="34">
<mce lb="617" cb="21" le="617" ce="34" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="617" cb="21" le="617" ce="24" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" point="1">
<n32 lb="617" cb="21">
<drx lb="617" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="620" cb="3" le="620" ce="42">
<exp pvirg="true"/>
<Var nm="PIdx" value="true">
<bt name="int"/>
<mce lb="620" cb="14" le="620" ce="41" nbparm="0" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980">
<exp pvirg="true"/>
<mex lb="620" cb="14" le="620" ce="17" id="d038367435b7928d04997491e912d58d_d385e0cc31498652fb2c7f278ac25980" nm="findFirstPredOperandIdx" point="1">
<n32 lb="620" cb="14">
<drx lb="620" cb="14" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="621" cb="3" le="622" ce="28">
<xop lb="621" cb="7" le="621" ce="16" kind="!=">
<n32 lb="621" cb="7">
<drx lb="621" cb="7" kind="lvalue" nm="PIdx"/>
</n32>
<uo lb="621" cb="15" le="621" ce="16" kind="-">
<n45 lb="621" cb="16"/>
</uo>
</xop>
<ce lb="622" cb="5" le="622" ce="28" nbparm="2" id="8b965fb8d36df7aacec357f2cd395745_57dbd0687847522f6a7d9ddb7f25ee38">
<exp pvirg="true"/>
<n32 lb="622" cb="5">
<drx lb="622" cb="5" kind="lvalue" id="8b965fb8d36df7aacec357f2cd395745_57dbd0687847522f6a7d9ddb7f25ee38" nm="removeOperands"/>
</n32>
<drx lb="622" cb="20" kind="lvalue" nm="MI"/>
<n32 lb="622" cb="24">
<n32 lb="622" cb="24">
<drx lb="622" cb="24" kind="lvalue" nm="PIdx"/>
</n32>
</n32>
</ce>
</if>
<if lb="624" cb="3" le="672" ce="3" else="true" elselb="648" elsecb="10">
<mce lb="624" cb="7" le="624" ce="18" nbparm="1" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916">
<exp pvirg="true"/>
<mex lb="624" cb="7" le="624" ce="10" id="d038367435b7928d04997491e912d58d_68608f8a7edccba64bf79c9aa1526916" nm="mayLoad" point="1">
<n32 lb="624" cb="7">
<drx lb="624" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<u lb="624" cb="21" le="648" ce="3">
<dst lb="626" cb="5" le="626" ce="48">
<exp pvirg="true"/>
<Var nm="TmpReg" value="true">
<bt name="unsigned int"/>
<mce lb="626" cb="23" le="626" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="626" cb="23" le="626" ce="40" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="626" cb="23" le="626" ce="38">
<mce lb="626" cb="23" le="626" ce="38" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="626" cb="23" le="626" ce="26" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" point="1">
<drx lb="626" cb="23" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="626" cb="37">
<n45 lb="626" cb="37"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="627" cb="5" le="627" ce="23">
<exp pvirg="true"/>
<Var nm="UseRR" value="true">
<bt name="bool"/>
<n9 lb="627" cb="18"/>
</Var>
</dst>
<mce lb="642" cb="5" le="642" ce="76" nbparm="7" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4">
<exp pvirg="true"/>
<mex lb="642" cb="5" le="642" ce="33" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4" nm="ChangeToRegister" point="1">
<mce lb="642" cb="5" le="642" ce="31" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="642" cb="5" le="642" ce="8" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" point="1">
<drx lb="642" cb="5" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="642" cb="19">
<drx lb="642" cb="19" kind="lvalue" nm="FIOperandNum"/>
</n32>
</mce>
</mex>
<n32 lb="642" cb="50">
<drx lb="642" cb="50" kind="lvalue" nm="TmpReg"/>
</n32>
<n9 lb="642" cb="58"/>
<n9 lb="642" cb="65"/>
<n9 lb="642" cb="72"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<if lb="643" cb="5" le="647" ce="59">
<n32 lb="643" cb="9">
<drx lb="643" cb="9" kind="lvalue" nm="UseRR"/>
</n32>
<mce lb="646" cb="7" le="647" ce="59" nbparm="7" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4">
<exp pvirg="true"/>
<mex lb="646" cb="7" le="646" ce="37" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4" nm="ChangeToRegister" point="1">
<mce lb="646" cb="7" le="646" ce="35" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="646" cb="7" le="646" ce="10" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" point="1">
<drx lb="646" cb="7" kind="lvalue" nm="MI"/>
</mex>
<xop lb="646" cb="21" le="646" ce="34" kind="+">
<n32 lb="646" cb="21">
<drx lb="646" cb="21" kind="lvalue" nm="FIOperandNum"/>
</n32>
<n32 lb="646" cb="34">
<n45 lb="646" cb="34"/>
</n32>
</xop>
</mce>
</mex>
<n32 lb="646" cb="54">
<drx lb="646" cb="54" kind="lvalue" nm="FrameReg"/>
</n32>
<n9 lb="646" cb="64"/>
<n9 lb="646" cb="71"/>
<n9 lb="647" cb="54"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</if>
</u>
<if lb="648" cb="10" le="672" ce="3" else="true" elselb="670" elsecb="10">
<mce lb="648" cb="14" le="648" ce="26" nbparm="1" id="d038367435b7928d04997491e912d58d_40a3b857b26627e4c3e5424d4c0d4b2c">
<exp pvirg="true"/>
<mex lb="648" cb="14" le="648" ce="17" id="d038367435b7928d04997491e912d58d_40a3b857b26627e4c3e5424d4c0d4b2c" nm="mayStore" point="1">
<n32 lb="648" cb="14">
<drx lb="648" cb="14" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<u lb="648" cb="29" le="670" ce="3">
<dst lb="650" cb="7" le="650" ce="25">
<exp pvirg="true"/>
<Var nm="UseRR" value="true">
<bt name="bool"/>
<n9 lb="650" cb="20"/>
</Var>
</dst>
<mce lb="664" cb="7" le="664" ce="76" nbparm="7" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4">
<exp pvirg="true"/>
<mex lb="664" cb="7" le="664" ce="35" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4" nm="ChangeToRegister" point="1">
<mce lb="664" cb="7" le="664" ce="33" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="664" cb="7" le="664" ce="10" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" point="1">
<drx lb="664" cb="7" kind="lvalue" nm="MI"/>
</mex>
<n32 lb="664" cb="21">
<drx lb="664" cb="21" kind="lvalue" nm="FIOperandNum"/>
</n32>
</mce>
</mex>
<n32 lb="664" cb="52">
<drx lb="664" cb="52" kind="lvalue" nm="VReg"/>
</n32>
<n9 lb="664" cb="58"/>
<n9 lb="664" cb="65"/>
<n9 lb="664" cb="72"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<if lb="665" cb="7" le="669" ce="61">
<n32 lb="665" cb="11">
<drx lb="665" cb="11" kind="lvalue" nm="UseRR"/>
</n32>
<mce lb="668" cb="9" le="669" ce="61" nbparm="7" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4">
<exp pvirg="true"/>
<mex lb="668" cb="9" le="668" ce="39" id="84c010a1a9c2223bad1481218c714125_06b19528c463b21a8de3d9f09054c2d4" nm="ChangeToRegister" point="1">
<mce lb="668" cb="9" le="668" ce="37" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="668" cb="9" le="668" ce="12" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" point="1">
<drx lb="668" cb="9" kind="lvalue" nm="MI"/>
</mex>
<xop lb="668" cb="23" le="668" ce="36" kind="+">
<n32 lb="668" cb="23">
<drx lb="668" cb="23" kind="lvalue" nm="FIOperandNum"/>
</n32>
<n32 lb="668" cb="36">
<n45 lb="668" cb="36"/>
</n32>
</xop>
</mce>
</mex>
<n32 lb="668" cb="56">
<drx lb="668" cb="56" kind="lvalue" nm="FrameReg"/>
</n32>
<n9 lb="668" cb="66"/>
<n9 lb="668" cb="73"/>
<n9 lb="669" cb="56"/>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</if>
</u>
<u lb="670" cb="10" le="672" ce="3">
<ce lb="671" cb="5" le="671" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="671" cb="5" le="671" ce="5">
<drx lb="671" cb="5" le="671" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="671" cb="5">
<n52 lb="671" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="671" cb="5">
<n52 lb="671" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="671" cb="5">
<n45 lb="671" cb="5">
<flit/>
</n45>
</n32>
</ce>
</u>
</if>
</if>
<if lb="675" cb="3" le="676" ce="23">
<mce lb="675" cb="7" le="675" ce="23" nbparm="1" id="d038367435b7928d04997491e912d58d_34654ca13afae2f8cbaacdc54196108e">
<exp pvirg="true"/>
<mex lb="675" cb="7" le="675" ce="10" id="d038367435b7928d04997491e912d58d_34654ca13afae2f8cbaacdc54196108e" nm="isPredicable" point="1">
<n32 lb="675" cb="7">
<drx lb="675" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<ce lb="676" cb="5" le="676" ce="23" nbparm="1" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7">
<exp pvirg="true"/>
<n32 lb="676" cb="5">
<drx lb="676" cb="5" kind="lvalue" id="b08ee5109a4d2aea3d861667cfd23aaf_c74c1e54ff88954dc7685dbd7760c3b7" nm="AddDefaultPred"/>
</n32>
<n32 lb="676" cb="20">
<drx lb="676" cb="20" kind="lvalue" nm="MIB"/>
</n32>
</ce>
</if>
</u>

</Stmt>
</m>
</tun>
</Root>
