{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570917780123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570917780125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 19:02:59 2019 " "Processing started: Sat Oct 12 19:02:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570917780125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570917780125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570917780126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1570917780446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "full_subtractor.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/ULA/full_subtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570917780573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570917780573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/ULA/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570917780574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570917780574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "div2.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/ULA/div2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570917780590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570917780590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multi2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multi2 " "Found entity 1: multi2" {  } { { "multi2.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/ULA/multi2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570917780611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570917780611 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.bdf " "Entity \"mux\" obtained from \"mux.bdf\" instead of from Quartus II megafunction library" {  } { { "mux.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/ULA/mux.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1570917780618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/ULA/mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570917780618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570917780618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/ULA/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570917780620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570917780620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bits " "Found entity 1: adder_4bits" {  } { { "adder_4bits.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/ULA/adder_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570917780639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570917780639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_4bits " "Found entity 1: subtractor_4bits" {  } { { "subtractor_4bits.bdf" "" { Schematic "/home/ana/Documents/CollegeProjects/ULA/subtractor_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570917780693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570917780693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570917780838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst444 " "Elaborating entity \"mux\" for hierarchy \"mux:inst444\"" {  } { { "ula.bdf" "inst444" { Schematic "/home/ana/Documents/CollegeProjects/ULA/ula.bdf" { { 56 840 952 160 "inst444" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570917780861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bits adder_4bits:inst6 " "Elaborating entity \"adder_4bits\" for hierarchy \"adder_4bits:inst6\"" {  } { { "ula.bdf" "inst6" { Schematic "/home/ana/Documents/CollegeProjects/ULA/ula.bdf" { { 88 544 680 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570917780865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_4bits:inst6\|full_adder:inst " "Elaborating entity \"full_adder\" for hierarchy \"adder_4bits:inst6\|full_adder:inst\"" {  } { { "adder_4bits.bdf" "inst" { Schematic "/home/ana/Documents/CollegeProjects/ULA/adder_4bits.bdf" { { 288 440 552 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570917780866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi2 multi2:inst1 " "Elaborating entity \"multi2\" for hierarchy \"multi2:inst1\"" {  } { { "ula.bdf" "inst1" { Schematic "/home/ana/Documents/CollegeProjects/ULA/ula.bdf" { { 200 560 656 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570917780870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_4bits subtractor_4bits:inst7 " "Elaborating entity \"subtractor_4bits\" for hierarchy \"subtractor_4bits:inst7\"" {  } { { "ula.bdf" "inst7" { Schematic "/home/ana/Documents/CollegeProjects/ULA/ula.bdf" { { 344 536 672 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570917780871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor subtractor_4bits:inst7\|full_subtractor:inst " "Elaborating entity \"full_subtractor\" for hierarchy \"subtractor_4bits:inst7\|full_subtractor:inst\"" {  } { { "subtractor_4bits.bdf" "inst" { Schematic "/home/ana/Documents/CollegeProjects/ULA/subtractor_4bits.bdf" { { 272 520 616 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570917780873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div2 div2:inst " "Elaborating entity \"div2\" for hierarchy \"div2:inst\"" {  } { { "ula.bdf" "inst" { Schematic "/home/ana/Documents/CollegeProjects/ULA/ula.bdf" { { 456 560 656 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570917780876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1570917782417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570917783196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570917783196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570917783679 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570917783679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570917783679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570917783679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570917783690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 19:03:03 2019 " "Processing ended: Sat Oct 12 19:03:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570917783690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570917783690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570917783690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570917783690 ""}
