Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 15:06:49 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square20/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  400         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (400)
5. checking no_input_delay (20)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 400 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (400)
--------------------------------------------------
 There are 400 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  425          inf        0.000                      0                  425           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           425 Endpoints
Min Delay           425 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.857ns  (logic 5.894ns (49.707%)  route 5.963ns (50.293%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.176     5.189    compressor/chain2_0/lut4_gene14_0[2]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.225     5.414 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     5.414    compressor/chain2_0/prop[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.713 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.713    compressor/chain2_0/carryout[11]
    SLICE_X3Y72                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.947 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=6, routed)           1.065     7.012    compressor/chain3_0/lut6_2_inst17/I0
    SLICE_X6Y73                                                       r  compressor/chain3_0/lut6_2_inst17/LUT6/I0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.234     7.246 r  compressor/chain3_0/lut6_2_inst17/LUT6/O
                         net (fo=1, routed)           0.000     7.246    compressor/chain3_0/prop[17]
    SLICE_X6Y73                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.648 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.648    compressor/chain3_0/carryout[19]
    SLICE_X6Y74                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     7.871 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.595     9.466    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.391    11.857 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.857    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.756ns  (logic 5.913ns (50.300%)  route 5.843ns (49.700%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.176     5.189    compressor/chain2_0/lut4_gene14_0[2]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.225     5.414 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     5.414    compressor/chain2_0/prop[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.713 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.713    compressor/chain2_0/carryout[11]
    SLICE_X3Y72                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.947 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=6, routed)           1.065     7.012    compressor/chain3_0/lut6_2_inst17/I0
    SLICE_X6Y73                                                       r  compressor/chain3_0/lut6_2_inst17/LUT6/I0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.234     7.246 r  compressor/chain3_0/lut6_2_inst17/LUT6/O
                         net (fo=1, routed)           0.000     7.246    compressor/chain3_0/prop[17]
    SLICE_X6Y73                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.648 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.648    compressor/chain3_0/carryout[19]
    SLICE_X6Y74                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     7.885 r  compressor/chain3_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.475     9.360    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.396    11.756 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.756    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.692ns  (logic 5.817ns (49.752%)  route 5.875ns (50.248%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.176     5.189    compressor/chain2_0/lut4_gene14_0[2]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.225     5.414 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     5.414    compressor/chain2_0/prop[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.713 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.713    compressor/chain2_0/carryout[11]
    SLICE_X3Y72                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.947 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=6, routed)           1.065     7.012    compressor/chain3_0/lut6_2_inst17/I0
    SLICE_X6Y73                                                       r  compressor/chain3_0/lut6_2_inst17/LUT6/I0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.234     7.246 r  compressor/chain3_0/lut6_2_inst17/LUT6/O
                         net (fo=1, routed)           0.000     7.246    compressor/chain3_0/prop[17]
    SLICE_X6Y73                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.648 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.648    compressor/chain3_0/carryout[19]
    SLICE_X6Y74                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.805 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.507     9.312    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.380    11.692 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.692    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.690ns  (logic 5.845ns (50.002%)  route 5.845ns (49.998%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.176     5.189    compressor/chain2_0/lut4_gene14_0[2]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.225     5.414 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     5.414    compressor/chain2_0/prop[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.713 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.713    compressor/chain2_0/carryout[11]
    SLICE_X3Y72                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.947 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=6, routed)           1.065     7.012    compressor/chain3_0/lut6_2_inst17/I0
    SLICE_X6Y73                                                       r  compressor/chain3_0/lut6_2_inst17/LUT6/I0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.234     7.246 r  compressor/chain3_0/lut6_2_inst17/LUT6/O
                         net (fo=1, routed)           0.000     7.246    compressor/chain3_0/prop[17]
    SLICE_X6Y73                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.648 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.648    compressor/chain3_0/carryout[19]
    SLICE_X6Y74                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.828 r  compressor/chain3_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.477     9.305    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.385    11.690 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.690    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.665ns  (logic 5.765ns (49.422%)  route 5.900ns (50.578%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.176     5.189    compressor/chain2_0/lut4_gene14_0[2]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.225     5.414 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     5.414    compressor/chain2_0/prop[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.713 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.713    compressor/chain2_0/carryout[11]
    SLICE_X3Y72                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.947 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=6, routed)           1.065     7.012    compressor/chain3_0/lut6_2_inst17/I0
    SLICE_X6Y73                                                       r  compressor/chain3_0/lut6_2_inst17/LUT6/I0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.234     7.246 r  compressor/chain3_0/lut6_2_inst17/LUT6/O
                         net (fo=1, routed)           0.000     7.246    compressor/chain3_0/prop[17]
    SLICE_X6Y73                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     7.727 r  compressor/chain3_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.532     9.259    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.406    11.665 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.665    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.636ns  (logic 5.725ns (49.198%)  route 5.911ns (50.802%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.176     5.189    compressor/chain2_0/lut4_gene14_0[2]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.225     5.414 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     5.414    compressor/chain2_0/prop[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.713 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.713    compressor/chain2_0/carryout[11]
    SLICE_X3Y72                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.947 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=6, routed)           1.065     7.012    compressor/chain3_0/lut6_2_inst17/I0
    SLICE_X6Y73                                                       r  compressor/chain3_0/lut6_2_inst17/LUT6/I0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.234     7.246 r  compressor/chain3_0/lut6_2_inst17/LUT6/O
                         net (fo=1, routed)           0.000     7.246    compressor/chain3_0/prop[17]
    SLICE_X6Y73                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.678 r  compressor/chain3_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.543     9.221    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.415    11.636 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.636    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.589ns  (logic 5.635ns (48.624%)  route 5.954ns (51.376%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.176     5.189    compressor/chain2_0/lut4_gene14_0[2]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.225     5.414 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     5.414    compressor/chain2_0/prop[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.713 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.713    compressor/chain2_0/carryout[11]
    SLICE_X3Y72                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.947 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=6, routed)           1.065     7.012    compressor/chain3_0/lut6_2_inst17/I0
    SLICE_X6Y73                                                       r  compressor/chain3_0/lut6_2_inst17/LUT6/I0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.234     7.246 r  compressor/chain3_0/lut6_2_inst17/LUT6/O
                         net (fo=1, routed)           0.000     7.246    compressor/chain3_0/prop[17]
    SLICE_X6Y73                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.648 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     7.648    compressor/chain3_0/carryout[19]
    SLICE_X6Y74                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.740 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           1.586     9.326    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.263    11.589 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.589    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.459ns  (logic 5.455ns (47.602%)  route 6.004ns (52.398%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.176     5.189    compressor/chain2_0/lut4_gene14_0[2]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.225     5.414 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     5.414    compressor/chain2_0/prop[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.713 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.713    compressor/chain2_0/carryout[11]
    SLICE_X3Y72                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.947 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=6, routed)           1.065     7.012    compressor/chain3_0/lut6_2_inst17/I0
    SLICE_X6Y73                                                       r  compressor/chain3_0/lut6_2_inst17/LUT6/I0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.234     7.246 r  compressor/chain3_0/lut6_2_inst17/LUT6/O
                         net (fo=1, routed)           0.000     7.246    compressor/chain3_0/prop[17]
    SLICE_X6Y73                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.171     7.417 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.636     9.053    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.406    11.459 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.459    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.237ns  (logic 5.669ns (50.454%)  route 5.567ns (49.546%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.176     5.189    compressor/chain2_0/lut4_gene14_0[2]
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut5_prop11/I0
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.225     5.414 r  compressor/chain2_0/lut5_prop11/O
                         net (fo=1, routed)           0.000     5.414    compressor/chain2_0/prop[11]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.713 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.713    compressor/chain2_0/carryout[11]
    SLICE_X3Y72                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.894 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=2, routed)           0.619     6.513    compressor/chain3_0/dst[14]
    SLICE_X6Y72                                                       r  compressor/chain3_0/lut4_prop15/I3
    SLICE_X6Y72          LUT4 (Prop_lut4_I3_O)        0.230     6.743 r  compressor/chain3_0/lut4_prop15/O
                         net (fo=1, routed)           0.000     6.743    compressor/chain3_0/prop[15]
    SLICE_X6Y72                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     7.027 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     7.027    compressor/chain3_0/carryout[15]
    SLICE_X6Y73                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.184 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.645     8.829    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.407    11.237 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.237    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.021ns  (logic 5.427ns (49.239%)  route 5.594ns (50.761%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE                         0.000     0.000 r  src0_reg[13]/C
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[13]/Q
                         net (fo=5, routed)           1.124     1.465    compressor/chain0_2/src0[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/lut5_prop1/I0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.097     1.562 r  compressor/chain0_2/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.562    compressor/chain0_2/prop[1]
    SLICE_X9Y69                                                       r  compressor/chain0_2/carry4_inst0/S[1]
    SLICE_X9Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.974 r  compressor/chain0_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.974    compressor/chain0_2/carryout[3]
    SLICE_X9Y70                                                       r  compressor/chain0_2/carry4_inst1/CI
    SLICE_X9Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.155 r  compressor/chain0_2/carry4_inst1/O[2]
                         net (fo=4, routed)           1.003     3.158    compressor/chain1_2/lut6_2_inst4/I1
    SLICE_X5Y72                                                       r  compressor/chain1_2/lut6_2_inst4/LUT6/I1
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.230     3.388 r  compressor/chain1_2/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.388    compressor/chain1_2/prop[4]
    SLICE_X5Y72                                                       r  compressor/chain1_2/carry4_inst1/S[0]
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.783 r  compressor/chain1_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.783    compressor/chain1_2/carryout[7]
    SLICE_X5Y73                                                       r  compressor/chain1_2/carry4_inst2/CI
    SLICE_X5Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.013 r  compressor/chain1_2/carry4_inst2/O[1]
                         net (fo=4, routed)           1.173     5.186    compressor/chain2_0/lut6_2_inst10/I0
    SLICE_X3Y71                                                       r  compressor/chain2_0/lut6_2_inst10/LUT6/I0
    SLICE_X3Y71          LUT6 (Prop_lut6_I0_O)        0.225     5.411 r  compressor/chain2_0/lut6_2_inst10/LUT6/O
                         net (fo=1, routed)           0.000     5.411    compressor/chain2_0/prop[10]
    SLICE_X3Y71                                                       r  compressor/chain2_0/carry4_inst2/S[2]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189     5.600 r  compressor/chain2_0/carry4_inst2/O[2]
                         net (fo=2, routed)           0.619     6.219    compressor/chain3_0/dst[10]
    SLICE_X6Y71                                                       r  compressor/chain3_0/lut4_prop11/I3
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.230     6.449 r  compressor/chain3_0/lut4_prop11/O
                         net (fo=1, routed)           0.000     6.449    compressor/chain3_0/prop[11]
    SLICE_X6Y71                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.733 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.733    compressor/chain3_0/carryout[11]
    SLICE_X6Y72                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.956 r  compressor/chain3_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.675     8.631    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.390    11.021 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.021    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src4_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.128ns (67.837%)  route 0.061ns (32.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE                         0.000     0.000 r  src4_reg[9]/C
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[9]/Q
                         net (fo=5, routed)           0.061     0.189    src4[9]
    SLICE_X11Y70         FDRE                                         r  src4_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.113%)  route 0.066ns (31.887%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE                         0.000     0.000 r  src11_reg[15]/C
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[15]/Q
                         net (fo=3, routed)           0.066     0.207    src11[15]
    SLICE_X4Y69          FDRE                                         r  src11_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.717%)  route 0.067ns (31.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X10Y75         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src14[9]
    SLICE_X10Y75         FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE                         0.000     0.000 r  src13_reg[14]/C
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src13_reg[14]/Q
                         net (fo=5, routed)           0.061     0.225    src13[14]
    SLICE_X7Y78          FDRE                                         r  src13_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (53.943%)  route 0.109ns (46.057%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE                         0.000     0.000 r  src5_reg[16]/C
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[16]/Q
                         net (fo=3, routed)           0.109     0.237    src5[16]
    SLICE_X5Y68          FDRE                                         r  src5_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.857%)  route 0.110ns (46.143%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE                         0.000     0.000 r  src7_reg[15]/C
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[15]/Q
                         net (fo=5, routed)           0.110     0.238    src7[15]
    SLICE_X5Y68          FDRE                                         r  src7_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.279%)  route 0.117ns (47.721%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE                         0.000     0.000 r  src6_reg[9]/C
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[9]/Q
                         net (fo=5, routed)           0.117     0.245    src6[9]
    SLICE_X11Y71         FDRE                                         r  src6_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.067%)  route 0.106ns (42.933%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  src8_reg[4]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[4]/Q
                         net (fo=5, routed)           0.106     0.247    src8[4]
    SLICE_X3Y73          FDRE                                         r  src8_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE                         0.000     0.000 r  src17_reg[12]/C
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src17_reg[12]/Q
                         net (fo=2, routed)           0.109     0.250    src17[12]
    SLICE_X7Y79          FDRE                                         r  src17_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE                         0.000     0.000 r  src2_reg[10]/C
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[10]/Q
                         net (fo=5, routed)           0.109     0.250    src2[10]
    SLICE_X11Y70         FDRE                                         r  src2_reg[11]/D
  -------------------------------------------------------------------    -------------------





