<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Seminar: FPGA Routing - COMP4601 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="FPGA Routing is a way of deciding the amount of area used by wire segments and programmable switches as compared to area consumed by logic blocks."><meta name=keywords content="featherbear,COMP4601,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../../lectures/seminar-fpga-routing/><link rel=apple-touch-icon sizes=180x180 href=../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../favicon-16x16.png><link rel=manifest href=../../manifest.json><link rel=mask-icon href=../../safari-pinned-tab.svg color=#5bbad5><link href=../../sass/main.min.651e6917abb0239242daa570c2bec9867267bbcd83646da5a850afe573347b44.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../../css/typedjs.shortcode.css><link rel=stylesheet href=../../css/fixDetails.css><link rel=stylesheet href=../../css/fancyBox.css><meta property="og:title" content="Seminar: FPGA Routing"><meta property="og:description" content="FPGA Routing is a way of deciding the amount of area used by wire segments and programmable switches as compared to area consumed by logic blocks."><meta property="og:type" content="article"><meta property="og:url" content="/lectures/seminar-fpga-routing/"><meta property="article:published_time" content="2022-07-13T02:49:53+00:00"><meta property="article:modified_time" content="2022-07-14T14:07:08+00:00"><meta itemprop=name content="Seminar: FPGA Routing"><meta itemprop=description content="FPGA Routing is a way of deciding the amount of area used by wire segments and programmable switches as compared to area consumed by logic blocks."><meta itemprop=datePublished content="2022-07-13T02:49:53+00:00"><meta itemprop=dateModified content="2022-07-14T14:07:08+00:00"><meta itemprop=wordCount content="251"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Seminar: FPGA Routing"><meta name=twitter:description content="FPGA Routing is a way of deciding the amount of area used by wire segments and programmable switches as compared to area consumed by logic blocks."><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../../ class=logo>COMP4601 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../../><li class=mobile-menu-item>Home</li></a><a href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/textbook/kastner-parallel-processing-fpgas.pdf><li class=mobile-menu-item>Textbook</li></a><a href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/tutorials/ug871-vivado-high-level-synthesis-tutorial.pdf><li class=mobile-menu-item>Tutorials</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../../ class=logo>COMP4601 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/textbook/kastner-parallel-processing-fpgas.pdf>Textbook</a></li><li class=menu-item><a class=menu-item-link href=https://raw.githubusercontent.com/featherbear/UNSW-COMP4601/master/tutorials/ug871-vivado-high-level-synthesis-tutorial.pdf>Tutorials</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Seminar: FPGA Routing</h1><div class=post-meta><span class=post-time>2022-07-13</span></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><a href=#goals-for-efficient-routing>Goals for efficient routing</a></li><li><a href=#problems>Problems</a></li><li><a href=#coarse-graph-expansion-algorithm-cge>Coarse Graph Expansion Algorithm (CGE)</a><ul><li><a href=#background-information>Background Information</a></li><li><a href=#a-routing-conflict>A routing conflict</a></li><li><a href=#algorithm---locusroute-global-routing>Algorithm - LocusRoute Global Routing</a></li><li><a href=#detailed-routing>Detailed Routing</a></li><li><a href=#connection-formation>Connection Formation</a></li><li><a href=#controlling-capacity>Controlling Capacity</a></li><li><a href=#pruning-algorithm>Pruning Algorithm</a></li></ul></li><li><a href=#iterative-approach-to-design>Iterative Approach to Design</a></li><li><a href=#pathfinder-algorithm>Pathfinder Algorithm</a><ul><li><a href=#slack-ratio>Slack Ratio</a></li><li><a href=#cost-function>Cost Function</a></li><li><a href=#negotiated-congestiondelay-ncd-pseudocode>Negotiated Congestion/Delay (NCD) Pseudocode</a></li></ul></li></ul></nav></div></div><div class=post-content><blockquote><p>FPGA Routing is a way of deciding the amount of area used by wire segments and programmable switches as compared to area consumed by logic blocks. A</p></blockquote><p>Allows logic block I/O to be connected to a larger circuit</p><p>Long paths - propagation delays</p><h1 id=goals-for-efficient-routing>Goals for efficient routing</h1><ul><li>Get it all routed</li><li>Avoid congestion</li><li>Minimal delay</li></ul><h1 id=problems>Problems</h1><p>Lack of routing resources. Whilst we could use routing trees, these trees become a critical path and become a source of resource constraints in themselves.</p><p>"Rip-up and retry" algorithm proposed - but the success of a route is dependent on both the choice of which nets are routed, but also the order of rerouting</p><p><strong>Other variations</strong></p><ul><li>blame factor</li><li>global router</li><li>delay</li></ul><hr><h1 id=coarse-graph-expansion-algorithm-cge>Coarse Graph Expansion Algorithm (CGE)</h1><h2 id=background-information>Background Information</h2><p><img src=../../uploads/snipaste_2022-07-13_12-55-58.jpg alt><br><img src=../../uploads/snipaste_2022-07-13_12-59-06.jpg alt></p><h3 id=cost-function-design>Cost Function Design</h3><p><img src=../../uploads/snipaste_2022-07-13_13-08-30.jpg alt></p><h2 id=a-routing-conflict>A routing conflict</h2><p><img src=../../uploads/snipaste_2022-07-13_12-57-38.jpg alt></p><h2 id=algorithm---locusroute-global-routing>Algorithm - LocusRoute Global Routing</h2><p><img src=../../uploads/snipaste_2022-07-13_12-59-47.jpg alt></p><p>Notes: "two point connection" = logic block</p><h3 id=post-operation>Post operation</h3><p>We need to choose the best wiring segment to implement the connection</p><h2 id=detailed-routing>Detailed Routing</h2><p><img src=../../uploads/snipaste_2022-07-13_13-02-31.jpg alt><br><img src=../../uploads/snipaste_2022-07-13_13-03-05.jpg alt><br><img src=../../uploads/snipaste_2022-07-13_13-04-29.jpg alt></p><h2 id=connection-formation>Connection Formation</h2><p><img src=../../uploads/snipaste_2022-07-13_13-05-46.jpg alt></p><p><img src=../../uploads/snipaste_2022-07-13_13-10-08.jpg alt></p><h2 id=controlling-capacity>Controlling Capacity</h2><p><img src=../../uploads/snipaste_2022-07-13_13-10-54.jpg alt></p><h2 id=pruning-algorithm>Pruning Algorithm</h2><p><img src=../../uploads/snipaste_2022-07-13_13-12-04.jpg alt><br><img src=../../uploads/snipaste_2022-07-13_13-12-47.jpg alt></p><hr><h1 id=iterative-approach-to-design>Iterative Approach to Design</h1><p><img src=../../uploads/snipaste_2022-07-13_13-13-17.jpg alt></p><ul><li>Start with small value parameters, if not possible / timeout, then increase parameters</li></ul><hr><h1 id=pathfinder-algorithm>Pathfinder Algorithm</h1><p><img src=../../uploads/snipaste_2022-07-13_13-17-15.jpg alt></p><p><img src=../../uploads/snipaste_2022-07-13_13-18-57.jpg alt></p><p>The global router instructs the signal router to select a path from a source to a sink.<br>Creates a MST tree (hence shortest paths)</p><h2 id=slack-ratio>Slack Ratio</h2><p><img src=../../uploads/snipaste_2022-07-13_13-20-25.jpg alt><br>Ratio = <code>Longest path used by the resource</code> : <code>Longest path in the graph</code></p><p>Ratio ~= 1 -> Higher priority since it is more of a critical path</p><hr><h2 id=cost-function>Cost Function</h2><p><img src=../../uploads/snipaste_2022-07-13_13-22-18.jpg alt><br><code>A_ij</code> = Slack ratio from <code>i</code> to <code>j</code></p><hr><h2 id=negotiated-congestiondelay-ncd-pseudocode>Negotiated Congestion/Delay (NCD) Pseudocode</h2><p><img src=../../uploads/snipaste_2022-07-13_13-24-43.jpg alt></p><hr><p><img src=../../uploads/snipaste_2022-07-13_13-27-32.jpg alt></p></div><footer class=post-footer><nav class=post-nav><a class=prev href=../../lectures/seminar-technology-mapping/><i class="iconfont icon-left"></i><span class="prev-text nav-default">Seminar: Technology Mapping</span>
<span class="prev-text nav-mobile">Prev</span></a></nav></footer></article></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2022
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../../js/typed.js@2.0.9></script><script src=../../js/typedjs.shortcode.js></script></body></html>