TimeQuest Timing Analyzer report for VGA640x480
Tue Jun 07 21:33:28 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst6|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'inst6|altpll_component|pll|clk[1]'
 13. Slow Model Hold: 'inst6|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'inst6|altpll_component|pll|clk[1]'
 15. Slow Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[1]'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[0]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'inst6|altpll_component|pll|clk[0]'
 26. Fast Model Setup: 'inst6|altpll_component|pll|clk[1]'
 27. Fast Model Hold: 'inst6|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'inst6|altpll_component|pll|clk[1]'
 29. Fast Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[1]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[0]'
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VGA640x480                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+---------------------------------------+
; CLOCK_50                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                     ; { CLOCK_50 }                          ;
; inst6|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst6|altpll_component|pll|inclk[0] ; { inst6|altpll_component|pll|clk[0] } ;
; inst6|altpll_component|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst6|altpll_component|pll|inclk[0] ; { inst6|altpll_component|pll|clk[1] } ;
+-----------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 214.22 MHz ; 214.22 MHz      ; inst6|altpll_component|pll|clk[0] ;                                                       ;
; 343.17 MHz ; 235.07 MHz      ; inst6|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst6|altpll_component|pll|clk[0] ; 10.972 ; 0.000         ;
; inst6|altpll_component|pll|clk[1] ; 13.457 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; inst6|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; inst6|altpll_component|pll|clk[1] ; 0.920 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst6|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                          ; 10.000 ; 0.000         ;
; inst6|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 10.972 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.067     ; 8.997      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.258 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.696      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.505 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.415      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.630 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.082     ; 8.324      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg1  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg2  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg3  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg4  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg5  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg6  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg7  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg8  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg9  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.643 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg10 ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.060     ; 8.333      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg1  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg2  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg3  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg4  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg5  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg6  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg7  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg8  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg9  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.754 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg10 ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.083     ; 8.199      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg1  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg2  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg3  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg4  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg5  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg6  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg7  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg8  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg9  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.757 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg10 ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.111     ; 8.168      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg1  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg2  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg3  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg4  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg5  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg6  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg7  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg8  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg9  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.779 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg10 ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.048     ; 8.209      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.825 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.116     ; 8.095      ;
; 11.871 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a38~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.059     ; 8.106      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst6|altpll_component|pll|clk[1]'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 13.457 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a29~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.080      ; 6.588      ;
; 13.465 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a57~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.084      ; 6.584      ;
; 13.473 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a5~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.076      ; 6.568      ;
; 13.518 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a13~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.071      ; 6.518      ;
; 13.537 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a75~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.074      ; 6.502      ;
; 13.545 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a89~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.069      ; 6.489      ;
; 13.556 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a21~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.062      ; 6.471      ;
; 13.664 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a94~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.075      ; 6.376      ;
; 13.674 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a67~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.079      ; 6.370      ;
; 13.748 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.064      ; 6.281      ;
; 13.759 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a73~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.071      ; 6.277      ;
; 13.762 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a28~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.057      ; 6.260      ;
; 13.780 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a99~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.047      ; 6.232      ;
; 13.815 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a7~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.066      ; 6.216      ;
; 13.853 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a36~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 6.166      ;
; 13.853 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a91~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.045      ; 6.157      ;
; 13.870 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a35~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.078      ; 6.173      ;
; 13.874 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a48~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.077      ; 6.168      ;
; 13.876 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a60~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 6.143      ;
; 13.891 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a41~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.074      ; 6.148      ;
; 13.898 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a13~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.071      ; 6.138      ;
; 13.904 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a2~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.062      ; 6.123      ;
; 13.923 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a43~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.086      ; 6.128      ;
; 13.935 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a71~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.084      ; 6.114      ;
; 13.945 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a39~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.082      ; 6.102      ;
; 13.959 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a67~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.079      ; 6.085      ;
; 13.977 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a71~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.084      ; 6.072      ;
; 13.986 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a43~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.086      ; 6.065      ;
; 13.994 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a35~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.078      ; 6.049      ;
; 14.012 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a48~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.077      ; 6.030      ;
; 14.014 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a10~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.079      ; 6.030      ;
; 14.033 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a69~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.049      ; 5.981      ;
; 14.071 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a56~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.072      ; 5.966      ;
; 14.083 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a3~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 5.940      ;
; 14.110 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a47~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 5.925      ;
; 14.122 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a40~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.072      ; 5.915      ;
; 14.138 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a80~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.074      ; 5.901      ;
; 14.162 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 5.873      ;
; 14.191 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a75~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.074      ; 5.848      ;
; 14.193 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a89~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.069      ; 5.841      ;
; 14.198 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a21~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.062      ; 5.829      ;
; 14.203 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a27~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.056      ; 5.818      ;
; 14.208 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a36~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 5.811      ;
; 14.234 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a42~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.075      ; 5.806      ;
; 14.234 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a94~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.075      ; 5.806      ;
; 14.245 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a17~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 5.790      ;
; 14.250 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a31~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.063      ; 5.778      ;
; 14.277 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a90~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.083      ; 5.771      ;
; 14.287 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a45~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.066      ; 5.744      ;
; 14.293 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a8~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.072      ; 5.744      ;
; 14.297 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a33~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 5.738      ;
; 14.309 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a13~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.071      ; 5.727      ;
; 14.310 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a97~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.057      ; 5.712      ;
; 14.310 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a41~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.074      ; 5.729      ;
; 14.337 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a82~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.065      ; 5.693      ;
; 14.339 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a75~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.074      ; 5.700      ;
; 14.358 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a58~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.072      ; 5.679      ;
; 14.384 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a92~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.078      ; 5.659      ;
; 14.393 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a62~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.060      ; 5.632      ;
; 14.413 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a88~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.069      ; 5.621      ;
; 14.428 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a71~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.084      ; 5.621      ;
; 14.430 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a78~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.077      ; 5.612      ;
; 14.437 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a8~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.072      ; 5.600      ;
; 14.439 ; vga_pixel_gen:inst2|rdaddress_now[3] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a8~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.072      ; 5.598      ;
; 14.446 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a33~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 5.589      ;
; 14.460 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a45~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.066      ; 5.571      ;
; 14.473 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a43~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.086      ; 5.578      ;
; 14.475 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a32~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.062      ; 5.552      ;
; 14.482 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a79~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.093      ; 5.576      ;
; 14.497 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a87~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.090      ; 5.558      ;
; 14.498 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a39~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.082      ; 5.549      ;
; 14.500 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a49~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.057      ; 5.522      ;
; 14.505 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a91~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.045      ; 5.505      ;
; 14.510 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a67~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.079      ; 5.534      ;
; 14.512 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a60~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 5.507      ;
; 14.527 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a77~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.067      ; 5.505      ;
; 14.536 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a93~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.046      ; 5.475      ;
; 14.541 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a2~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.062      ; 5.486      ;
; 14.546 ; vga_pixel_gen:inst2|rdaddress_now[0] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a31~portb_address_reg0 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.063      ; 5.482      ;
; 14.553 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a85~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.074      ; 5.486      ;
; 14.558 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 5.477      ;
; 14.563 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a16~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.057      ; 5.459      ;
; 14.582 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a51~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.073      ; 5.456      ;
; 14.584 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a61~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.043      ; 5.424      ;
; 14.586 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a8~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.072      ; 5.451      ;
; 14.588 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a52~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.085      ; 5.462      ;
; 14.588 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a87~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.090      ; 5.467      ;
; 14.595 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a33~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 5.440      ;
; 14.597 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a49~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.057      ; 5.425      ;
; 14.597 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a81~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.050      ; 5.418      ;
; 14.601 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a68~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.087      ; 5.451      ;
; 14.609 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a45~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.066      ; 5.422      ;
; 14.611 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a76~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.033      ; 5.387      ;
; 14.617 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a89~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.069      ; 5.417      ;
; 14.617 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a21~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.062      ; 5.410      ;
; 14.621 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a36~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 5.398      ;
; 14.639 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a91~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.045      ; 5.371      ;
; 14.686 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a34~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.082      ; 5.361      ;
; 14.690 ; vga_pixel_gen:inst2|rdaddress_now[3] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a33~portb_address_reg3 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 5.345      ;
; 14.703 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a66~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.085      ; 5.347      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.391 ; vga_sync:inst0|v_cnt_now[0]                                                                 ; vga_sync:inst0|v_cnt_now[0]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_sync:inst0|h_sync_now                                                                   ; vga_sync:inst0|h_sync_now             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_sync:inst0|v_sync_now                                                                   ; vga_sync:inst0|v_sync_now             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.531 ; vga_pixel_gen:inst2|rdaddress_now[14]                                                       ; vga_pixel_gen:inst2|rdaddress_now[14] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.549 ; vga_sync:inst0|v_cnt_now[8]                                                                 ; vga_sync:inst0|v_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.805 ; vga_pixel_gen:inst2|rdaddress_now[0]                                                        ; vga_pixel_gen:inst2|rdaddress_now[0]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vga_sync:inst0|h_cnt_now[2]                                                                 ; vga_sync:inst0|h_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_sync:inst0|h_cnt_now[6]                                                                 ; vga_sync:inst0|h_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_pixel_gen:inst2|rdaddress_now[1]                                                        ; vga_pixel_gen:inst2|rdaddress_now[1]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_pixel_gen:inst2|rdaddress_now[3]                                                        ; vga_pixel_gen:inst2|rdaddress_now[3]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_pixel_gen:inst2|rdaddress_now[6]                                                        ; vga_pixel_gen:inst2|rdaddress_now[6]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_pixel_gen:inst2|rdaddress_now[8]                                                        ; vga_pixel_gen:inst2|rdaddress_now[8]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_pixel_gen:inst2|rdaddress_now[10]                                                       ; vga_pixel_gen:inst2|rdaddress_now[10] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_pixel_gen:inst2|rdaddress_now[12]                                                       ; vga_pixel_gen:inst2|rdaddress_now[12] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_pixel_gen:inst2|rdaddress_now[13]                                                       ; vga_pixel_gen:inst2|rdaddress_now[13] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.808 ; vga_sync:inst0|h_cnt_now[4]                                                                 ; vga_sync:inst0|h_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.074      ;
; 0.813 ; vga_sync:inst0|v_cnt_now[1]                                                                 ; vga_sync:inst0|v_cnt_now[1]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; vga_sync:inst0|v_cnt_now[1]                                                                 ; vga_sync:inst0|v_sync_now             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.815 ; vga_sync:inst0|v_cnt_now[3]                                                                 ; vga_sync:inst0|v_cnt_now[3]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.817 ; vga_sync:inst0|v_cnt_now[7]                                                                 ; vga_sync:inst0|v_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.822 ; vga_sync:inst0|v_cnt_now[5]                                                                 ; vga_sync:inst0|v_cnt_now[5]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.834 ; vga_sync:inst0|h_cnt_now[1]                                                                 ; vga_sync:inst0|h_cnt_now[1]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.100      ;
; 0.838 ; vga_sync:inst0|h_cnt_now[0]                                                                 ; vga_sync:inst0|h_cnt_now[0]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga_pixel_gen:inst2|rdaddress_now[2]                                                        ; vga_pixel_gen:inst2|rdaddress_now[2]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga_pixel_gen:inst2|rdaddress_now[7]                                                        ; vga_pixel_gen:inst2|rdaddress_now[7]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga_pixel_gen:inst2|rdaddress_now[9]                                                        ; vga_pixel_gen:inst2|rdaddress_now[9]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; vga_pixel_gen:inst2|rdaddress_now[11]                                                       ; vga_pixel_gen:inst2|rdaddress_now[11] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; vga_pixel_gen:inst2|rdaddress_now[4]                                                        ; vga_pixel_gen:inst2|rdaddress_now[4]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga_pixel_gen:inst2|rdaddress_now[5]                                                        ; vga_pixel_gen:inst2|rdaddress_now[5]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; vga_sync:inst0|v_cnt_now[0]                                                                 ; vga_sync:inst0|v_cnt_now[1]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.840 ; vga_sync:inst0|h_cnt_now[3]                                                                 ; vga_sync:inst0|h_cnt_now[3]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.106      ;
; 0.848 ; vga_sync:inst0|h_cnt_now[7]                                                                 ; vga_sync:inst0|h_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.114      ;
; 0.861 ; vga_sync:inst0|v_cnt_now[2]                                                                 ; vga_sync:inst0|v_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.864 ; vga_sync:inst0|v_cnt_now[6]                                                                 ; vga_sync:inst0|v_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.130      ;
; 0.866 ; vga_sync:inst0|v_cnt_now[4]                                                                 ; vga_sync:inst0|v_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.933 ; vga_sync:inst0|h_cnt_now[9]                                                                 ; vga_sync:inst0|h_cnt_now[9]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.199      ;
; 0.943 ; vga_sync:inst0|v_cnt_now[8]                                                                 ; vga_sync:inst0|v_sync_now             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.209      ;
; 1.110 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[0] ; vga_pixel_gen:inst2|rgb_now[7]        ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.387      ;
; 1.122 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[0] ; vga_pixel_gen:inst2|rgb_now[15]       ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.399      ;
; 1.188 ; vga_pixel_gen:inst2|rdaddress_now[0]                                                        ; vga_pixel_gen:inst2|rdaddress_now[1]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; vga_pixel_gen:inst2|rdaddress_now[13]                                                       ; vga_pixel_gen:inst2|rdaddress_now[14] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; vga_pixel_gen:inst2|rdaddress_now[12]                                                       ; vga_pixel_gen:inst2|rdaddress_now[13] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; vga_pixel_gen:inst2|rdaddress_now[1]                                                        ; vga_pixel_gen:inst2|rdaddress_now[2]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; vga_pixel_gen:inst2|rdaddress_now[8]                                                        ; vga_pixel_gen:inst2|rdaddress_now[9]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; vga_pixel_gen:inst2|rdaddress_now[10]                                                       ; vga_pixel_gen:inst2|rdaddress_now[11] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; vga_pixel_gen:inst2|rdaddress_now[3]                                                        ; vga_pixel_gen:inst2|rdaddress_now[4]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; vga_sync:inst0|h_cnt_now[6]                                                                 ; vga_sync:inst0|h_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.198 ; vga_sync:inst0|v_cnt_now[3]                                                                 ; vga_sync:inst0|v_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.200 ; vga_sync:inst0|v_cnt_now[7]                                                                 ; vga_sync:inst0|v_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.200 ; vga_sync:inst0|h_cnt_now[5]                                                                 ; vga_sync:inst0|h_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.203 ; vga_sync:inst0|h_cnt_now[8]                                                                 ; vga_sync:inst0|h_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.469      ;
; 1.205 ; vga_sync:inst0|v_cnt_now[5]                                                                 ; vga_sync:inst0|v_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.220 ; vga_sync:inst0|h_cnt_now[1]                                                                 ; vga_sync:inst0|h_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.486      ;
; 1.224 ; vga_pixel_gen:inst2|rdaddress_now[2]                                                        ; vga_pixel_gen:inst2|rdaddress_now[3]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; vga_pixel_gen:inst2|rdaddress_now[7]                                                        ; vga_pixel_gen:inst2|rdaddress_now[8]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; vga_pixel_gen:inst2|rdaddress_now[9]                                                        ; vga_pixel_gen:inst2|rdaddress_now[10] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; vga_pixel_gen:inst2|rdaddress_now[11]                                                       ; vga_pixel_gen:inst2|rdaddress_now[12] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; vga_sync:inst0|h_cnt_now[0]                                                                 ; vga_sync:inst0|h_cnt_now[1]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; vga_pixel_gen:inst2|rdaddress_now[5]                                                        ; vga_pixel_gen:inst2|rdaddress_now[6]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; vga_pixel_gen:inst2|rdaddress_now[4]                                                        ; vga_pixel_gen:inst2|rdaddress_now[5]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.491      ;
; 1.226 ; vga_sync:inst0|h_cnt_now[3]                                                                 ; vga_sync:inst0|h_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.492      ;
; 1.247 ; vga_sync:inst0|v_cnt_now[2]                                                                 ; vga_sync:inst0|v_cnt_now[3]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.513      ;
; 1.250 ; vga_sync:inst0|v_cnt_now[6]                                                                 ; vga_sync:inst0|v_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.516      ;
; 1.252 ; vga_sync:inst0|v_cnt_now[4]                                                                 ; vga_sync:inst0|v_cnt_now[5]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.259 ; vga_pixel_gen:inst2|rdaddress_now[0]                                                        ; vga_pixel_gen:inst2|rdaddress_now[2]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; vga_pixel_gen:inst2|rdaddress_now[12]                                                       ; vga_pixel_gen:inst2|rdaddress_now[14] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; vga_pixel_gen:inst2|rdaddress_now[1]                                                        ; vga_pixel_gen:inst2|rdaddress_now[3]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; vga_pixel_gen:inst2|rdaddress_now[8]                                                        ; vga_pixel_gen:inst2|rdaddress_now[10] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; vga_pixel_gen:inst2|rdaddress_now[10]                                                       ; vga_pixel_gen:inst2|rdaddress_now[12] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; vga_pixel_gen:inst2|rdaddress_now[3]                                                        ; vga_pixel_gen:inst2|rdaddress_now[5]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.262 ; vga_sync:inst0|h_cnt_now[4]                                                                 ; vga_sync:inst0|h_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.528      ;
; 1.269 ; vga_sync:inst0|v_cnt_now[3]                                                                 ; vga_sync:inst0|v_cnt_now[5]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.535      ;
; 1.271 ; vga_sync:inst0|h_cnt_now[5]                                                                 ; vga_sync:inst0|h_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.537      ;
; 1.276 ; vga_sync:inst0|v_cnt_now[5]                                                                 ; vga_sync:inst0|v_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.542      ;
; 1.277 ; vga_sync:inst0|h_cnt_now[0]                                                                 ; vga_sync:inst0|h_sync_now             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.281 ; vga_pixel_gen:inst2|rdaddress_now[6]                                                        ; vga_pixel_gen:inst2|rdaddress_now[7]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.281 ; vga_sync:inst0|h_cnt_now[2]                                                                 ; vga_sync:inst0|h_cnt_now[3]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.547      ;
; 1.288 ; vga_sync:inst0|v_cnt_now[1]                                                                 ; vga_sync:inst0|v_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.295 ; vga_pixel_gen:inst2|rdaddress_now[11]                                                       ; vga_pixel_gen:inst2|rdaddress_now[13] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; vga_pixel_gen:inst2|rdaddress_now[7]                                                        ; vga_pixel_gen:inst2|rdaddress_now[9]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; vga_pixel_gen:inst2|rdaddress_now[9]                                                        ; vga_pixel_gen:inst2|rdaddress_now[11] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; vga_pixel_gen:inst2|rdaddress_now[2]                                                        ; vga_pixel_gen:inst2|rdaddress_now[4]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; vga_sync:inst0|h_cnt_now[0]                                                                 ; vga_sync:inst0|h_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; vga_pixel_gen:inst2|rdaddress_now[4]                                                        ; vga_pixel_gen:inst2|rdaddress_now[6]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.562      ;
; 1.316 ; vga_sync:inst0|v_cnt_now[0]                                                                 ; vga_sync:inst0|v_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.582      ;
; 1.318 ; vga_sync:inst0|v_cnt_now[2]                                                                 ; vga_sync:inst0|v_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.584      ;
; 1.321 ; vga_sync:inst0|v_cnt_now[6]                                                                 ; vga_sync:inst0|v_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.587      ;
; 1.323 ; vga_sync:inst0|v_cnt_now[4]                                                                 ; vga_sync:inst0|v_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.589      ;
; 1.330 ; vga_pixel_gen:inst2|rdaddress_now[0]                                                        ; vga_pixel_gen:inst2|rdaddress_now[3]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.596      ;
; 1.331 ; vga_pixel_gen:inst2|rdaddress_now[10]                                                       ; vga_pixel_gen:inst2|rdaddress_now[13] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; vga_pixel_gen:inst2|rdaddress_now[8]                                                        ; vga_pixel_gen:inst2|rdaddress_now[11] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; vga_pixel_gen:inst2|rdaddress_now[1]                                                        ; vga_pixel_gen:inst2|rdaddress_now[4]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; vga_pixel_gen:inst2|rdaddress_now[3]                                                        ; vga_pixel_gen:inst2|rdaddress_now[6]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.333 ; vga_sync:inst0|h_cnt_now[4]                                                                 ; vga_sync:inst0|h_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.599      ;
; 1.340 ; vga_sync:inst0|v_cnt_now[3]                                                                 ; vga_sync:inst0|v_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.606      ;
; 1.347 ; vga_sync:inst0|v_cnt_now[5]                                                                 ; vga_sync:inst0|v_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.613      ;
; 1.352 ; vga_pixel_gen:inst2|rdaddress_now[6]                                                        ; vga_pixel_gen:inst2|rdaddress_now[8]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.618      ;
; 1.352 ; vga_sync:inst0|h_cnt_now[2]                                                                 ; vga_sync:inst0|h_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.618      ;
; 1.358 ; vga_sync:inst0|h_cnt_now[5]                                                                 ; vga_sync:inst0|h_cnt_now[5]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.624      ;
; 1.359 ; vga_sync:inst0|v_cnt_now[1]                                                                 ; vga_sync:inst0|v_cnt_now[3]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst6|altpll_component|pll|clk[1]'                                                                                                                                                                                                                          ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.920 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 1.240      ;
; 0.930 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 1.250      ;
; 0.976 ; vga_pixel_gen:inst2|rdaddress_now[6]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 1.296      ;
; 0.977 ; vga_pixel_gen:inst2|rdaddress_now[8]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 1.297      ;
; 1.011 ; vga_pixel_gen:inst2|rdaddress_now[14] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[3]                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.274      ;
; 1.107 ; vga_pixel_gen:inst2|rdaddress_now[13] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[2]                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.370      ;
; 1.204 ; vga_pixel_gen:inst2|rdaddress_now[1]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a11~portb_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.519      ;
; 1.215 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a25~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 1.537      ;
; 1.228 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.549      ;
; 1.238 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.559      ;
; 1.245 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a11~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.560      ;
; 1.247 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a11~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.562      ;
; 1.247 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a57~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 1.565      ;
; 1.248 ; vga_pixel_gen:inst2|rdaddress_now[6]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a23~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 1.566      ;
; 1.250 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a11~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.081      ; 1.565      ;
; 1.254 ; vga_pixel_gen:inst2|rdaddress_now[8]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.575      ;
; 1.254 ; vga_pixel_gen:inst2|rdaddress_now[6]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.575      ;
; 1.254 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a72~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 1.574      ;
; 1.264 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a57~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 1.582      ;
; 1.266 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 1.587      ;
; 1.268 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.580      ;
; 1.270 ; vga_pixel_gen:inst2|rdaddress_now[8]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a25~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 1.592      ;
; 1.272 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a56~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.578      ;
; 1.273 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a56~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.579      ;
; 1.275 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a23~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 1.593      ;
; 1.283 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg3 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.595      ;
; 1.289 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a57~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 1.607      ;
; 1.304 ; vga_pixel_gen:inst2|rdaddress_now[8]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a72~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 1.624      ;
; 1.441 ; vga_pixel_gen:inst2|rdaddress_now[12] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[1]                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 1.690      ;
; 1.492 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg5 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.804      ;
; 1.494 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a7~portb_address_reg7   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 1.794      ;
; 1.502 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a23~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 1.820      ;
; 1.535 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a23~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 1.853      ;
; 1.540 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a7~portb_address_reg10  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 1.840      ;
; 1.551 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a29~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.865      ;
; 1.561 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a29~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.080      ; 1.875      ;
; 1.569 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a25~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 1.891      ;
; 1.573 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg5   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 1.871      ;
; 1.583 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a5~portb_address_reg2   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 1.893      ;
; 1.586 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a73~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.891      ;
; 1.594 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 1.914      ;
; 1.598 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a5~portb_address_reg3   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 1.908      ;
; 1.604 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a73~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.909      ;
; 1.614 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a69~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.897      ;
; 1.617 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg2   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 1.915      ;
; 1.660 ; vga_pixel_gen:inst2|rdaddress_now[11] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[0]                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 1.909      ;
; 1.673 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a5~portb_address_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.076      ; 1.983      ;
; 1.738 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a66~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.085      ; 2.057      ;
; 1.739 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a97~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.030      ;
; 1.807 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 2.127      ;
; 1.812 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a72~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.086      ; 2.132      ;
; 1.814 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a62~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.060      ; 2.108      ;
; 1.822 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a3~portb_address_reg10  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.114      ;
; 1.822 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a25~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.144      ;
; 1.844 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a88~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.147      ;
; 1.896 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a54~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.213      ;
; 1.904 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a40~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 2.210      ;
; 1.910 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg3   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 2.208      ;
; 1.912 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a28~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.203      ;
; 1.916 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a28~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.207      ;
; 1.920 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a97~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.211      ;
; 1.940 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a99~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 2.221      ;
; 1.944 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a82~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 2.243      ;
; 1.945 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a97~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.236      ;
; 1.956 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a99~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 2.237      ;
; 1.965 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a14~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.287      ;
; 1.994 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a65~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 2.292      ;
; 2.005 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.297      ;
; 2.010 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a20~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.332      ;
; 2.044 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a34~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 2.360      ;
; 2.057 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a44~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.089      ; 2.380      ;
; 2.065 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a92~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.377      ;
; 2.066 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a73~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.371      ;
; 2.067 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a28~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.358      ;
; 2.074 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 2.372      ;
; 2.078 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a99~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 2.359      ;
; 2.084 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a58~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 2.390      ;
; 2.087 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a47~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.391      ;
; 2.099 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a3~portb_address_reg7   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 2.391      ;
; 2.100 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a69~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 2.383      ;
; 2.106 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a82~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 2.405      ;
; 2.112 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a56~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 2.418      ;
; 2.112 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a62~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.060      ; 2.406      ;
; 2.149 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a69~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 2.432      ;
; 2.173 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a32~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 2.469      ;
; 2.191 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a90~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.508      ;
; 2.191 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a24~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.092      ; 2.517      ;
; 2.196 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a52~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.085      ; 2.515      ;
; 2.210 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a47~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.514      ;
; 2.212 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a68~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.087      ; 2.533      ;
; 2.217 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a95~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.518      ;
; 2.228 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a58~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 2.534      ;
; 2.229 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a34~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 2.545      ;
; 2.229 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a82~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 2.528      ;
; 2.232 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a58~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 2.538      ;
; 2.236 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a33~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.540      ;
; 2.240 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a10~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.553      ;
; 2.241 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a49~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.532      ;
; 2.245 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a92~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.557      ;
; 2.248 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a51~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.555      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[1]'                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg1    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg1    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg10   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg10   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg11   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg11   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg2    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg2    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg3    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg3    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg4    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg4    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg5    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg5    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg6    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg6    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg7    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg7    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg8    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg8    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg9    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg9    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg1    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg1    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg10   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg10   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg2    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg2    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg3    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg3    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg4    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg4    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg5    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg5    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg6    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg6    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg7    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg7    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg8    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg8    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg9    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg9    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a100~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a100~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg9  ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[0]'                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[0]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[10] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[10] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[11] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[11] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[12] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[12] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[13] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[13] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[14] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[14] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[1]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[1]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[2]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[2]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[3]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[3]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[4]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[4]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[5]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[5]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[6]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[6]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[7]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[7]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[8]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[8]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[9]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[9]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[0]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[0]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[10]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[10]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[11]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[11]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[12]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[12]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[13]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[13]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[14]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[14]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[15]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[15]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[1]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[1]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[2]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[2]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[3]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[3]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[4]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[4]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[5]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[5]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[6]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[6]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[7]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[7]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[8]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[8]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[9]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[9]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|blank_now              ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|blank_now              ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[0]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[0]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[1]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[1]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[2]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[2]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[3]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[3]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[4]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[4]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[5]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[5]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[6]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[6]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[7]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[7]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[8]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[8]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[9]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[9]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_sync_now             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_sync_now             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[0]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[0]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[1]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[1]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[2]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[2]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[3]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[3]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[4]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[4]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[5]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[5]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[6]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[6]           ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.459 ; 5.459 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.248 ; 5.248 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.201 ; 5.201 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.459 ; 5.459 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.059 ; 5.059 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.030 ; 5.030 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.755 ; 5.755 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.481 ; 5.481 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.189 ; 5.189 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.982 ; 4.982 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.034 ; 5.034 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.979 ; 5.979 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.020 ; 5.020 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.979 ; 5.979 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.937 ; 5.937 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.706 ; 5.706 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_SYNC  ; CLOCK_50   ; 5.911 ; 5.911 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; inst6|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.248 ; 5.248 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.201 ; 5.201 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.459 ; 5.459 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.059 ; 5.059 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.030 ; 5.030 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.755 ; 5.755 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.481 ; 5.481 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.189 ; 5.189 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.982 ; 4.982 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.034 ; 5.034 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.020 ; 5.020 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.020 ; 5.020 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.979 ; 5.979 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.937 ; 5.937 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.706 ; 5.706 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_SYNC  ; CLOCK_50   ; 5.461 ; 5.461 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; inst6|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst6|altpll_component|pll|clk[0] ; 15.275 ; 0.000         ;
; inst6|altpll_component|pll|clk[1] ; 16.688 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; inst6|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; inst6|altpll_component|pll|clk[1] ; 0.408 ; 0.000         ;
+-----------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; inst6|altpll_component|pll|clk[1] ; 7.873  ; 0.000         ;
; CLOCK_50                          ; 10.000 ; 0.000         ;
; inst6|altpll_component|pll|clk[0] ; 19.000 ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.275 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[8]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.052     ; 4.705      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.454 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[12] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.481      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.466 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.501      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.600 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a6~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.065     ; 4.367      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg1  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg2  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg3  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg4  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg5  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg6  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg7  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg8  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg9  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.618 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a53~portb_address_reg10 ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.091     ; 4.323      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg1  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg2  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg3  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg4  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg5  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg6  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg7  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg8  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg9  ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.652 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg10 ; vga_pixel_gen:inst2|rgb_now[13] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.064     ; 4.316      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg1  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg2  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg3  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg4  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg5  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg6  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg7  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg8  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg9  ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.654 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg10 ; vga_pixel_gen:inst2|rgb_now[11] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.046     ; 4.332      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg0   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg1   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg2   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg3   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg4   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg5   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg6   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg7   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg8   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg9   ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.675 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a4~portb_address_reg10  ; vga_pixel_gen:inst2|rgb_now[4]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.097     ; 4.260      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg1  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg2  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg3  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg4  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg5  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg6  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg7  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg8  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg9  ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.691 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a22~portb_address_reg10 ; vga_pixel_gen:inst2|rgb_now[6]  ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.032     ; 4.309      ;
; 15.718 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a38~portb_address_reg0  ; vga_pixel_gen:inst2|rgb_now[14] ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 20.000       ; -0.043     ; 4.271      ;
+--------+--------------------------------------------------------------------------------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst6|altpll_component|pll|clk[1]'                                                                                                                                                                                                                        ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 16.688 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a13~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 3.365      ;
; 16.701 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a75~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 3.353      ;
; 16.703 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a29~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.061      ; 3.357      ;
; 16.705 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a57~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.063      ; 3.357      ;
; 16.709 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a89~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.050      ; 3.340      ;
; 16.713 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a5~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.057      ; 3.343      ;
; 16.721 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a21~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.044      ; 3.322      ;
; 16.838 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.046      ; 3.207      ;
; 16.843 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a73~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 3.208      ;
; 16.846 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a28~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.039      ; 3.192      ;
; 16.849 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a91~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.028      ; 3.178      ;
; 16.850 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a36~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 3.186      ;
; 16.852 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a7~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.047      ; 3.194      ;
; 16.858 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a99~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.030      ; 3.171      ;
; 16.872 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a60~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 3.164      ;
; 16.885 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a43~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.066      ; 3.180      ;
; 16.893 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a71~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.064      ; 3.170      ;
; 16.899 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a2~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.045      ; 3.145      ;
; 16.900 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a39~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.062      ; 3.161      ;
; 16.912 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a67~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.060      ; 3.147      ;
; 16.956 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a35~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.061      ; 3.104      ;
; 16.956 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a69~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.031      ; 3.074      ;
; 16.959 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a48~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.059      ; 3.099      ;
; 16.964 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a10~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.060      ; 3.095      ;
; 16.969 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a47~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.053      ; 3.083      ;
; 16.972 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a41~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.057      ; 3.084      ;
; 16.975 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a56~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.053      ; 3.077      ;
; 16.978 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a40~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 3.076      ;
; 16.979 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a13~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 3.074      ;
; 16.981 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a3~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.040      ; 3.058      ;
; 16.992 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a80~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.056      ; 3.063      ;
; 17.001 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a94~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.056      ; 3.054      ;
; 17.010 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a67~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.060      ; 3.049      ;
; 17.013 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.051      ; 3.037      ;
; 17.022 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a27~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.038      ; 3.015      ;
; 17.034 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a94~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.056      ; 3.021      ;
; 17.040 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a17~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.051      ; 3.010      ;
; 17.046 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a31~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.045      ; 2.998      ;
; 17.058 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a42~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.056      ; 2.997      ;
; 17.095 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a97~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.039      ; 2.943      ;
; 17.098 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a90~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.063      ; 2.964      ;
; 17.111 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a75~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.943      ;
; 17.112 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a89~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.050      ; 2.937      ;
; 17.116 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a82~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.047      ; 2.930      ;
; 17.118 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a21~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.044      ; 2.925      ;
; 17.127 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a36~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.909      ;
; 17.130 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a62~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.041      ; 2.910      ;
; 17.132 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a8~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 2.921      ;
; 17.136 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a58~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.053      ; 2.916      ;
; 17.140 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a33~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 2.911      ;
; 17.140 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a8~portb_address_reg9  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 2.913      ;
; 17.140 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a45~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.049      ; 2.908      ;
; 17.143 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a33~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.052      ; 2.908      ;
; 17.148 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a88~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.050      ; 2.901      ;
; 17.152 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a45~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.049      ; 2.896      ;
; 17.155 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a71~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.064      ; 2.908      ;
; 17.158 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a32~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.045      ; 2.886      ;
; 17.159 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a92~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.058      ; 2.898      ;
; 17.163 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a43~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.066      ; 2.902      ;
; 17.165 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a49~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.041      ; 2.875      ;
; 17.166 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a78~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.057      ; 2.890      ;
; 17.174 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a35~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.061      ; 2.886      ;
; 17.174 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a93~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.029      ; 2.854      ;
; 17.183 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a77~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.048      ; 2.864      ;
; 17.190 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a48~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.059      ; 2.868      ;
; 17.195 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a16~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.039      ; 2.843      ;
; 17.206 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a85~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.848      ;
; 17.216 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a71~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.064      ; 2.847      ;
; 17.227 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a87~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 2.842      ;
; 17.239 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a43~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.066      ; 2.826      ;
; 17.242 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a52~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.065      ; 2.822      ;
; 17.248 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a68~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.066      ; 2.817      ;
; 17.250 ; vga_pixel_gen:inst2|rdaddress_now[0] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a31~portb_address_reg0 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.045      ; 2.794      ;
; 17.253 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a79~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.073      ; 2.819      ;
; 17.256 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a91~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.028      ; 2.771      ;
; 17.258 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a39~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.062      ; 2.803      ;
; 17.266 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a67~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.060      ; 2.793      ;
; 17.266 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a87~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.070      ; 2.803      ;
; 17.267 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a60~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.037      ; 2.769      ;
; 17.278 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a61~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.027      ; 2.748      ;
; 17.283 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a49~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.041      ; 2.757      ;
; 17.283 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a81~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 2.750      ;
; 17.286 ; vga_pixel_gen:inst2|rdaddress_now[8] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a81~portb_address_reg8 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.034      ; 2.747      ;
; 17.292 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a2~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.045      ; 2.752      ;
; 17.296 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a76~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.019      ; 2.722      ;
; 17.298 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a34~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.062      ; 2.763      ;
; 17.304 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a54~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.063      ; 2.758      ;
; 17.309 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a37~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.051      ; 2.741      ;
; 17.314 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a66~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.065      ; 2.750      ;
; 17.320 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a14~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.068      ; 2.747      ;
; 17.325 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a41~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.057      ; 2.731      ;
; 17.327 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a13~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 2.726      ;
; 17.334 ; vga_pixel_gen:inst2|rdaddress_now[9] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a20~portb_address_reg9 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.067      ; 2.732      ;
; 17.335 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a24~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.072      ; 2.736      ;
; 17.339 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a46~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.079      ; 2.739      ;
; 17.341 ; vga_pixel_gen:inst2|rdaddress_now[3] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a8~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.054      ; 2.712      ;
; 17.348 ; vga_pixel_gen:inst2|rdaddress_now[7] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a75~portb_address_reg7 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.055      ; 2.706      ;
; 17.354 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a64~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.075      ; 2.720      ;
; 17.360 ; vga_pixel_gen:inst2|rdaddress_now[6] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a17~portb_address_reg6 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.051      ; 2.690      ;
; 17.366 ; vga_pixel_gen:inst2|rdaddress_now[4] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a79~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 20.000       ; 0.073      ; 2.706      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst6|altpll_component|pll|clk[0]'                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; vga_sync:inst0|v_cnt_now[0]                                                                 ; vga_sync:inst0|v_cnt_now[0]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_sync:inst0|h_sync_now                                                                   ; vga_sync:inst0|h_sync_now             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_sync:inst0|v_sync_now                                                                   ; vga_sync:inst0|v_sync_now             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; vga_pixel_gen:inst2|rdaddress_now[14]                                                       ; vga_pixel_gen:inst2|rdaddress_now[14] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.253 ; vga_sync:inst0|v_cnt_now[8]                                                                 ; vga_sync:inst0|v_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.405      ;
; 0.359 ; vga_pixel_gen:inst2|rdaddress_now[0]                                                        ; vga_pixel_gen:inst2|rdaddress_now[0]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vga_sync:inst0|h_cnt_now[6]                                                                 ; vga_sync:inst0|h_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_pixel_gen:inst2|rdaddress_now[1]                                                        ; vga_pixel_gen:inst2|rdaddress_now[1]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_pixel_gen:inst2|rdaddress_now[8]                                                        ; vga_pixel_gen:inst2|rdaddress_now[8]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_pixel_gen:inst2|rdaddress_now[10]                                                       ; vga_pixel_gen:inst2|rdaddress_now[10] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_pixel_gen:inst2|rdaddress_now[3]                                                        ; vga_pixel_gen:inst2|rdaddress_now[3]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_pixel_gen:inst2|rdaddress_now[6]                                                        ; vga_pixel_gen:inst2|rdaddress_now[6]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_pixel_gen:inst2|rdaddress_now[12]                                                       ; vga_pixel_gen:inst2|rdaddress_now[12] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_pixel_gen:inst2|rdaddress_now[13]                                                       ; vga_pixel_gen:inst2|rdaddress_now[13] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; vga_sync:inst0|h_cnt_now[4]                                                                 ; vga_sync:inst0|h_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; vga_sync:inst0|h_cnt_now[2]                                                                 ; vga_sync:inst0|h_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.368 ; vga_sync:inst0|v_cnt_now[3]                                                                 ; vga_sync:inst0|v_cnt_now[3]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; vga_sync:inst0|v_cnt_now[7]                                                                 ; vga_sync:inst0|v_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vga_sync:inst0|v_cnt_now[1]                                                                 ; vga_sync:inst0|v_cnt_now[1]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; vga_sync:inst0|h_cnt_now[0]                                                                 ; vga_sync:inst0|h_cnt_now[0]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_pixel_gen:inst2|rdaddress_now[2]                                                        ; vga_pixel_gen:inst2|rdaddress_now[2]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_pixel_gen:inst2|rdaddress_now[7]                                                        ; vga_pixel_gen:inst2|rdaddress_now[7]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_pixel_gen:inst2|rdaddress_now[9]                                                        ; vga_pixel_gen:inst2|rdaddress_now[9]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_sync:inst0|h_cnt_now[1]                                                                 ; vga_sync:inst0|h_cnt_now[1]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_sync:inst0|v_cnt_now[5]                                                                 ; vga_sync:inst0|v_cnt_now[5]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_pixel_gen:inst2|rdaddress_now[4]                                                        ; vga_pixel_gen:inst2|rdaddress_now[4]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_pixel_gen:inst2|rdaddress_now[5]                                                        ; vga_pixel_gen:inst2|rdaddress_now[5]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_pixel_gen:inst2|rdaddress_now[11]                                                       ; vga_pixel_gen:inst2|rdaddress_now[11] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; vga_sync:inst0|v_cnt_now[1]                                                                 ; vga_sync:inst0|v_sync_now             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; vga_sync:inst0|h_cnt_now[3]                                                                 ; vga_sync:inst0|h_cnt_now[3]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; vga_sync:inst0|v_cnt_now[0]                                                                 ; vga_sync:inst0|v_cnt_now[1]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; vga_sync:inst0|h_cnt_now[7]                                                                 ; vga_sync:inst0|h_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.386 ; vga_sync:inst0|v_cnt_now[2]                                                                 ; vga_sync:inst0|v_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.388 ; vga_sync:inst0|v_cnt_now[4]                                                                 ; vga_sync:inst0|v_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; vga_sync:inst0|v_cnt_now[6]                                                                 ; vga_sync:inst0|v_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.541      ;
; 0.415 ; vga_sync:inst0|h_cnt_now[9]                                                                 ; vga_sync:inst0|h_cnt_now[9]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
; 0.419 ; vga_sync:inst0|v_cnt_now[8]                                                                 ; vga_sync:inst0|v_sync_now             ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.571      ;
; 0.497 ; vga_pixel_gen:inst2|rdaddress_now[0]                                                        ; vga_pixel_gen:inst2|rdaddress_now[1]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; vga_pixel_gen:inst2|rdaddress_now[1]                                                        ; vga_pixel_gen:inst2|rdaddress_now[2]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_pixel_gen:inst2|rdaddress_now[8]                                                        ; vga_pixel_gen:inst2|rdaddress_now[9]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_pixel_gen:inst2|rdaddress_now[10]                                                       ; vga_pixel_gen:inst2|rdaddress_now[11] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; vga_sync:inst0|h_cnt_now[6]                                                                 ; vga_sync:inst0|h_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; vga_pixel_gen:inst2|rdaddress_now[13]                                                       ; vga_pixel_gen:inst2|rdaddress_now[14] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_pixel_gen:inst2|rdaddress_now[12]                                                       ; vga_pixel_gen:inst2|rdaddress_now[13] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_pixel_gen:inst2|rdaddress_now[3]                                                        ; vga_pixel_gen:inst2|rdaddress_now[4]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.506 ; vga_sync:inst0|v_cnt_now[3]                                                                 ; vga_sync:inst0|v_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; vga_sync:inst0|v_cnt_now[7]                                                                 ; vga_sync:inst0|v_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; vga_sync:inst0|h_cnt_now[5]                                                                 ; vga_sync:inst0|h_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.510 ; vga_sync:inst0|v_cnt_now[5]                                                                 ; vga_sync:inst0|v_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; vga_pixel_gen:inst2|rdaddress_now[7]                                                        ; vga_pixel_gen:inst2|rdaddress_now[8]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_pixel_gen:inst2|rdaddress_now[9]                                                        ; vga_pixel_gen:inst2|rdaddress_now[10] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_pixel_gen:inst2|rdaddress_now[2]                                                        ; vga_pixel_gen:inst2|rdaddress_now[3]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; vga_sync:inst0|h_cnt_now[0]                                                                 ; vga_sync:inst0|h_cnt_now[1]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_pixel_gen:inst2|rdaddress_now[5]                                                        ; vga_pixel_gen:inst2|rdaddress_now[6]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_pixel_gen:inst2|rdaddress_now[11]                                                       ; vga_pixel_gen:inst2|rdaddress_now[12] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_sync:inst0|h_cnt_now[1]                                                                 ; vga_sync:inst0|h_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_pixel_gen:inst2|rdaddress_now[4]                                                        ; vga_pixel_gen:inst2|rdaddress_now[5]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; vga_sync:inst0|h_cnt_now[3]                                                                 ; vga_sync:inst0|h_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.666      ;
; 0.522 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[0] ; vga_pixel_gen:inst2|rgb_now[7]        ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.684      ;
; 0.526 ; vga_sync:inst0|h_cnt_now[8]                                                                 ; vga_sync:inst0|h_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.526 ; vga_sync:inst0|v_cnt_now[2]                                                                 ; vga_sync:inst0|v_cnt_now[3]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; vga_sync:inst0|v_cnt_now[4]                                                                 ; vga_sync:inst0|v_cnt_now[5]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.529 ; vga_sync:inst0|v_cnt_now[6]                                                                 ; vga_sync:inst0|v_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.531 ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[0] ; vga_pixel_gen:inst2|rgb_now[15]       ; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 0.693      ;
; 0.532 ; vga_pixel_gen:inst2|rdaddress_now[0]                                                        ; vga_pixel_gen:inst2|rdaddress_now[2]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; vga_pixel_gen:inst2|rdaddress_now[8]                                                        ; vga_pixel_gen:inst2|rdaddress_now[10] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; vga_pixel_gen:inst2|rdaddress_now[1]                                                        ; vga_pixel_gen:inst2|rdaddress_now[3]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; vga_pixel_gen:inst2|rdaddress_now[10]                                                       ; vga_pixel_gen:inst2|rdaddress_now[12] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; vga_pixel_gen:inst2|rdaddress_now[12]                                                       ; vga_pixel_gen:inst2|rdaddress_now[14] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; vga_pixel_gen:inst2|rdaddress_now[3]                                                        ; vga_pixel_gen:inst2|rdaddress_now[5]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; vga_sync:inst0|h_cnt_now[4]                                                                 ; vga_sync:inst0|h_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.541 ; vga_sync:inst0|v_cnt_now[3]                                                                 ; vga_sync:inst0|v_cnt_now[5]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.693      ;
; 0.542 ; vga_sync:inst0|h_cnt_now[5]                                                                 ; vga_sync:inst0|h_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.545 ; vga_sync:inst0|v_cnt_now[5]                                                                 ; vga_sync:inst0|v_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; vga_pixel_gen:inst2|rdaddress_now[7]                                                        ; vga_pixel_gen:inst2|rdaddress_now[9]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; vga_pixel_gen:inst2|rdaddress_now[9]                                                        ; vga_pixel_gen:inst2|rdaddress_now[11] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; vga_pixel_gen:inst2|rdaddress_now[2]                                                        ; vga_pixel_gen:inst2|rdaddress_now[4]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; vga_sync:inst0|h_cnt_now[0]                                                                 ; vga_sync:inst0|h_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; vga_pixel_gen:inst2|rdaddress_now[11]                                                       ; vga_pixel_gen:inst2|rdaddress_now[13] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; vga_pixel_gen:inst2|rdaddress_now[4]                                                        ; vga_pixel_gen:inst2|rdaddress_now[6]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; vga_pixel_gen:inst2|rdaddress_now[6]                                                        ; vga_pixel_gen:inst2|rdaddress_now[7]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.557 ; vga_sync:inst0|h_cnt_now[2]                                                                 ; vga_sync:inst0|h_cnt_now[3]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.560 ; vga_sync:inst0|v_cnt_now[1]                                                                 ; vga_sync:inst0|v_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; vga_sync:inst0|v_cnt_now[2]                                                                 ; vga_sync:inst0|v_cnt_now[4]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.563 ; vga_sync:inst0|v_cnt_now[4]                                                                 ; vga_sync:inst0|v_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; vga_sync:inst0|v_cnt_now[6]                                                                 ; vga_sync:inst0|v_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.567 ; vga_pixel_gen:inst2|rdaddress_now[0]                                                        ; vga_pixel_gen:inst2|rdaddress_now[3]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.719      ;
; 0.568 ; vga_pixel_gen:inst2|rdaddress_now[8]                                                        ; vga_pixel_gen:inst2|rdaddress_now[11] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; vga_pixel_gen:inst2|rdaddress_now[1]                                                        ; vga_pixel_gen:inst2|rdaddress_now[4]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; vga_pixel_gen:inst2|rdaddress_now[10]                                                       ; vga_pixel_gen:inst2|rdaddress_now[13] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; vga_pixel_gen:inst2|rdaddress_now[3]                                                        ; vga_pixel_gen:inst2|rdaddress_now[6]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.569 ; vga_sync:inst0|v_cnt_now[0]                                                                 ; vga_sync:inst0|v_cnt_now[2]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.570 ; vga_sync:inst0|h_cnt_now[4]                                                                 ; vga_sync:inst0|h_cnt_now[7]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.576 ; vga_sync:inst0|v_cnt_now[3]                                                                 ; vga_sync:inst0|v_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.728      ;
; 0.580 ; vga_sync:inst0|v_cnt_now[5]                                                                 ; vga_sync:inst0|v_cnt_now[8]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.581 ; vga_pixel_gen:inst2|rdaddress_now[7]                                                        ; vga_pixel_gen:inst2|rdaddress_now[10] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; vga_pixel_gen:inst2|rdaddress_now[9]                                                        ; vga_pixel_gen:inst2|rdaddress_now[12] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; vga_pixel_gen:inst2|rdaddress_now[2]                                                        ; vga_pixel_gen:inst2|rdaddress_now[5]  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; vga_pixel_gen:inst2|rdaddress_now[11]                                                       ; vga_pixel_gen:inst2|rdaddress_now[14] ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.734      ;
; 0.584 ; vga_sync:inst0|h_cnt_now[3]                                                                 ; vga_sync:inst0|h_cnt_now[6]           ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst6|altpll_component|pll|clk[1]'                                                                                                                                                                                                                          ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                      ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.408 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 0.612      ;
; 0.415 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 0.619      ;
; 0.441 ; vga_pixel_gen:inst2|rdaddress_now[8]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 0.645      ;
; 0.442 ; vga_pixel_gen:inst2|rdaddress_now[6]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 0.646      ;
; 0.473 ; vga_pixel_gen:inst2|rdaddress_now[14] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[3]                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.621      ;
; 0.533 ; vga_pixel_gen:inst2|rdaddress_now[13] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[2]                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.681      ;
; 0.537 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a25~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 0.743      ;
; 0.541 ; vga_pixel_gen:inst2|rdaddress_now[1]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a11~portb_address_reg1  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.741      ;
; 0.552 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.757      ;
; 0.561 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a11~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.761      ;
; 0.562 ; vga_pixel_gen:inst2|rdaddress_now[6]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a23~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 0.764      ;
; 0.563 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.768      ;
; 0.565 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a11~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.765      ;
; 0.566 ; vga_pixel_gen:inst2|rdaddress_now[8]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.771      ;
; 0.566 ; vga_pixel_gen:inst2|rdaddress_now[8]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a25~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 0.772      ;
; 0.569 ; vga_pixel_gen:inst2|rdaddress_now[6]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg6  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.774      ;
; 0.571 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a11~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 0.771      ;
; 0.573 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a57~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.774      ;
; 0.573 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a23~portb_address_reg4  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 0.775      ;
; 0.577 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a59~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.782      ;
; 0.577 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a72~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 0.780      ;
; 0.579 ; vga_pixel_gen:inst2|rdaddress_now[4]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg4 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 0.775      ;
; 0.585 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a57~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.786      ;
; 0.590 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a56~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 0.781      ;
; 0.591 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a56~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 0.782      ;
; 0.593 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg3 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 0.789      ;
; 0.598 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a57~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 0.799      ;
; 0.598 ; vga_pixel_gen:inst2|rdaddress_now[8]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a72~portb_address_reg8  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 0.801      ;
; 0.672 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a23~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 0.874      ;
; 0.682 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg5 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 0.878      ;
; 0.686 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a7~portb_address_reg7   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 0.871      ;
; 0.691 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a23~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 0.893      ;
; 0.701 ; vga_pixel_gen:inst2|rdaddress_now[12] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[1]                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 0.836      ;
; 0.708 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a7~portb_address_reg10  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 0.893      ;
; 0.714 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a29~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.913      ;
; 0.717 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a25~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 0.923      ;
; 0.719 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a29~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.918      ;
; 0.739 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a5~portb_address_reg2   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 0.934      ;
; 0.740 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg5   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 0.924      ;
; 0.740 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 0.944      ;
; 0.745 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a73~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 0.935      ;
; 0.747 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a5~portb_address_reg3   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 0.942      ;
; 0.756 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a73~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 0.946      ;
; 0.766 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a69~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 0.935      ;
; 0.769 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg2   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 0.953      ;
; 0.796 ; vga_pixel_gen:inst2|rdaddress_now[11] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|address_reg_b[0]                  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; -0.017     ; 0.931      ;
; 0.798 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a5~portb_address_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 0.993      ;
; 0.826 ; vga_pixel_gen:inst2|rdaddress_now[5]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a96~portb_address_reg5  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 1.030      ;
; 0.830 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a72~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.033      ;
; 0.831 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a3~portb_address_reg10  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.009      ;
; 0.842 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a25~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 1.048      ;
; 0.844 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a62~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.023      ;
; 0.852 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a66~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.055      ;
; 0.857 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a97~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.034      ;
; 0.862 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a88~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.050      ;
; 0.890 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a54~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 1.091      ;
; 0.898 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg3   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.082      ;
; 0.906 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a28~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.083      ;
; 0.906 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a40~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.099      ;
; 0.908 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a28~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.085      ;
; 0.917 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a97~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.094      ;
; 0.932 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a99~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.100      ;
; 0.934 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a82~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 1.119      ;
; 0.936 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a97~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.113      ;
; 0.937 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a14~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 1.143      ;
; 0.939 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a99~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.107      ;
; 0.940 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a47~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.131      ;
; 0.960 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a65~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.144      ;
; 0.968 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a19~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.042      ; 1.148      ;
; 0.972 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a69~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.141      ;
; 0.973 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a3~portb_address_reg7   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.151      ;
; 0.979 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a20~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 1.184      ;
; 0.979 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a62~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.158      ;
; 0.980 ; vga_pixel_gen:inst2|rdaddress_now[7]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a56~portb_address_reg7  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.171      ;
; 0.990 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a34~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.190      ;
; 1.001 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a69~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.031      ; 1.170      ;
; 1.005 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a44~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.068      ; 1.211      ;
; 1.009 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a92~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 1.205      ;
; 1.014 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a28~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.191      ;
; 1.015 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a73~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.205      ;
; 1.016 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a99~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.030      ; 1.184      ;
; 1.019 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a1~portb_address_reg0   ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.203      ;
; 1.027 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a24~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.072      ; 1.237      ;
; 1.028 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a58~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.219      ;
; 1.044 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a47~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.235      ;
; 1.045 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a82~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 1.230      ;
; 1.057 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a82~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 1.242      ;
; 1.057 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a95~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.050      ; 1.245      ;
; 1.059 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a58~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.250      ;
; 1.060 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a58~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.053      ; 1.251      ;
; 1.064 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a34~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.264      ;
; 1.071 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a92~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 1.267      ;
; 1.072 ; vga_pixel_gen:inst2|rdaddress_now[10] ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a64~portb_address_reg10 ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 1.285      ;
; 1.073 ; vga_pixel_gen:inst2|rdaddress_now[3]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a92~portb_address_reg3  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.058      ; 1.269      ;
; 1.076 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a32~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.045      ; 1.259      ;
; 1.081 ; vga_pixel_gen:inst2|rdaddress_now[2]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a34~portb_address_reg2  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 1.281      ;
; 1.089 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a52~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.292      ;
; 1.094 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a90~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.063      ; 1.295      ;
; 1.100 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a68~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 1.304      ;
; 1.101 ; vga_pixel_gen:inst2|rdaddress_now[0]  ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a33~portb_address_reg0  ; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.291      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[1]'                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg1    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg1    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg10   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg10   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg11   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg11   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg2    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg2    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg3    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg3    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg4    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg4    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg5    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg5    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg6    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg6    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg7    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg7    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg8    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg8    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg9    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_address_reg9    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~porta_memory_reg0     ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg0    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg1    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg1    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg10   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg10   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg2    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg2    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg3    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg3    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg4    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg4    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg5    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg5    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg6    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg6    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg7    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg7    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg8    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg8    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg9    ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a0~portb_address_reg9    ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a100~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a100~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[1] ; Rise       ; mem:inst123|altsyncram:altsyncram_component|altsyncram_ust1:auto_generated|ram_block1a101~portb_address_reg9  ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst6|altpll_component|pll|clk[0]'                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[0]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[0]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[10] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[10] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[11] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[11] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[12] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[12] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[13] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[13] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[14] ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[14] ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[1]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[1]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[2]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[2]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[3]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[3]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[4]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[4]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[5]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[5]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[6]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[6]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[7]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[7]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[8]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[8]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[9]  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rdaddress_now[9]  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[0]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[0]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[10]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[10]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[11]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[11]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[12]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[12]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[13]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[13]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[14]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[14]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[15]       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[15]       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[1]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[1]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[2]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[2]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[3]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[3]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[4]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[4]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[5]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[5]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[6]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[6]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[7]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[7]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[8]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[8]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[9]        ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_pixel_gen:inst2|rgb_now[9]        ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|blank_now              ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|blank_now              ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[0]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[0]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[1]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[1]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[2]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[2]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[3]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[3]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[4]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[4]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[5]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[5]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[6]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[6]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[7]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[7]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[8]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[8]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[9]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_cnt_now[9]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_sync_now             ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|h_sync_now             ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[0]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[0]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[1]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[1]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[2]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[2]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[3]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[3]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[4]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[4]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[5]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[5]           ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[6]           ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; inst6|altpll_component|pll|clk[0] ; Rise       ; vga_sync:inst0|v_cnt_now[6]           ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.672 ; 2.672 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.344 ; 2.344 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.537 ; 2.537 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.548 ; 2.548 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.898 ; 2.898 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.898 ; 2.898 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.895 ; 2.895 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.752 ; 2.752 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.623 ; 2.623 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.526 ; 2.526 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.194 ; 2.194 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.551 ; 2.551 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.990 ; 2.990 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.864 ; 2.864 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.507 ; 2.507 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.990 ; 2.990 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.954 ; 2.954 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_SYNC  ; CLOCK_50   ; 2.940 ; 2.940 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.442 ; 2.442 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; inst6|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.344 ; 2.344 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.672 ; 2.672 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.344 ; 2.344 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.537 ; 2.537 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.548 ; 2.548 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.194 ; 2.194 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.898 ; 2.898 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.895 ; 2.895 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.752 ; 2.752 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.623 ; 2.623 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.526 ; 2.526 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.194 ; 2.194 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.551 ; 2.551 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.507 ; 2.507 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.864 ; 2.864 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.507 ; 2.507 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.990 ; 2.990 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.954 ; 2.954 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_SYNC  ; CLOCK_50   ; 2.734 ; 2.734 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.442 ; 2.442 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; inst6|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; 10.972 ; 0.215 ; N/A      ; N/A     ; 7.873               ;
;  CLOCK_50                          ; N/A    ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  inst6|altpll_component|pll|clk[0] ; 10.972 ; 0.215 ; N/A      ; N/A     ; 19.000              ;
;  inst6|altpll_component|pll|clk[1] ; 13.457 ; 0.408 ; N/A      ; N/A     ; 7.873               ;
; Design-wide TNS                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.459 ; 5.459 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.248 ; 5.248 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.201 ; 5.201 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.459 ; 5.459 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.059 ; 5.059 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.030 ; 5.030 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.760 ; 5.760 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.755 ; 5.755 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.481 ; 5.481 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.189 ; 5.189 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.982 ; 4.982 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.306 ; 4.306 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.034 ; 5.034 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.979 ; 5.979 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.705 ; 5.705 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.020 ; 5.020 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.979 ; 5.979 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.937 ; 5.937 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.706 ; 5.706 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_SYNC  ; CLOCK_50   ; 5.911 ; 5.911 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; inst6|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+------------+-------+-------+------------+-----------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.344 ; 2.344 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.672 ; 2.672 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.344 ; 2.344 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.760 ; 2.760 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.537 ; 2.537 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.548 ; 2.548 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.194 ; 2.194 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.898 ; 2.898 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.895 ; 2.895 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.752 ; 2.752 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.623 ; 2.623 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.526 ; 2.526 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.194 ; 2.194 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.551 ; 2.551 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.507 ; 2.507 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.864 ; 2.864 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.507 ; 2.507 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.990 ; 2.990 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.954 ; 2.954 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.858 ; 2.858 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_SYNC  ; CLOCK_50   ; 2.734 ; 2.734 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.442 ; 2.442 ; Rise       ; inst6|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; inst6|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 860      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 2512     ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 1100     ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[1] ; 104      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[0] ; 860      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[0] ; 2512     ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[0] ; inst6|altpll_component|pll|clk[1] ; 1100     ; 0        ; 0        ; 0        ;
; inst6|altpll_component|pll|clk[1] ; inst6|altpll_component|pll|clk[1] ; 104      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jun 07 21:33:26 2016
Info: Command: quartus_sta VGA640x480 -c VGA640x480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA640x480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst6|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst6|altpll_component|pll|clk[0]} {inst6|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst6|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {inst6|altpll_component|pll|clk[1]} {inst6|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 10.972
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.972         0.000 inst6|altpll_component|pll|clk[0] 
    Info (332119):    13.457         0.000 inst6|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 inst6|altpll_component|pll|clk[0] 
    Info (332119):     0.920         0.000 inst6|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 inst6|altpll_component|pll|clk[1] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    19.000         0.000 inst6|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 15.275
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.275         0.000 inst6|altpll_component|pll|clk[0] 
    Info (332119):    16.688         0.000 inst6|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 inst6|altpll_component|pll|clk[0] 
    Info (332119):     0.408         0.000 inst6|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 inst6|altpll_component|pll|clk[1] 
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    19.000         0.000 inst6|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 450 megabytes
    Info: Processing ended: Tue Jun 07 21:33:28 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


