# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../core/loopback/loopback_top.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_loopback_top_0_0/sim/design_1_loopback_top_0_0.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/bd_0/hdl/bd_384c.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_0/sim/bd_384c_ila_lib_0.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/bd_384c_g_inst_0_gigantic_mux.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_1/sim/bd_384c_g_inst_0.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ipshared/2e37/xlconcat.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_2/sim/bd_384c_slot_0_aw_0.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_3/sim/bd_384c_slot_0_w_0.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_4/sim/bd_384c_slot_0_b_0.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_5/sim/bd_384c_slot_0_ar_0.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/bd_0/ip/ip_6/sim/bd_384c_slot_0_r_0.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_system_ila_0/sim/design_1_system_ila_0.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v"
verilog xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v"
verilog xil_defaultlib  "../../../loopback.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
