# CPU_Architectures
Create CPU with RISC-V 32 bits single cycle, pipelined (5 cycles), and hopefully multicore.
