

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 350 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

=============================================================== Non-Gated/Non-Generated Clocks ===============================================================
Clock Tree ID     Driving Element                                    Drive Element Type     Fanout     Sample Instance                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       PIN_CLK_X1                                         port                   349        mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2:0]
@KP:ckid0_2       coreInst.debugger.requestGen.un1_DEBUG_WRN.OUT     and                    1          coreInst.debugger.requestGen.dhReqReg.Q_R[0]           
==============================================================================================================================================================
================================================================================================= Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element                                                      Drive Element Type     Unconverted Fanout     Sample Instance                                        Explanation                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       coreInst.instructionPhaseDecoderInst.un1_PHASE_NEXT_1_sqmuxa.OUT     or                     4                      coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3]     Clock source is invalid for GCC
===========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

