Warning (10268): Verilog HDL information at sha1_state_machine.sv(87): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/WorkSpace/fsoc_lab3_ws2223/sha1_state_machine.sv Line: 87
