{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624068483786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624068483787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 06:38:03 2021 " "Processing started: Sat Jun 19 06:38:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624068483787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624068483787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TopDesign -c TopDesign " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TopDesign -c TopDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624068483787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1624068484417 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDesign_7_1200mv_125c_slow.vo D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/ simulation " "Generated file TopDesign_7_1200mv_125c_slow.vo in folder \"D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624068484607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDesign_7_1200mv_-40c_slow.vo D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/ simulation " "Generated file TopDesign_7_1200mv_-40c_slow.vo in folder \"D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624068484751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDesign_min_1200mv_-40c_fast.vo D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/ simulation " "Generated file TopDesign_min_1200mv_-40c_fast.vo in folder \"D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624068484864 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDesign.vo D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/ simulation " "Generated file TopDesign.vo in folder \"D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624068484946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDesign_7_1200mv_125c_v_slow.sdo D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/ simulation " "Generated file TopDesign_7_1200mv_125c_v_slow.sdo in folder \"D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624068485007 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDesign_7_1200mv_-40c_v_slow.sdo D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/ simulation " "Generated file TopDesign_7_1200mv_-40c_v_slow.sdo in folder \"D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624068485088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDesign_min_1200mv_-40c_v_fast.sdo D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/ simulation " "Generated file TopDesign_min_1200mv_-40c_v_fast.sdo in folder \"D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624068485156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopDesign_v.sdo D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/ simulation " "Generated file TopDesign_v.sdo in folder \"D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/TopDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624068485246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624068485325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 06:38:05 2021 " "Processing ended: Sat Jun 19 06:38:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624068485325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624068485325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624068485325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1624068485325 ""}
