<h1 align="center">Hi there, I'm Hilay Patel 👋</h1>
<h3 align="center">Aspiring VLSI Engineer | Digital Designer | RISC-V Enthusiast</h3>

<p align="center">
  <a href="https://linkedin.com/in/YOUR-LINKEDIN" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-%230077B5.svg?&style=for-the-badge&logo=linkedin&logoColor=white" />
  </a>
  <a href="http://discord.com/users/YOUR-DISCORD-ID" target="_blank">
    <img src="https://img.shields.io/badge/Discord-%237289DA.svg?&style=for-the-badge&logo=discord&logoColor=white" />
  </a>
  <a href="https://www.buymeacoffee.com/YOUR-ID" target="_blank">
    <img src="https://img.shields.io/badge/Buy Me a Coffee-%23FFDD00.svg?&style=for-the-badge&logo=buy-me-a-coffee&logoColor=black" />
  </a>
</p>

---

### 🧠 About Me

<img align="right" alt="Coding" width="350" src="https://media.giphy.com/media/qgQUggAC3Pfv687qPC/giphy.gif" />

- 🔬 I’m deeply interested in **VLSI**, **CPU microarchitecture**, and **SoC Design**
- ⚙️ Building **RISC-V cores** with pipelining, branch prediction, MMU, and cache integration
- 🧪 Exploring **AI hardware accelerators**, **RVV vector units**, and **Linux-bootable CPUs**
- 💡 I love debugging timing issues and optimizing for area and power in RTL
- 🧰 Tools I use: `Verilog`, `SystemVerilog`, `Vivado`, `Verilator`, `ModelSim`, `GTKWave`, `Python`
- 🧑‍🔬 Always learning and contributing to open-source CPU design projects

---

### 🚀 Projects & Highlights

| Project | Description |
|--------|-------------|
| 🔧 `biriscv-npc-analysis` | Deep dive into the **next PC logic** of the biRISC-V processor with branch prediction |
| 🧠 `rvv-vector-core` | RISC-V **vector processor (RVV)** with custom vector ALUs and memory coalescing |
| 🧪 `superscalar-rv32im` | Dual-issue, superscalar **in-order RISC-V core** with MMU and Linux boot support |
| 📦 `fpga-pipeline-demo` | Verilog implementation of a 5-stage pipeline with hazard handling and branch units |

---

### 🧰 Tools & Technologies

<p align="center">
  <img src="https://img.icons8.com/color/96/000000/verilog.png" width="50" title="Verilog" />
  <img src="https://www.vectorlogo.zone/logos/xilinx/xilinx-icon.svg" width="50" title="Xilinx Vivado" />
  <img src="https://www.vectorlogo.zone/logos/github/github-icon.svg" width="50" title="GitHub" />
  <img src="https://www.vectorlogo.zone/logos/python/python-icon.svg" width="50" title="Python" />
  <img src="https://www.vectorlogo.zone/logos/git-scm/git-scm-icon.svg" width="50" title="Git" />
  <img src="https://www.vectorlogo.zone/logos/linux/linux-icon.svg" width="50" title="Linux" />
  <img src="https://upload.wikimedia.org/wikipedia/commons/3/3f/GTKWave_logo.png" width="50" title="GTKWave" />
</p>

---

### 📈 GitHub Stats

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=hilay020905&show_icons=true&theme=tokyonight&count_private=true&hide=issues" />
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=hilay020905&layout=compact&theme=tokyonight&hide=html,css" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=hilay020905&theme=tokyonight" />
</p>

---

### ✍️ Blog Posts (coming soon!)
> [📘 hilay.tech](https://YOURBLOGHERE.com) — Write-ups on hardware design, simulation tips, RISC-V internals, and more.

---

### 💬 Quote of the Day
<a href="https://github.com/marketplace/actions/quote-readme">
<!--STARTS_HERE_QUOTE_README-->
<i>❝Debugging is twice as hard as writing the code in the first place. If you’re as clever as you can be when you write it, how will you ever debug it?❞</i>
<!--ENDS_HERE_QUOTE_README-->
</a>

---

### 😂 Developer Humor

<p align="center">
  <img src="https://readme-jokes.vercel.app/api?hideBorder=true&bgColor=%230d1117&textColor=%23fff" alt="Joke" />
</p>

---

⏳ **Year Progress:** `{ ██████████████▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁ }` **48.51%** as of `27-Jun-2025`

---
