[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AssumeProp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 83
LIB: work
FILE: ${SURELOG_DIR}/tests/AssumeProp/dut.sv
n<> u<82> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<82> s<81> l<1:1>
  n<> u<81> t<Source_text> p<82> c<80> l<1:1> el<10:10>
    n<> u<80> t<Description> p<81> c<79> l<1:1> el<10:10>
      n<> u<79> t<Module_declaration> p<80> c<5> l<1:1> el<10:10>
        n<> u<5> t<Module_nonansi_header> p<79> c<2> s<77> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<StringConst> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<77> t<Module_item> p<79> c<76> s<78> l<4:5> el<7:64>
          n<> u<76> t<Non_port_module_item> p<77> c<75> l<4:5> el<7:64>
            n<> u<75> t<Module_or_generate_item> p<76> c<74> l<4:5> el<7:64>
              n<> u<74> t<Module_common_item> p<75> c<73> l<4:5> el<7:64>
                n<> u<73> t<Assertion_item> p<74> c<72> l<4:5> el<7:64>
                  n<> u<72> t<Concurrent_assertion_item> p<73> c<6> l<4:5> el<7:64>
                    n<aw_select> u<6> t<StringConst> p<72> s<71> l<4:5> el<4:14>
                    n<> u<71> t<Concurrent_assertion_statement> p<72> c<70> l<4:16> el<7:64>
                      n<> u<70> t<Assume_property_statement> p<71> c<40> l<4:16> el<7:64>
                        n<> u<40> t<Property_spec> p<70> c<13> s<69> l<4:33> el<5:81>
                          n<> u<13> t<Clocking_event> p<40> c<12> s<39> l<4:33> el<4:49>
                            n<> u<12> t<Event_expression> p<13> c<7> l<4:35> el<4:48>
                              n<> u<7> t<Edge_Posedge> p<12> s<11> l<4:35> el<4:42>
                              n<> u<11> t<Expression> p<12> c<10> l<4:43> el<4:48>
                                n<> u<10> t<Primary> p<11> c<9> l<4:43> el<4:48>
                                  n<> u<9> t<Primary_literal> p<10> c<8> l<4:43> el<4:48>
                                    n<clk_i> u<8> t<StringConst> p<9> l<4:43> el<4:48>
                          n<> u<39> t<Property_expr> p<40> c<38> l<4:50> el<5:81>
                            n<> u<38> t<Property_expr> p<39> c<22> l<4:51> el<5:80>
                              n<> u<22> t<Sequence_expr> p<38> c<21> s<37> l<4:51> el<4:69>
                                n<> u<21> t<Expression_or_dist> p<22> c<20> l<4:51> el<4:69>
                                  n<> u<20> t<Expression> p<21> c<19> l<4:51> el<4:69>
                                    n<> u<19> t<Primary> p<20> c<18> l<4:51> el<4:69>
                                      n<> u<18> t<Complex_func_call> p<19> c<14> l<4:51> el<4:69>
                                        n<slv_req_i> u<14> t<StringConst> p<18> s<15> l<4:51> el<4:60>
                                        n<aw_valid> u<15> t<StringConst> p<18> s<17> l<4:61> el<4:69>
                                        n<> u<17> t<Select> p<18> c<16> l<4:70> el<4:70>
                                          n<> u<16> t<Bit_select> p<17> l<4:70> el<4:70>
                              n<> u<37> t<OVERLAP_IMPLY> p<38> s<36> l<4:70> el<4:73>
                              n<> u<36> t<Property_expr> p<38> c<35> l<5:50> el<5:80>
                                n<> u<35> t<Sequence_expr> p<36> c<34> l<5:50> el<5:80>
                                  n<> u<34> t<Expression_or_dist> p<35> c<33> l<5:50> el<5:80>
                                    n<> u<33> t<Expression> p<34> c<32> l<5:50> el<5:80>
                                      n<> u<32> t<Expression> p<33> c<26> l<5:51> el<5:79>
                                        n<> u<26> t<Expression> p<32> c<25> s<31> l<5:51> el<5:66>
                                          n<> u<25> t<Primary> p<26> c<24> l<5:51> el<5:66>
                                            n<> u<24> t<Primary_literal> p<25> c<23> l<5:51> el<5:66>
                                              n<slv_aw_select_i> u<23> t<StringConst> p<24> l<5:51> el<5:66>
                                        n<> u<31> t<BinOp_Less> p<32> s<30> l<5:67> el<5:68>
                                        n<> u<30> t<Expression> p<32> c<29> l<5:69> el<5:79>
                                          n<> u<29> t<Primary> p<30> c<28> l<5:69> el<5:79>
                                            n<> u<28> t<Primary_literal> p<29> c<27> l<5:69> el<5:79>
                                              n<NoMstPorts> u<27> t<StringConst> p<28> l<5:69> el<5:79>
                        n<> u<69> t<Action_block> p<70> c<68> l<5:83> el<7:64>
                          n<> u<68> t<ELSE> p<69> s<67> l<5:83> el<5:87>
                          n<> u<67> t<Statement_or_null> p<69> c<66> l<6:7> el<7:64>
                            n<> u<66> t<Statement> p<67> c<65> l<6:7> el<7:64>
                              n<> u<65> t<Statement_item> p<66> c<64> l<6:7> el<7:64>
                                n<> u<64> t<Subroutine_call_statement> p<65> c<63> l<6:7> el<7:64>
                                  n<> u<63> t<Subroutine_call> p<64> c<41> l<6:7> el<7:63>
                                    n<> u<41> t<Dollar_keyword> p<63> s<42> l<6:7> el<6:8>
                                    n<fatal> u<42> t<StringConst> p<63> s<62> l<6:8> el<6:13>
                                    n<> u<62> t<List_of_arguments> p<63> c<46> l<6:14> el<7:62>
                                      n<> u<46> t<Expression> p<62> c<45> s<51> l<6:14> el<6:15>
                                        n<> u<45> t<Primary> p<46> c<44> l<6:14> el<6:15>
                                          n<> u<44> t<Primary_literal> p<45> c<43> l<6:14> el<6:15>
                                            n<1> u<43> t<IntConst> p<44> l<6:14> el<6:15>
                                      n<> u<51> t<Argument> p<62> c<50> s<56> l<6:17> el<7:33>
                                        n<> u<50> t<Expression> p<51> c<49> l<6:17> el<7:33>
                                          n<> u<49> t<Primary> p<50> c<48> l<6:17> el<7:33>
                                            n<> u<48> t<Primary_literal> p<49> c<47> l<6:17> el<7:33>
                                              n<"slv_aw_select_i is %d: AW has selected a slave that is not defined.\\n                 NoMstPorts: %d"> u<47> t<StringLiteral> p<48> l<6:17> el<7:33>
                                      n<> u<56> t<Argument> p<62> c<55> s<61> l<7:35> el<7:50>
                                        n<> u<55> t<Expression> p<56> c<54> l<7:35> el<7:50>
                                          n<> u<54> t<Primary> p<55> c<53> l<7:35> el<7:50>
                                            n<> u<53> t<Primary_literal> p<54> c<52> l<7:35> el<7:50>
                                              n<slv_aw_select_i> u<52> t<StringConst> p<53> l<7:35> el<7:50>
                                      n<> u<61> t<Argument> p<62> c<60> l<7:52> el<7:62>
                                        n<> u<60> t<Expression> p<61> c<59> l<7:52> el<7:62>
                                          n<> u<59> t<Primary> p<60> c<58> l<7:52> el<7:62>
                                            n<> u<58> t<Primary_literal> p<59> c<57> l<7:52> el<7:62>
                                              n<NoMstPorts> u<57> t<StringConst> p<58> l<7:52> el<7:62>
        n<> u<78> t<ENDMODULE> p<79> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AssumeProp/dut.sv:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AssumeProp/dut.sv:1:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assume                                                 1
Constant                                               2
Design                                                 1
HierPath                                               1
Module                                                 1
Operation                                              3
PropertySpec                                           1
RefObj                                                 7
SysFuncCall                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AssumeProp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssumeProp/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiConcurrentAssertions:
  \_Assume: (work@dut.aw_select), line:4:16, endln:7:64
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssumeProp/dut.sv, line:1:1, endln:10:10
    |vpiName:aw_select
    |vpiFullName:work@dut.aw_select
    |vpiStmt:
    \_SysFuncCall: ($fatal), line:6:7, endln:7:63
      |vpiParent:
      \_Assume: (work@dut.aw_select), line:4:16, endln:7:64
      |vpiArgument:
      \_Constant: , line:6:14, endln:6:15
        |vpiParent:
        \_SysFuncCall: ($fatal), line:6:7, endln:7:63
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiArgument:
      \_Constant: , line:6:17, endln:7:33
        |vpiParent:
        \_SysFuncCall: ($fatal), line:6:7, endln:7:63
        |vpiDecompile:"slv_aw_select_i is %d: AW has selected a slave that is not defined.\
                 NoMstPorts: %d"
        |vpiSize:800
        |STRING:slv_aw_select_i is %d: AW has selected a slave that is not defined.\
                 NoMstPorts: %d
        |vpiConstType:6
      |vpiArgument:
      \_RefObj: (work@dut.aw_select.slv_aw_select_i), line:7:35, endln:7:50
        |vpiParent:
        \_SysFuncCall: ($fatal), line:6:7, endln:7:63
        |vpiName:slv_aw_select_i
        |vpiFullName:work@dut.aw_select.slv_aw_select_i
        |vpiActual:
        \_LogicNet: (work@dut.slv_aw_select_i), line:7:35, endln:7:50
      |vpiArgument:
      \_RefObj: (work@dut.aw_select.NoMstPorts), line:7:52, endln:7:62
        |vpiParent:
        \_SysFuncCall: ($fatal), line:6:7, endln:7:63
        |vpiName:NoMstPorts
        |vpiFullName:work@dut.aw_select.NoMstPorts
        |vpiActual:
        \_LogicNet: (work@dut.NoMstPorts), line:7:52, endln:7:62
      |vpiName:$fatal
    |vpiProperty:
    \_PropertySpec: , line:4:33, endln:5:81
      |vpiParent:
      \_Assume: (work@dut.aw_select), line:4:16, endln:7:64
      |vpiClockingEvent:
      \_Operation: , line:4:35, endln:4:48
        |vpiParent:
        \_PropertySpec: , line:4:33, endln:5:81
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@dut.aw_select.clk_i), line:4:43, endln:4:48
          |vpiParent:
          \_Operation: , line:4:35, endln:4:48
          |vpiName:clk_i
          |vpiFullName:work@dut.aw_select.clk_i
          |vpiActual:
          \_LogicNet: (work@dut.clk_i), line:4:43, endln:4:48
      |vpiPropertyExpr:
      \_Operation: , line:4:51, endln:5:80
        |vpiParent:
        \_PropertySpec: , line:4:33, endln:5:81
        |vpiOpType:52
        |vpiOperand:
        \_HierPath: (slv_req_i.aw_valid), line:4:51, endln:4:69
          |vpiParent:
          \_Operation: , line:4:51, endln:5:80
          |vpiActual:
          \_RefObj: (slv_req_i), line:4:51, endln:4:60
            |vpiParent:
            \_HierPath: (slv_req_i.aw_valid), line:4:51, endln:4:69
            |vpiName:slv_req_i
            |vpiActual:
            \_LogicNet: (work@dut.slv_req_i), line:4:51, endln:4:60
          |vpiActual:
          \_RefObj: (work@dut.aw_select.aw_valid), line:4:61, endln:4:69
            |vpiParent:
            \_HierPath: (slv_req_i.aw_valid), line:4:51, endln:4:69
            |vpiName:aw_valid
            |vpiFullName:work@dut.aw_select.aw_valid
            |vpiActual:
            \_LogicNet: (work@dut.aw_valid), line:4:61, endln:4:69
          |vpiName:slv_req_i.aw_valid
        |vpiOperand:
        \_Operation: , line:5:51, endln:5:79
          |vpiParent:
          \_Operation: , line:4:51, endln:5:80
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (work@dut.aw_select.slv_aw_select_i), line:5:51, endln:5:66
            |vpiParent:
            \_Operation: , line:5:51, endln:5:79
            |vpiName:slv_aw_select_i
            |vpiFullName:work@dut.aw_select.slv_aw_select_i
            |vpiActual:
            \_LogicNet: (work@dut.slv_aw_select_i), line:7:35, endln:7:50
          |vpiOperand:
          \_RefObj: (work@dut.aw_select.NoMstPorts), line:5:69, endln:5:79
            |vpiParent:
            \_Operation: , line:5:51, endln:5:79
            |vpiName:NoMstPorts
            |vpiFullName:work@dut.aw_select.NoMstPorts
            |vpiActual:
            \_LogicNet: (work@dut.NoMstPorts), line:7:52, endln:7:62
  |vpiImportTypespec:
  \_Assume: (work@dut.aw_select), line:4:16, endln:7:64
  |vpiImportTypespec:
  \_LogicNet: (work@dut.slv_aw_select_i), line:7:35, endln:7:50
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssumeProp/dut.sv, line:1:1, endln:10:10
    |vpiName:slv_aw_select_i
    |vpiFullName:work@dut.slv_aw_select_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.NoMstPorts), line:7:52, endln:7:62
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssumeProp/dut.sv, line:1:1, endln:10:10
    |vpiName:NoMstPorts
    |vpiFullName:work@dut.NoMstPorts
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.clk_i), line:4:43, endln:4:48
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssumeProp/dut.sv, line:1:1, endln:10:10
    |vpiName:clk_i
    |vpiFullName:work@dut.clk_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.slv_req_i), line:4:51, endln:4:60
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssumeProp/dut.sv, line:1:1, endln:10:10
    |vpiName:slv_req_i
    |vpiFullName:work@dut.slv_req_i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.aw_valid), line:4:61, endln:4:69
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssumeProp/dut.sv, line:1:1, endln:10:10
    |vpiName:aw_valid
    |vpiFullName:work@dut.aw_valid
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.slv_aw_select_i), line:7:35, endln:7:50
  |vpiNet:
  \_LogicNet: (work@dut.NoMstPorts), line:7:52, endln:7:62
  |vpiNet:
  \_LogicNet: (work@dut.clk_i), line:4:43, endln:4:48
  |vpiNet:
  \_LogicNet: (work@dut.slv_req_i), line:4:51, endln:4:60
  |vpiNet:
  \_LogicNet: (work@dut.aw_valid), line:4:61, endln:4:69
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
