// Seed: 2880420778
module module_0 (
    input wire id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3,
    output supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output tri id_8,
    input wand id_9,
    output wand id_10,
    output tri0 id_11,
    input wire id_12,
    input wor id_13,
    input wand id_14,
    output tri id_15,
    output uwire id_16,
    input wor id_17,
    input wire id_18,
    input wand id_19,
    input supply1 id_20,
    input wor id_21,
    output wire id_22,
    output supply1 id_23,
    output supply1 id_24,
    output wand id_25,
    output wor id_26
);
  assign id_24 = 1 == 1;
  wire id_28;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input wor id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5
);
  assign id_0 = 1;
  nor primCall (id_1, id_2, id_3, id_4, id_5);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_3,
      id_0,
      id_1,
      id_4,
      id_4,
      id_1,
      id_5,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_4,
      id_2,
      id_3,
      id_3,
      id_4,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_21 = 0;
  wire id_7;
endmodule
