/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [6:0] _04_;
  wire [14:0] _05_;
  wire [14:0] _06_;
  reg [6:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [12:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [26:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_5z;
  wire [38:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(_00_ | _01_);
  assign celloutsig_1_8z = ~((_02_ | celloutsig_1_1z) & in_data[172]);
  reg [14:0] _10_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 15'h0000;
    else _10_ <= { _05_[14:12], _02_, _05_[10:9], _03_, _05_[1:0] };
  assign { _06_[14:8], _00_, _06_[6:0] } = _10_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _07_ <= 7'h00;
    else _07_ <= celloutsig_0_3z[9:3];
  reg [14:0] _12_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 15'h0000;
    else _12_ <= in_data[113:99];
  assign { _05_[14:12], _02_, _05_[10:9], _03_, _05_[1:0] } = _12_;
  reg [6:0] _13_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 7'h00;
    else _13_ <= _03_;
  assign { _04_[6], _01_, _04_[4:0] } = _13_;
  assign celloutsig_0_2z = celloutsig_0_1z[2:0] == { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[33:8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } === { in_data[36:11], celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_3z[10:3] === { celloutsig_0_6z[3:1], celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_7z = ! { celloutsig_0_5z[19:13], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_15z = ! { in_data[22:17], celloutsig_0_14z };
  assign celloutsig_1_10z = { _04_[1:0], celloutsig_1_0z } || _06_[13:11];
  assign celloutsig_0_10z = celloutsig_0_3z[6:2] || _07_[5:1];
  assign celloutsig_1_7z = { _06_[10:8], _00_, _06_[6:1] } < celloutsig_1_6z[36:27];
  assign celloutsig_1_12z = { in_data[168:153], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_1z } < { celloutsig_1_6z[38:24], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_6z[34:27], celloutsig_1_8z, celloutsig_1_1z } < { celloutsig_1_11z[2:1], _04_[6], _01_, _04_[4:0], celloutsig_1_12z };
  assign celloutsig_1_1z = in_data[161:139] < in_data[186:164];
  assign celloutsig_1_9z = in_data[182:177] * { celloutsig_1_6z[10:6], celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_6z[5] ? { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_11z } : { _04_[4:0], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_1z[2] ? { celloutsig_0_1z[3], 1'h1, celloutsig_0_1z[1:0] } : { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_25z = celloutsig_0_5z[0] ? { celloutsig_0_11z[11:1], celloutsig_0_0z, celloutsig_0_4z } : { celloutsig_0_12z[1:0], celloutsig_0_14z, celloutsig_0_15z, _07_, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_22z = | { _07_[5:4], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_26z = | { celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_0_0z = ^ in_data[93:86];
  assign celloutsig_1_18z = ^ { _05_[14:12], _02_, _05_[10:9], _03_, _05_[1:0] };
  assign celloutsig_1_0z = ^ in_data[116:113];
  assign celloutsig_1_6z = { in_data[173:137], celloutsig_1_1z, celloutsig_1_0z } - { _04_[3:2], _05_[14:12], _02_, _05_[10:9], _03_, _05_[1:0], _04_[6], _01_, _04_[4:0], celloutsig_1_1z, _04_[6], _01_, _04_[4:0], _04_[6], _01_, _04_[4:0] };
  assign celloutsig_0_5z = { in_data[34:19], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } - { in_data[95:71], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_11z = { _04_[6], _01_, _04_[4:2] } ^ celloutsig_1_6z[18:14];
  assign celloutsig_1_15z = { celloutsig_1_6z[35:33], celloutsig_1_9z } ^ { celloutsig_1_8z, celloutsig_1_7z, _04_[6], _01_, _04_[4:0] };
  assign celloutsig_0_6z = celloutsig_0_1z ^ { celloutsig_0_3z[9:7], celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[69:66] ^ in_data[66:63];
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z } ^ celloutsig_0_5z[23:15];
  assign celloutsig_0_3z = in_data[14:2] ^ in_data[62:50];
  assign celloutsig_0_14z = ~((celloutsig_0_13z[8] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_1z[0]));
  assign { celloutsig_0_11z[6], celloutsig_0_11z[4], celloutsig_0_11z[10], celloutsig_0_11z[12], celloutsig_0_11z[9:7], celloutsig_0_11z[11], celloutsig_0_11z[5], celloutsig_0_11z[2], celloutsig_0_11z[3], celloutsig_0_11z[1] } = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z[3:2], celloutsig_0_6z[2:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } & { celloutsig_0_3z[5], celloutsig_0_3z[3], celloutsig_0_3z[9], celloutsig_0_3z[11], celloutsig_0_3z[8:6], celloutsig_0_3z[10], celloutsig_0_3z[4], celloutsig_0_3z[1], celloutsig_0_3z[2], celloutsig_0_2z };
  assign _04_[5] = _01_;
  assign { _05_[11], _05_[8:2] } = { _02_, _03_ };
  assign _06_[7] = _00_;
  assign celloutsig_0_11z[0] = celloutsig_0_11z[1];
  assign { out_data[128], out_data[110:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
