Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 14 16:36:58 2022
| Host         : DESKTOP-15C77GH running 64-bit major release  (build 9200)
| Command      : report_methodology -file serial_adder_methodology_drc_routed.rpt -pb serial_adder_methodology_drc_routed.pb -rpx serial_adder_methodology_drc_routed.rpx
| Design       : serial_adder
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 11         |
| TIMING-20 | Warning          | Non-clocked latch           | 26         |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin f0/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin registerA/f7/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin registerB/f7/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin registerOut/f0/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin registerOut/f1/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin registerOut/f2/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin registerOut/f3/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin registerOut/f4/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin registerOut/f5/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin registerOut/f6/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin registerOut/f7/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cout_reg cannot be properly analyzed as its control pin cout_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch registerA/d_reg[0] cannot be properly analyzed as its control pin registerA/d_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch registerA/d_reg[1] cannot be properly analyzed as its control pin registerA/d_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch registerA/d_reg[2] cannot be properly analyzed as its control pin registerA/d_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch registerA/d_reg[3] cannot be properly analyzed as its control pin registerA/d_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch registerA/d_reg[4] cannot be properly analyzed as its control pin registerA/d_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch registerA/d_reg[5] cannot be properly analyzed as its control pin registerA/d_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch registerA/d_reg[6] cannot be properly analyzed as its control pin registerA/d_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch registerA/d_reg[7] cannot be properly analyzed as its control pin registerA/d_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch registerB/d_reg[0] cannot be properly analyzed as its control pin registerB/d_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch registerB/d_reg[1] cannot be properly analyzed as its control pin registerB/d_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch registerB/d_reg[2] cannot be properly analyzed as its control pin registerB/d_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch registerB/d_reg[3] cannot be properly analyzed as its control pin registerB/d_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch registerB/d_reg[4] cannot be properly analyzed as its control pin registerB/d_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch registerB/d_reg[5] cannot be properly analyzed as its control pin registerB/d_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch registerB/d_reg[6] cannot be properly analyzed as its control pin registerB/d_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch registerB/d_reg[7] cannot be properly analyzed as its control pin registerB/d_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch registerOut/d_reg[0] cannot be properly analyzed as its control pin registerOut/d_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch registerOut/d_reg[1] cannot be properly analyzed as its control pin registerOut/d_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch registerOut/d_reg[2] cannot be properly analyzed as its control pin registerOut/d_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch registerOut/d_reg[3] cannot be properly analyzed as its control pin registerOut/d_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch registerOut/d_reg[4] cannot be properly analyzed as its control pin registerOut/d_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch registerOut/d_reg[5] cannot be properly analyzed as its control pin registerOut/d_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch registerOut/d_reg[6] cannot be properly analyzed as its control pin registerOut/d_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch registerOut/d_reg[7] cannot be properly analyzed as its control pin registerOut/d_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch sum_reg cannot be properly analyzed as its control pin sum_reg/G is not reached by a timing clock
Related violations: <none>


