// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/18/2022 18:40:56"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapath (
	clk,
	mdata,
	pc,
	wb_sel,
	w_addr,
	w_en,
	r_addr,
	en_A,
	en_B,
	shift_op,
	sel_A,
	sel_B,
	ALU_op,
	en_C,
	en_status,
	sximm8,
	sximm5,
	datapath_out,
	Z_out,
	N_out,
	V_out);
input 	clk;
input 	[15:0] mdata;
input 	[7:0] pc;
input 	[1:0] wb_sel;
input 	[2:0] w_addr;
input 	w_en;
input 	[2:0] r_addr;
input 	en_A;
input 	en_B;
input 	[1:0] shift_op;
input 	sel_A;
input 	sel_B;
input 	[1:0] ALU_op;
input 	en_C;
input 	en_status;
input 	[15:0] sximm8;
input 	[15:0] sximm5;
output 	[15:0] datapath_out;
output 	Z_out;
output 	N_out;
output 	V_out;

// Design Ports Information
// datapath_out[0]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[1]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[2]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[3]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[4]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[6]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[9]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[10]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[11]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[12]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[13]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[14]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// datapath_out[15]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Z_out	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// N_out	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_out	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_A	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel_B	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[0]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift_op[1]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// shift_op[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALU_op[1]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_C	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[1]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[2]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[3]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[4]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[5]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[6]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[7]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[8]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[9]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[10]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[11]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[12]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[13]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[14]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm5[15]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_status	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_A	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_B	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr[2]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr[1]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[0]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_sel[0]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_sel[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_en	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr[1]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_addr[2]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r_addr[0]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[1]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[2]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[2]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[4]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[5]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[6]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[6]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[7]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[7]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[8]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[8]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[9]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[10]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[11]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[11]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[12]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[12]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[13]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[13]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[14]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[14]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mdata[15]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sximm8[15]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \shift_op[1]~input_o ;
wire \sximm5[0]~input_o ;
wire \r_addr[2]~input_o ;
wire \wb_sel[1]~input_o ;
wire \mdata[1]~input_o ;
wire \pc[1]~input_o ;
wire \sximm8[1]~input_o ;
wire \sel_B~input_o ;
wire \val_B[14]~2_combout ;
wire \shift_op[0]~input_o ;
wire \val_B[14]~1_combout ;
wire \sximm5[1]~input_o ;
wire \pc[0]~input_o ;
wire \mdata[0]~input_o ;
wire \sximm8[0]~input_o ;
wire \wb_sel[0]~input_o ;
wire \Mux15~0_combout ;
wire \w_addr[2]~input_o ;
wire \w_addr[1]~input_o ;
wire \w_en~input_o ;
wire \w_addr[0]~input_o ;
wire \regfile|m~256_combout ;
wire \regfile|m~80_q ;
wire \regfile|m~96feeder_combout ;
wire \regfile|m~259_combout ;
wire \regfile|m~96_q ;
wire \r_addr[0]~input_o ;
wire \regfile|m~260_combout ;
wire \regfile|m~16_q ;
wire \regfile|m~263_combout ;
wire \regfile|m~32_q ;
wire \r_addr[1]~input_o ;
wire \regfile|m~261_combout ;
wire \regfile|m~48_q ;
wire \regfile|m~262_combout ;
wire \regfile|m~0_q ;
wire \regfile|m~192_combout ;
wire \regfile|m~112feeder_combout ;
wire \regfile|m~257_combout ;
wire \regfile|m~112_q ;
wire \regfile|m~258_combout ;
wire \regfile|m~64_q ;
wire \regfile|m~128_combout ;
wire \en_B~input_o ;
wire \mdata[2]~input_o ;
wire \sximm8[2]~input_o ;
wire \pc[2]~input_o ;
wire \en_A~input_o ;
wire \ALU_op[0]~input_o ;
wire \sel_A~input_o ;
wire \sximm5[2]~input_o ;
wire \sximm5[3]~input_o ;
wire \pc[4]~input_o ;
wire \mdata[4]~input_o ;
wire \sximm8[4]~input_o ;
wire \sximm5[4]~input_o ;
wire \mdata[5]~input_o ;
wire \sximm8[5]~input_o ;
wire \pc[5]~input_o ;
wire \sximm5[5]~input_o ;
wire \sximm8[6]~input_o ;
wire \mdata[6]~input_o ;
wire \pc[6]~input_o ;
wire \mdata[7]~input_o ;
wire \sximm8[7]~input_o ;
wire \pc[7]~input_o ;
wire \sximm5[7]~input_o ;
wire \mdata[8]~input_o ;
wire \sximm5[8]~input_o ;
wire \sximm8[9]~input_o ;
wire \mdata[9]~input_o ;
wire \sximm5[9]~input_o ;
wire \sximm8[10]~input_o ;
wire \mdata[10]~input_o ;
wire \sximm5[10]~input_o ;
wire \sximm8[11]~input_o ;
wire \mdata[11]~input_o ;
wire \sximm5[12]~input_o ;
wire \mdata[13]~input_o ;
wire \sximm8[13]~input_o ;
wire \sximm5[13]~input_o ;
wire \sximm5[14]~input_o ;
wire \val_A[15]~0_combout ;
wire \sximm5[15]~input_o ;
wire \shifter|Mux0~0_combout ;
wire \val_B[15]~17_combout ;
wire \ALU_op[1]~input_o ;
wire \shifter|Mux15~0_combout ;
wire \A[0]~feeder_combout ;
wire \alu|Add1~66_cout ;
wire \alu|Add1~2 ;
wire \alu|Add1~6 ;
wire \alu|Add1~10 ;
wire \alu|Add1~14 ;
wire \alu|Add1~18 ;
wire \alu|Add1~22 ;
wire \alu|Add1~26 ;
wire \alu|Add1~30 ;
wire \alu|Add1~34 ;
wire \alu|Add1~38 ;
wire \alu|Add1~42 ;
wire \alu|Add1~46 ;
wire \alu|Add1~50 ;
wire \alu|Add1~54 ;
wire \alu|Add1~58 ;
wire \alu|Add1~61_sumout ;
wire \alu|Add0~2 ;
wire \alu|Add0~6 ;
wire \alu|Add0~10 ;
wire \alu|Add0~14 ;
wire \alu|Add0~18 ;
wire \alu|Add0~22 ;
wire \alu|Add0~26 ;
wire \alu|Add0~30 ;
wire \alu|Add0~34 ;
wire \alu|Add0~38 ;
wire \alu|Add0~42 ;
wire \alu|Add0~46 ;
wire \alu|Add0~50 ;
wire \alu|Add0~54 ;
wire \alu|Add0~58 ;
wire \alu|Add0~61_sumout ;
wire \alu|Mux0~0_combout ;
wire \C[15]~feeder_combout ;
wire \en_C~input_o ;
wire \mdata[15]~input_o ;
wire \sximm8[15]~input_o ;
wire \Mux0~0_combout ;
wire \regfile|m~95_q ;
wire \regfile|m~111_q ;
wire \regfile|m~63_q ;
wire \regfile|m~47feeder_combout ;
wire \regfile|m~47_q ;
wire \regfile|m~31feeder_combout ;
wire \regfile|m~31_q ;
wire \regfile|m~15feeder_combout ;
wire \regfile|m~15_q ;
wire \regfile|m~252_combout ;
wire \regfile|m~127feeder_combout ;
wire \regfile|m~127_q ;
wire \regfile|m~79feeder_combout ;
wire \regfile|m~79_q ;
wire \regfile|m~188_combout ;
wire \val_B[14]~16_combout ;
wire \alu|Add1~57_sumout ;
wire \alu|Add0~57_sumout ;
wire \alu|Mux1~0_combout ;
wire \sximm8[14]~input_o ;
wire \mdata[14]~input_o ;
wire \Mux1~0_combout ;
wire \regfile|m~62_q ;
wire \regfile|m~46_q ;
wire \regfile|m~30_q ;
wire \regfile|m~14feeder_combout ;
wire \regfile|m~14_q ;
wire \regfile|m~248_combout ;
wire \regfile|m~126feeder_combout ;
wire \regfile|m~126_q ;
wire \regfile|m~110feeder_combout ;
wire \regfile|m~110_q ;
wire \regfile|m~94feeder_combout ;
wire \regfile|m~94_q ;
wire \regfile|m~78_q ;
wire \regfile|m~184_combout ;
wire \val_B[13]~15_combout ;
wire \alu|Add1~53_sumout ;
wire \alu|Add0~53_sumout ;
wire \alu|Mux2~0_combout ;
wire \Mux2~0_combout ;
wire \regfile|m~93_q ;
wire \regfile|m~109_q ;
wire \regfile|m~125_q ;
wire \regfile|m~45feeder_combout ;
wire \regfile|m~45_q ;
wire \regfile|m~61_q ;
wire \regfile|m~29_q ;
wire \regfile|m~13_q ;
wire \regfile|m~244_combout ;
wire \regfile|m~77_q ;
wire \regfile|m~180_combout ;
wire \shift_in[13]~feeder_combout ;
wire \val_B[12]~14_combout ;
wire \alu|Add1~49_sumout ;
wire \alu|Add0~49_sumout ;
wire \alu|Mux3~0_combout ;
wire \mdata[12]~input_o ;
wire \sximm8[12]~input_o ;
wire \Mux3~0_combout ;
wire \regfile|m~28_q ;
wire \regfile|m~44_q ;
wire \regfile|m~60_q ;
wire \regfile|m~12_q ;
wire \regfile|m~240_combout ;
wire \regfile|m~108feeder_combout ;
wire \regfile|m~108_q ;
wire \regfile|m~124feeder_combout ;
wire \regfile|m~124_q ;
wire \regfile|m~92feeder_combout ;
wire \regfile|m~92_q ;
wire \regfile|m~76_q ;
wire \regfile|m~176_combout ;
wire \sximm5[11]~input_o ;
wire \val_B[11]~13_combout ;
wire \alu|Add1~45_sumout ;
wire \alu|Add0~45_sumout ;
wire \alu|Mux4~0_combout ;
wire \Mux4~0_combout ;
wire \regfile|m~91feeder_combout ;
wire \regfile|m~91_q ;
wire \regfile|m~107_q ;
wire \regfile|m~123feeder_combout ;
wire \regfile|m~123_q ;
wire \regfile|m~43_q ;
wire \regfile|m~27_q ;
wire \regfile|m~59_q ;
wire \regfile|m~11_q ;
wire \regfile|m~236_combout ;
wire \regfile|m~75_q ;
wire \regfile|m~172_combout ;
wire \val_B[10]~12_combout ;
wire \alu|Add1~41_sumout ;
wire \alu|Add0~41_sumout ;
wire \alu|Mux5~0_combout ;
wire \Mux5~0_combout ;
wire \regfile|m~90_q ;
wire \regfile|m~106_q ;
wire \regfile|m~42_q ;
wire \regfile|m~58_q ;
wire \regfile|m~26_q ;
wire \regfile|m~10feeder_combout ;
wire \regfile|m~10_q ;
wire \regfile|m~232_combout ;
wire \regfile|m~122feeder_combout ;
wire \regfile|m~122_q ;
wire \regfile|m~74_q ;
wire \regfile|m~168_combout ;
wire \val_B[9]~11_combout ;
wire \alu|Add1~37_sumout ;
wire \alu|Add0~37_sumout ;
wire \alu|Mux6~0_combout ;
wire \Mux6~0_combout ;
wire \regfile|m~121_q ;
wire \regfile|m~25_q ;
wire \regfile|m~41_q ;
wire \regfile|m~57_q ;
wire \regfile|m~9feeder_combout ;
wire \regfile|m~9_q ;
wire \regfile|m~228_combout ;
wire \regfile|m~105feeder_combout ;
wire \regfile|m~105_q ;
wire \regfile|m~89feeder_combout ;
wire \regfile|m~89_q ;
wire \regfile|m~73feeder_combout ;
wire \regfile|m~73_q ;
wire \regfile|m~164_combout ;
wire \shift_in[9]~feeder_combout ;
wire \val_B[8]~10_combout ;
wire \alu|Add1~33_sumout ;
wire \alu|Add0~33_sumout ;
wire \alu|Mux7~0_combout ;
wire \sximm8[8]~input_o ;
wire \Mux7~0_combout ;
wire \regfile|m~40_q ;
wire \regfile|m~24feeder_combout ;
wire \regfile|m~24_q ;
wire \regfile|m~56_q ;
wire \regfile|m~8_q ;
wire \regfile|m~224_combout ;
wire \regfile|m~104feeder_combout ;
wire \regfile|m~104_q ;
wire \regfile|m~88_q ;
wire \regfile|m~120feeder_combout ;
wire \regfile|m~120_q ;
wire \regfile|m~72_q ;
wire \regfile|m~160_combout ;
wire \val_B[7]~9_combout ;
wire \alu|Add1~29_sumout ;
wire \alu|Add0~29_sumout ;
wire \alu|Mux8~0_combout ;
wire \Mux8~0_combout ;
wire \regfile|m~87_q ;
wire \regfile|m~103_q ;
wire \regfile|m~119feeder_combout ;
wire \regfile|m~119_q ;
wire \regfile|m~39_q ;
wire \regfile|m~55_q ;
wire \regfile|m~23_q ;
wire \regfile|m~7feeder_combout ;
wire \regfile|m~7_q ;
wire \regfile|m~220_combout ;
wire \regfile|m~71feeder_combout ;
wire \regfile|m~71_q ;
wire \regfile|m~156_combout ;
wire \sximm5[6]~input_o ;
wire \val_B[6]~8_combout ;
wire \alu|Add1~25_sumout ;
wire \alu|Add0~25_sumout ;
wire \alu|Mux9~0_combout ;
wire \Mux9~0_combout ;
wire \regfile|m~86feeder_combout ;
wire \regfile|m~86_q ;
wire \regfile|m~118_q ;
wire \regfile|m~102feeder_combout ;
wire \regfile|m~102_q ;
wire \regfile|m~38_q ;
wire \regfile|m~54_q ;
wire \regfile|m~22feeder_combout ;
wire \regfile|m~22_q ;
wire \regfile|m~6_q ;
wire \regfile|m~216_combout ;
wire \regfile|m~70feeder_combout ;
wire \regfile|m~70_q ;
wire \regfile|m~152_combout ;
wire \val_B[5]~7_combout ;
wire \alu|Add1~21_sumout ;
wire \alu|Add0~21_sumout ;
wire \alu|Mux10~0_combout ;
wire \Mux10~0_combout ;
wire \regfile|m~53_q ;
wire \regfile|m~37_q ;
wire \regfile|m~21feeder_combout ;
wire \regfile|m~21_q ;
wire \regfile|m~5feeder_combout ;
wire \regfile|m~5_q ;
wire \regfile|m~212_combout ;
wire \regfile|m~101_q ;
wire \regfile|m~117_q ;
wire \regfile|m~85feeder_combout ;
wire \regfile|m~85_q ;
wire \regfile|m~69_q ;
wire \regfile|m~148_combout ;
wire \val_B[4]~6_combout ;
wire \alu|Add1~17_sumout ;
wire \alu|Add0~17_sumout ;
wire \alu|Mux11~0_combout ;
wire \Mux11~0_combout ;
wire \regfile|m~116feeder_combout ;
wire \regfile|m~116_q ;
wire \regfile|m~100feeder_combout ;
wire \regfile|m~100_q ;
wire \regfile|m~84_q ;
wire \regfile|m~52_q ;
wire \regfile|m~36_q ;
wire \regfile|m~20feeder_combout ;
wire \regfile|m~20_q ;
wire \regfile|m~4_q ;
wire \regfile|m~208_combout ;
wire \regfile|m~68_q ;
wire \regfile|m~144_combout ;
wire \val_B[3]~5_combout ;
wire \alu|Add1~13_sumout ;
wire \alu|Add0~13_sumout ;
wire \alu|Mux12~0_combout ;
wire \mdata[3]~input_o ;
wire \pc[3]~input_o ;
wire \sximm8[3]~input_o ;
wire \Mux12~0_combout ;
wire \regfile|m~115feeder_combout ;
wire \regfile|m~115_q ;
wire \regfile|m~99feeder_combout ;
wire \regfile|m~99_q ;
wire \regfile|m~83feeder_combout ;
wire \regfile|m~83_q ;
wire \regfile|m~35_q ;
wire \regfile|m~19feeder_combout ;
wire \regfile|m~19_q ;
wire \regfile|m~51_q ;
wire \regfile|m~3_q ;
wire \regfile|m~204_combout ;
wire \regfile|m~67feeder_combout ;
wire \regfile|m~67_q ;
wire \regfile|m~140_combout ;
wire \val_B[2]~4_combout ;
wire \alu|Add1~9_sumout ;
wire \alu|Add0~9_sumout ;
wire \alu|Mux13~0_combout ;
wire \Mux13~0_combout ;
wire \regfile|m~82feeder_combout ;
wire \regfile|m~82_q ;
wire \regfile|m~98_q ;
wire \regfile|m~114feeder_combout ;
wire \regfile|m~114_q ;
wire \regfile|m~18feeder_combout ;
wire \regfile|m~18_q ;
wire \regfile|m~34feeder_combout ;
wire \regfile|m~34_q ;
wire \regfile|m~50_q ;
wire \regfile|m~2feeder_combout ;
wire \regfile|m~2_q ;
wire \regfile|m~200_combout ;
wire \regfile|m~66feeder_combout ;
wire \regfile|m~66_q ;
wire \regfile|m~136_combout ;
wire \val_B[1]~3_combout ;
wire \alu|Add1~5_sumout ;
wire \alu|Add0~5_sumout ;
wire \alu|Mux14~0_combout ;
wire \Mux14~0_combout ;
wire \regfile|m~81feeder_combout ;
wire \regfile|m~81_q ;
wire \regfile|m~97_q ;
wire \regfile|m~113feeder_combout ;
wire \regfile|m~113_q ;
wire \regfile|m~17_q ;
wire \regfile|m~33_q ;
wire \regfile|m~49_q ;
wire \regfile|m~1_q ;
wire \regfile|m~196_combout ;
wire \regfile|m~65feeder_combout ;
wire \regfile|m~65_q ;
wire \regfile|m~132_combout ;
wire \val_B[0]~0_combout ;
wire \alu|Add1~1_sumout ;
wire \alu|Add0~1_sumout ;
wire \alu|Mux15~0_combout ;
wire \alu|Equal0~0_combout ;
wire \alu|Equal0~3_combout ;
wire \alu|Equal0~2_combout ;
wire \alu|Equal0~1_combout ;
wire \en_status~input_o ;
wire \alu|Mux16~0_combout ;
wire [2:0] status;
wire [15:0] C;
wire [15:0] A;
wire [15:0] shift_in;


// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \datapath_out[0]~output (
	.i(C[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[0]),
	.obar());
// synopsys translate_off
defparam \datapath_out[0]~output .bus_hold = "false";
defparam \datapath_out[0]~output .open_drain_output = "false";
defparam \datapath_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \datapath_out[1]~output (
	.i(C[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[1]),
	.obar());
// synopsys translate_off
defparam \datapath_out[1]~output .bus_hold = "false";
defparam \datapath_out[1]~output .open_drain_output = "false";
defparam \datapath_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \datapath_out[2]~output (
	.i(C[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[2]),
	.obar());
// synopsys translate_off
defparam \datapath_out[2]~output .bus_hold = "false";
defparam \datapath_out[2]~output .open_drain_output = "false";
defparam \datapath_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \datapath_out[3]~output (
	.i(C[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[3]),
	.obar());
// synopsys translate_off
defparam \datapath_out[3]~output .bus_hold = "false";
defparam \datapath_out[3]~output .open_drain_output = "false";
defparam \datapath_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \datapath_out[4]~output (
	.i(C[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[4]),
	.obar());
// synopsys translate_off
defparam \datapath_out[4]~output .bus_hold = "false";
defparam \datapath_out[4]~output .open_drain_output = "false";
defparam \datapath_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \datapath_out[5]~output (
	.i(C[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[5]),
	.obar());
// synopsys translate_off
defparam \datapath_out[5]~output .bus_hold = "false";
defparam \datapath_out[5]~output .open_drain_output = "false";
defparam \datapath_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \datapath_out[6]~output (
	.i(C[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[6]),
	.obar());
// synopsys translate_off
defparam \datapath_out[6]~output .bus_hold = "false";
defparam \datapath_out[6]~output .open_drain_output = "false";
defparam \datapath_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \datapath_out[7]~output (
	.i(C[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[7]),
	.obar());
// synopsys translate_off
defparam \datapath_out[7]~output .bus_hold = "false";
defparam \datapath_out[7]~output .open_drain_output = "false";
defparam \datapath_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \datapath_out[8]~output (
	.i(C[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[8]),
	.obar());
// synopsys translate_off
defparam \datapath_out[8]~output .bus_hold = "false";
defparam \datapath_out[8]~output .open_drain_output = "false";
defparam \datapath_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \datapath_out[9]~output (
	.i(C[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[9]),
	.obar());
// synopsys translate_off
defparam \datapath_out[9]~output .bus_hold = "false";
defparam \datapath_out[9]~output .open_drain_output = "false";
defparam \datapath_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \datapath_out[10]~output (
	.i(C[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[10]),
	.obar());
// synopsys translate_off
defparam \datapath_out[10]~output .bus_hold = "false";
defparam \datapath_out[10]~output .open_drain_output = "false";
defparam \datapath_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \datapath_out[11]~output (
	.i(C[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[11]),
	.obar());
// synopsys translate_off
defparam \datapath_out[11]~output .bus_hold = "false";
defparam \datapath_out[11]~output .open_drain_output = "false";
defparam \datapath_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \datapath_out[12]~output (
	.i(C[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[12]),
	.obar());
// synopsys translate_off
defparam \datapath_out[12]~output .bus_hold = "false";
defparam \datapath_out[12]~output .open_drain_output = "false";
defparam \datapath_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \datapath_out[13]~output (
	.i(C[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[13]),
	.obar());
// synopsys translate_off
defparam \datapath_out[13]~output .bus_hold = "false";
defparam \datapath_out[13]~output .open_drain_output = "false";
defparam \datapath_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \datapath_out[14]~output (
	.i(C[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[14]),
	.obar());
// synopsys translate_off
defparam \datapath_out[14]~output .bus_hold = "false";
defparam \datapath_out[14]~output .open_drain_output = "false";
defparam \datapath_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \datapath_out[15]~output (
	.i(C[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(datapath_out[15]),
	.obar());
// synopsys translate_off
defparam \datapath_out[15]~output .bus_hold = "false";
defparam \datapath_out[15]~output .open_drain_output = "false";
defparam \datapath_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \Z_out~output (
	.i(status[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Z_out),
	.obar());
// synopsys translate_off
defparam \Z_out~output .bus_hold = "false";
defparam \Z_out~output .open_drain_output = "false";
defparam \Z_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \N_out~output (
	.i(status[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(N_out),
	.obar());
// synopsys translate_off
defparam \N_out~output .bus_hold = "false";
defparam \N_out~output .open_drain_output = "false";
defparam \N_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \V_out~output (
	.i(status[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_out),
	.obar());
// synopsys translate_off
defparam \V_out~output .bus_hold = "false";
defparam \V_out~output .open_drain_output = "false";
defparam \V_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \shift_op[1]~input (
	.i(shift_op[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shift_op[1]~input_o ));
// synopsys translate_off
defparam \shift_op[1]~input .bus_hold = "false";
defparam \shift_op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \sximm5[0]~input (
	.i(sximm5[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[0]~input_o ));
// synopsys translate_off
defparam \sximm5[0]~input .bus_hold = "false";
defparam \sximm5[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \r_addr[2]~input (
	.i(r_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_addr[2]~input_o ));
// synopsys translate_off
defparam \r_addr[2]~input .bus_hold = "false";
defparam \r_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \wb_sel[1]~input (
	.i(wb_sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_sel[1]~input_o ));
// synopsys translate_off
defparam \wb_sel[1]~input .bus_hold = "false";
defparam \wb_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \mdata[1]~input (
	.i(mdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[1]~input_o ));
// synopsys translate_off
defparam \mdata[1]~input .bus_hold = "false";
defparam \mdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \pc[1]~input (
	.i(pc[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[1]~input_o ));
// synopsys translate_off
defparam \pc[1]~input .bus_hold = "false";
defparam \pc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \sximm8[1]~input (
	.i(sximm8[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[1]~input_o ));
// synopsys translate_off
defparam \sximm8[1]~input .bus_hold = "false";
defparam \sximm8[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \sel_B~input (
	.i(sel_B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel_B~input_o ));
// synopsys translate_off
defparam \sel_B~input .bus_hold = "false";
defparam \sel_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \val_B[14]~2 (
// Equation(s):
// \val_B[14]~2_combout  = ( !\shift_op[1]~input_o  & ( !\sel_B~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\shift_op[1]~input_o ),
	.dataf(!\sel_B~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[14]~2 .extended_lut = "off";
defparam \val_B[14]~2 .lut_mask = 64'hFFFF000000000000;
defparam \val_B[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \shift_op[0]~input (
	.i(shift_op[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\shift_op[0]~input_o ));
// synopsys translate_off
defparam \shift_op[0]~input .bus_hold = "false";
defparam \shift_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \val_B[14]~1 (
// Equation(s):
// \val_B[14]~1_combout  = ( \shift_op[0]~input_o  & ( !\sel_B~input_o  ) ) # ( !\shift_op[0]~input_o  & ( !\sel_B~input_o  & ( \shift_op[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\shift_op[1]~input_o ),
	.datad(gnd),
	.datae(!\shift_op[0]~input_o ),
	.dataf(!\sel_B~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[14]~1 .extended_lut = "off";
defparam \val_B[14]~1 .lut_mask = 64'h0F0FFFFF00000000;
defparam \val_B[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \sximm5[1]~input (
	.i(sximm5[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[1]~input_o ));
// synopsys translate_off
defparam \sximm5[1]~input .bus_hold = "false";
defparam \sximm5[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N35
cyclonev_io_ibuf \pc[0]~input (
	.i(pc[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[0]~input_o ));
// synopsys translate_off
defparam \pc[0]~input .bus_hold = "false";
defparam \pc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \mdata[0]~input (
	.i(mdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[0]~input_o ));
// synopsys translate_off
defparam \mdata[0]~input .bus_hold = "false";
defparam \mdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \sximm8[0]~input (
	.i(sximm8[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[0]~input_o ));
// synopsys translate_off
defparam \sximm8[0]~input .bus_hold = "false";
defparam \sximm8[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \wb_sel[0]~input (
	.i(wb_sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_sel[0]~input_o ));
// synopsys translate_off
defparam \wb_sel[0]~input .bus_hold = "false";
defparam \wb_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \wb_sel[0]~input_o  & ( C[0] & ( (!\wb_sel[1]~input_o  & (\pc[0]~input_o )) # (\wb_sel[1]~input_o  & ((\mdata[0]~input_o ))) ) ) ) # ( !\wb_sel[0]~input_o  & ( C[0] & ( (!\wb_sel[1]~input_o ) # (\sximm8[0]~input_o ) ) ) ) # ( 
// \wb_sel[0]~input_o  & ( !C[0] & ( (!\wb_sel[1]~input_o  & (\pc[0]~input_o )) # (\wb_sel[1]~input_o  & ((\mdata[0]~input_o ))) ) ) ) # ( !\wb_sel[0]~input_o  & ( !C[0] & ( (\wb_sel[1]~input_o  & \sximm8[0]~input_o ) ) ) )

	.dataa(!\wb_sel[1]~input_o ),
	.datab(!\pc[0]~input_o ),
	.datac(!\mdata[0]~input_o ),
	.datad(!\sximm8[0]~input_o ),
	.datae(!\wb_sel[0]~input_o ),
	.dataf(!C[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h00552727AAFF2727;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \w_addr[2]~input (
	.i(w_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_addr[2]~input_o ));
// synopsys translate_off
defparam \w_addr[2]~input .bus_hold = "false";
defparam \w_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \w_addr[1]~input (
	.i(w_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_addr[1]~input_o ));
// synopsys translate_off
defparam \w_addr[1]~input .bus_hold = "false";
defparam \w_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \w_en~input (
	.i(w_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_en~input_o ));
// synopsys translate_off
defparam \w_en~input .bus_hold = "false";
defparam \w_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \w_addr[0]~input (
	.i(w_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\w_addr[0]~input_o ));
// synopsys translate_off
defparam \w_addr[0]~input .bus_hold = "false";
defparam \w_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \regfile|m~256 (
// Equation(s):
// \regfile|m~256_combout  = ( \w_en~input_o  & ( \w_addr[0]~input_o  & ( (\w_addr[2]~input_o  & !\w_addr[1]~input_o ) ) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(!\w_addr[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\w_en~input_o ),
	.dataf(!\w_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~256 .extended_lut = "off";
defparam \regfile|m~256 .lut_mask = 64'h0000000000004444;
defparam \regfile|m~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N20
dffeas \regfile|m~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~80 .is_wysiwyg = "true";
defparam \regfile|m~80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \regfile|m~96feeder (
// Equation(s):
// \regfile|m~96feeder_combout  = ( \Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~96feeder .extended_lut = "off";
defparam \regfile|m~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \regfile|m~259 (
// Equation(s):
// \regfile|m~259_combout  = ( \w_en~input_o  & ( (\w_addr[2]~input_o  & (\w_addr[1]~input_o  & !\w_addr[0]~input_o )) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(gnd),
	.datac(!\w_addr[1]~input_o ),
	.datad(!\w_addr[0]~input_o ),
	.datae(!\w_en~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~259 .extended_lut = "off";
defparam \regfile|m~259 .lut_mask = 64'h0000050000000500;
defparam \regfile|m~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N28
dffeas \regfile|m~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~96 .is_wysiwyg = "true";
defparam \regfile|m~96 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \r_addr[0]~input (
	.i(r_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_addr[0]~input_o ));
// synopsys translate_off
defparam \r_addr[0]~input .bus_hold = "false";
defparam \r_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \regfile|m~260 (
// Equation(s):
// \regfile|m~260_combout  = ( \w_en~input_o  & ( \w_addr[0]~input_o  & ( (!\w_addr[2]~input_o  & !\w_addr[1]~input_o ) ) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(gnd),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(!\w_en~input_o ),
	.dataf(!\w_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~260 .extended_lut = "off";
defparam \regfile|m~260 .lut_mask = 64'h000000000000A0A0;
defparam \regfile|m~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N16
dffeas \regfile|m~16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~16 .is_wysiwyg = "true";
defparam \regfile|m~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \regfile|m~263 (
// Equation(s):
// \regfile|m~263_combout  = ( \w_en~input_o  & ( !\w_addr[0]~input_o  & ( (!\w_addr[2]~input_o  & \w_addr[1]~input_o ) ) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(gnd),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(!\w_en~input_o ),
	.dataf(!\w_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~263 .extended_lut = "off";
defparam \regfile|m~263 .lut_mask = 64'h00000A0A00000000;
defparam \regfile|m~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \regfile|m~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~32 .is_wysiwyg = "true";
defparam \regfile|m~32 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \r_addr[1]~input (
	.i(r_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\r_addr[1]~input_o ));
// synopsys translate_off
defparam \r_addr[1]~input .bus_hold = "false";
defparam \r_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \regfile|m~261 (
// Equation(s):
// \regfile|m~261_combout  = ( \w_en~input_o  & ( \w_addr[0]~input_o  & ( (!\w_addr[2]~input_o  & \w_addr[1]~input_o ) ) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(gnd),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(!\w_en~input_o ),
	.dataf(!\w_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~261 .extended_lut = "off";
defparam \regfile|m~261 .lut_mask = 64'h0000000000000A0A;
defparam \regfile|m~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N26
dffeas \regfile|m~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~48 .is_wysiwyg = "true";
defparam \regfile|m~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \regfile|m~262 (
// Equation(s):
// \regfile|m~262_combout  = ( \w_en~input_o  & ( !\w_addr[0]~input_o  & ( (!\w_addr[2]~input_o  & !\w_addr[1]~input_o ) ) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(!\w_addr[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\w_en~input_o ),
	.dataf(!\w_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~262 .extended_lut = "off";
defparam \regfile|m~262 .lut_mask = 64'h0000888800000000;
defparam \regfile|m~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N2
dffeas \regfile|m~0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~0 .is_wysiwyg = "true";
defparam \regfile|m~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \regfile|m~192 (
// Equation(s):
// \regfile|m~192_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\regfile|m~0_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\regfile|m~16_q ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (((\regfile|m~32_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\regfile|m~48_q ) # (\r_addr[2]~input_o ))))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\regfile|m~16_q ),
	.datac(!\regfile|m~32_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~48_q ),
	.datag(!\regfile|m~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~192 .extended_lut = "on";
defparam \regfile|m~192 .lut_mask = 64'h1B550A551B555F55;
defparam \regfile|m~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \regfile|m~112feeder (
// Equation(s):
// \regfile|m~112feeder_combout  = ( \Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~112feeder .extended_lut = "off";
defparam \regfile|m~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \regfile|m~257 (
// Equation(s):
// \regfile|m~257_combout  = ( \w_addr[0]~input_o  & ( (\w_addr[2]~input_o  & (\w_en~input_o  & \w_addr[1]~input_o )) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(!\w_en~input_o ),
	.datac(gnd),
	.datad(!\w_addr[1]~input_o ),
	.datae(gnd),
	.dataf(!\w_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~257 .extended_lut = "off";
defparam \regfile|m~257 .lut_mask = 64'h0000000000110011;
defparam \regfile|m~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \regfile|m~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~112 .is_wysiwyg = "true";
defparam \regfile|m~112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \regfile|m~258 (
// Equation(s):
// \regfile|m~258_combout  = ( !\w_addr[0]~input_o  & ( (\w_addr[2]~input_o  & (\w_en~input_o  & !\w_addr[1]~input_o )) ) )

	.dataa(!\w_addr[2]~input_o ),
	.datab(!\w_en~input_o ),
	.datac(!\w_addr[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\w_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~258 .extended_lut = "off";
defparam \regfile|m~258 .lut_mask = 64'h1010101000000000;
defparam \regfile|m~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \regfile|m~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~64 .is_wysiwyg = "true";
defparam \regfile|m~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \regfile|m~128 (
// Equation(s):
// \regfile|m~128_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~192_combout ))))) # (\r_addr[2]~input_o  & ((!\regfile|m~192_combout  & (((\regfile|m~64_q )))) # (\regfile|m~192_combout  & (\regfile|m~80_q )))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\regfile|m~192_combout )))) # (\r_addr[2]~input_o  & ((!\regfile|m~192_combout  & (\regfile|m~96_q )) # (\regfile|m~192_combout  & ((\regfile|m~112_q )))))) ) )

	.dataa(!\regfile|m~80_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\regfile|m~96_q ),
	.datad(!\regfile|m~192_combout ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~112_q ),
	.datag(!\regfile|m~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~128 .extended_lut = "on";
defparam \regfile|m~128 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regfile|m~128 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \en_B~input (
	.i(en_B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_B~input_o ));
// synopsys translate_off
defparam \en_B~input .bus_hold = "false";
defparam \en_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \shift_in[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[0] .is_wysiwyg = "true";
defparam \shift_in[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \mdata[2]~input (
	.i(mdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[2]~input_o ));
// synopsys translate_off
defparam \mdata[2]~input .bus_hold = "false";
defparam \mdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \sximm8[2]~input (
	.i(sximm8[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[2]~input_o ));
// synopsys translate_off
defparam \sximm8[2]~input .bus_hold = "false";
defparam \sximm8[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \pc[2]~input (
	.i(pc[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[2]~input_o ));
// synopsys translate_off
defparam \pc[2]~input .bus_hold = "false";
defparam \pc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \en_A~input (
	.i(en_A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_A~input_o ));
// synopsys translate_off
defparam \en_A~input .bus_hold = "false";
defparam \en_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \A[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A[2] .is_wysiwyg = "true";
defparam \A[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \ALU_op[0]~input (
	.i(ALU_op[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_op[0]~input_o ));
// synopsys translate_off
defparam \ALU_op[0]~input .bus_hold = "false";
defparam \ALU_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \sel_A~input (
	.i(sel_A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sel_A~input_o ));
// synopsys translate_off
defparam \sel_A~input .bus_hold = "false";
defparam \sel_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \sximm5[2]~input (
	.i(sximm5[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[2]~input_o ));
// synopsys translate_off
defparam \sximm5[2]~input .bus_hold = "false";
defparam \sximm5[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \A[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A[3] .is_wysiwyg = "true";
defparam \A[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \sximm5[3]~input (
	.i(sximm5[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[3]~input_o ));
// synopsys translate_off
defparam \sximm5[3]~input .bus_hold = "false";
defparam \sximm5[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \pc[4]~input (
	.i(pc[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[4]~input_o ));
// synopsys translate_off
defparam \pc[4]~input .bus_hold = "false";
defparam \pc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \mdata[4]~input (
	.i(mdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[4]~input_o ));
// synopsys translate_off
defparam \mdata[4]~input .bus_hold = "false";
defparam \mdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \sximm8[4]~input (
	.i(sximm8[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[4]~input_o ));
// synopsys translate_off
defparam \sximm8[4]~input .bus_hold = "false";
defparam \sximm8[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y7_N8
dffeas \A[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \A[4] .is_wysiwyg = "true";
defparam \A[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \sximm5[4]~input (
	.i(sximm5[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[4]~input_o ));
// synopsys translate_off
defparam \sximm5[4]~input .bus_hold = "false";
defparam \sximm5[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \mdata[5]~input (
	.i(mdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[5]~input_o ));
// synopsys translate_off
defparam \mdata[5]~input .bus_hold = "false";
defparam \mdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \sximm8[5]~input (
	.i(sximm8[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[5]~input_o ));
// synopsys translate_off
defparam \sximm8[5]~input .bus_hold = "false";
defparam \sximm8[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \pc[5]~input (
	.i(pc[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[5]~input_o ));
// synopsys translate_off
defparam \pc[5]~input .bus_hold = "false";
defparam \pc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \sximm5[5]~input (
	.i(sximm5[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[5]~input_o ));
// synopsys translate_off
defparam \sximm5[5]~input .bus_hold = "false";
defparam \sximm5[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \sximm8[6]~input (
	.i(sximm8[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[6]~input_o ));
// synopsys translate_off
defparam \sximm8[6]~input .bus_hold = "false";
defparam \sximm8[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \mdata[6]~input (
	.i(mdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[6]~input_o ));
// synopsys translate_off
defparam \mdata[6]~input .bus_hold = "false";
defparam \mdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \pc[6]~input (
	.i(pc[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[6]~input_o ));
// synopsys translate_off
defparam \pc[6]~input .bus_hold = "false";
defparam \pc[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y7_N20
dffeas \A[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \A[6] .is_wysiwyg = "true";
defparam \A[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \mdata[7]~input (
	.i(mdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[7]~input_o ));
// synopsys translate_off
defparam \mdata[7]~input .bus_hold = "false";
defparam \mdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \sximm8[7]~input (
	.i(sximm8[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[7]~input_o ));
// synopsys translate_off
defparam \sximm8[7]~input .bus_hold = "false";
defparam \sximm8[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \pc[7]~input (
	.i(pc[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[7]~input_o ));
// synopsys translate_off
defparam \pc[7]~input .bus_hold = "false";
defparam \pc[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y7_N35
dffeas \A[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \A[7] .is_wysiwyg = "true";
defparam \A[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \sximm5[7]~input (
	.i(sximm5[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[7]~input_o ));
// synopsys translate_off
defparam \sximm5[7]~input .bus_hold = "false";
defparam \sximm5[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \mdata[8]~input (
	.i(mdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[8]~input_o ));
// synopsys translate_off
defparam \mdata[8]~input .bus_hold = "false";
defparam \mdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y7_N56
dffeas \A[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \A[8] .is_wysiwyg = "true";
defparam \A[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \sximm5[8]~input (
	.i(sximm5[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[8]~input_o ));
// synopsys translate_off
defparam \sximm5[8]~input .bus_hold = "false";
defparam \sximm5[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \sximm8[9]~input (
	.i(sximm8[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[9]~input_o ));
// synopsys translate_off
defparam \sximm8[9]~input .bus_hold = "false";
defparam \sximm8[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \mdata[9]~input (
	.i(mdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[9]~input_o ));
// synopsys translate_off
defparam \mdata[9]~input .bus_hold = "false";
defparam \mdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y7_N53
dffeas \A[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \A[9] .is_wysiwyg = "true";
defparam \A[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \sximm5[9]~input (
	.i(sximm5[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[9]~input_o ));
// synopsys translate_off
defparam \sximm5[9]~input .bus_hold = "false";
defparam \sximm5[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \sximm8[10]~input (
	.i(sximm8[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[10]~input_o ));
// synopsys translate_off
defparam \sximm8[10]~input .bus_hold = "false";
defparam \sximm8[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \mdata[10]~input (
	.i(mdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[10]~input_o ));
// synopsys translate_off
defparam \mdata[10]~input .bus_hold = "false";
defparam \mdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \sximm5[10]~input (
	.i(sximm5[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[10]~input_o ));
// synopsys translate_off
defparam \sximm5[10]~input .bus_hold = "false";
defparam \sximm5[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \sximm8[11]~input (
	.i(sximm8[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[11]~input_o ));
// synopsys translate_off
defparam \sximm8[11]~input .bus_hold = "false";
defparam \sximm8[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \mdata[11]~input (
	.i(mdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[11]~input_o ));
// synopsys translate_off
defparam \mdata[11]~input .bus_hold = "false";
defparam \mdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y7_N2
dffeas \A[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \A[11] .is_wysiwyg = "true";
defparam \A[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \sximm5[12]~input (
	.i(sximm5[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[12]~input_o ));
// synopsys translate_off
defparam \sximm5[12]~input .bus_hold = "false";
defparam \sximm5[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \mdata[13]~input (
	.i(mdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[13]~input_o ));
// synopsys translate_off
defparam \mdata[13]~input .bus_hold = "false";
defparam \mdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \sximm8[13]~input (
	.i(sximm8[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[13]~input_o ));
// synopsys translate_off
defparam \sximm8[13]~input .bus_hold = "false";
defparam \sximm8[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \sximm5[13]~input (
	.i(sximm5[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[13]~input_o ));
// synopsys translate_off
defparam \sximm5[13]~input .bus_hold = "false";
defparam \sximm5[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \sximm5[14]~input (
	.i(sximm5[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[14]~input_o ));
// synopsys translate_off
defparam \sximm5[14]~input .bus_hold = "false";
defparam \sximm5[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N50
dffeas \A[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \A[15] .is_wysiwyg = "true";
defparam \A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \val_A[15]~0 (
// Equation(s):
// \val_A[15]~0_combout  = ( A[15] & ( !\sel_A~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sel_A~input_o ),
	.datae(gnd),
	.dataf(!A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_A[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_A[15]~0 .extended_lut = "off";
defparam \val_A[15]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \val_A[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \sximm5[15]~input (
	.i(sximm5[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[15]~input_o ));
// synopsys translate_off
defparam \sximm5[15]~input .bus_hold = "false";
defparam \sximm5[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \shifter|Mux0~0 (
// Equation(s):
// \shifter|Mux0~0_combout  = ( shift_in[15] & ( shift_in[14] & ( (!\shift_op[1]~input_o ) # (\shift_op[0]~input_o ) ) ) ) # ( !shift_in[15] & ( shift_in[14] & ( (\shift_op[0]~input_o  & !\shift_op[1]~input_o ) ) ) ) # ( shift_in[15] & ( !shift_in[14] & ( 
// !\shift_op[0]~input_o  $ (\shift_op[1]~input_o ) ) ) )

	.dataa(!\shift_op[0]~input_o ),
	.datab(gnd),
	.datac(!\shift_op[1]~input_o ),
	.datad(gnd),
	.datae(!shift_in[15]),
	.dataf(!shift_in[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|Mux0~0 .extended_lut = "off";
defparam \shifter|Mux0~0 .lut_mask = 64'h0000A5A55050F5F5;
defparam \shifter|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \val_B[15]~17 (
// Equation(s):
// \val_B[15]~17_combout  = ( \shifter|Mux0~0_combout  & ( (!\sel_B~input_o ) # (\sximm5[15]~input_o ) ) ) # ( !\shifter|Mux0~0_combout  & ( (\sximm5[15]~input_o  & \sel_B~input_o ) ) )

	.dataa(gnd),
	.datab(!\sximm5[15]~input_o ),
	.datac(!\sel_B~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\shifter|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[15]~17 .extended_lut = "off";
defparam \val_B[15]~17 .lut_mask = 64'h03030303F3F3F3F3;
defparam \val_B[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \ALU_op[1]~input (
	.i(ALU_op[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ALU_op[1]~input_o ));
// synopsys translate_off
defparam \ALU_op[1]~input .bus_hold = "false";
defparam \ALU_op[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y6_N29
dffeas \A[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \A[14] .is_wysiwyg = "true";
defparam \A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N56
dffeas \A[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~180_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \A[13] .is_wysiwyg = "true";
defparam \A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N44
dffeas \A[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \A[12] .is_wysiwyg = "true";
defparam \A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N47
dffeas \A[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \A[10] .is_wysiwyg = "true";
defparam \A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \A[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \A[5] .is_wysiwyg = "true";
defparam \A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N14
dffeas \A[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A[1] .is_wysiwyg = "true";
defparam \A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \shifter|Mux15~0 (
// Equation(s):
// \shifter|Mux15~0_combout  = ( \shift_op[1]~input_o  & ( shift_in[1] ) ) # ( !\shift_op[1]~input_o  & ( shift_in[1] & ( (!\shift_op[0]~input_o  & shift_in[0]) ) ) ) # ( !\shift_op[1]~input_o  & ( !shift_in[1] & ( (!\shift_op[0]~input_o  & shift_in[0]) ) ) 
// )

	.dataa(!\shift_op[0]~input_o ),
	.datab(gnd),
	.datac(!shift_in[0]),
	.datad(gnd),
	.datae(!\shift_op[1]~input_o ),
	.dataf(!shift_in[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shifter|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shifter|Mux15~0 .extended_lut = "off";
defparam \shifter|Mux15~0 .lut_mask = 64'h0A0A00000A0AFFFF;
defparam \shifter|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \A[0]~feeder (
// Equation(s):
// \A[0]~feeder_combout  = ( \regfile|m~128_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile|m~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[0]~feeder .extended_lut = "off";
defparam \A[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N38
dffeas \A[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\A[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_A~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A[0] .is_wysiwyg = "true";
defparam \A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \alu|Add1~66 (
// Equation(s):
// \alu|Add1~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~66 .extended_lut = "off";
defparam \alu|Add1~66 .lut_mask = 64'h000000000000FFFF;
defparam \alu|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \alu|Add1~1 (
// Equation(s):
// \alu|Add1~1_sumout  = SUM(( (!\sel_B~input_o  & ((!\shifter|Mux15~0_combout ))) # (\sel_B~input_o  & (!\sximm5[0]~input_o )) ) + ( (!\sel_A~input_o  & A[0]) ) + ( \alu|Add1~66_cout  ))
// \alu|Add1~2  = CARRY(( (!\sel_B~input_o  & ((!\shifter|Mux15~0_combout ))) # (\sel_B~input_o  & (!\sximm5[0]~input_o )) ) + ( (!\sel_A~input_o  & A[0]) ) + ( \alu|Add1~66_cout  ))

	.dataa(!\sel_B~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\sximm5[0]~input_o ),
	.datad(!\shifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(\alu|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~1_sumout ),
	.cout(\alu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~1 .extended_lut = "off";
defparam \alu|Add1~1 .lut_mask = 64'h0000FF330000FA50;
defparam \alu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \alu|Add1~5 (
// Equation(s):
// \alu|Add1~5_sumout  = SUM(( !\val_B[1]~3_combout  ) + ( (!\sel_A~input_o  & A[1]) ) + ( \alu|Add1~2  ))
// \alu|Add1~6  = CARRY(( !\val_B[1]~3_combout  ) + ( (!\sel_A~input_o  & A[1]) ) + ( \alu|Add1~2  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[1]),
	.datad(!\val_B[1]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~5_sumout ),
	.cout(\alu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~5 .extended_lut = "off";
defparam \alu|Add1~5 .lut_mask = 64'h0000F3F30000FF00;
defparam \alu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N9
cyclonev_lcell_comb \alu|Add1~9 (
// Equation(s):
// \alu|Add1~9_sumout  = SUM(( !\val_B[2]~4_combout  ) + ( (!\sel_A~input_o  & A[2]) ) + ( \alu|Add1~6  ))
// \alu|Add1~10  = CARRY(( !\val_B[2]~4_combout  ) + ( (!\sel_A~input_o  & A[2]) ) + ( \alu|Add1~6  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[2]),
	.datad(!\val_B[2]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~9_sumout ),
	.cout(\alu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~9 .extended_lut = "off";
defparam \alu|Add1~9 .lut_mask = 64'h0000F3F30000FF00;
defparam \alu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \alu|Add1~13 (
// Equation(s):
// \alu|Add1~13_sumout  = SUM(( !\val_B[3]~5_combout  ) + ( (!\sel_A~input_o  & A[3]) ) + ( \alu|Add1~10  ))
// \alu|Add1~14  = CARRY(( !\val_B[3]~5_combout  ) + ( (!\sel_A~input_o  & A[3]) ) + ( \alu|Add1~10  ))

	.dataa(!\sel_A~input_o ),
	.datab(!A[3]),
	.datac(!\val_B[3]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~13_sumout ),
	.cout(\alu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~13 .extended_lut = "off";
defparam \alu|Add1~13 .lut_mask = 64'h0000DDDD0000F0F0;
defparam \alu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \alu|Add1~17 (
// Equation(s):
// \alu|Add1~17_sumout  = SUM(( (!\sel_A~input_o  & A[4]) ) + ( !\val_B[4]~6_combout  ) + ( \alu|Add1~14  ))
// \alu|Add1~18  = CARRY(( (!\sel_A~input_o  & A[4]) ) + ( !\val_B[4]~6_combout  ) + ( \alu|Add1~14  ))

	.dataa(!\sel_A~input_o ),
	.datab(gnd),
	.datac(!\val_B[4]~6_combout ),
	.datad(!A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~17_sumout ),
	.cout(\alu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~17 .extended_lut = "off";
defparam \alu|Add1~17 .lut_mask = 64'h00000F0F000000AA;
defparam \alu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \alu|Add1~21 (
// Equation(s):
// \alu|Add1~21_sumout  = SUM(( !\val_B[5]~7_combout  ) + ( (!\sel_A~input_o  & A[5]) ) + ( \alu|Add1~18  ))
// \alu|Add1~22  = CARRY(( !\val_B[5]~7_combout  ) + ( (!\sel_A~input_o  & A[5]) ) + ( \alu|Add1~18  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[5]),
	.datad(!\val_B[5]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~21_sumout ),
	.cout(\alu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~21 .extended_lut = "off";
defparam \alu|Add1~21 .lut_mask = 64'h0000F3F30000FF00;
defparam \alu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \alu|Add1~25 (
// Equation(s):
// \alu|Add1~25_sumout  = SUM(( (!\sel_A~input_o  & A[6]) ) + ( !\val_B[6]~8_combout  ) + ( \alu|Add1~22  ))
// \alu|Add1~26  = CARRY(( (!\sel_A~input_o  & A[6]) ) + ( !\val_B[6]~8_combout  ) + ( \alu|Add1~22  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[6]~8_combout ),
	.datad(!A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~25_sumout ),
	.cout(\alu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~25 .extended_lut = "off";
defparam \alu|Add1~25 .lut_mask = 64'h00000F0F000000CC;
defparam \alu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \alu|Add1~29 (
// Equation(s):
// \alu|Add1~29_sumout  = SUM(( !\val_B[7]~9_combout  ) + ( (!\sel_A~input_o  & A[7]) ) + ( \alu|Add1~26  ))
// \alu|Add1~30  = CARRY(( !\val_B[7]~9_combout  ) + ( (!\sel_A~input_o  & A[7]) ) + ( \alu|Add1~26  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[7]),
	.datad(!\val_B[7]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~29_sumout ),
	.cout(\alu|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~29 .extended_lut = "off";
defparam \alu|Add1~29 .lut_mask = 64'h0000F3F30000FF00;
defparam \alu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \alu|Add1~33 (
// Equation(s):
// \alu|Add1~33_sumout  = SUM(( !\val_B[8]~10_combout  ) + ( (!\sel_A~input_o  & A[8]) ) + ( \alu|Add1~30  ))
// \alu|Add1~34  = CARRY(( !\val_B[8]~10_combout  ) + ( (!\sel_A~input_o  & A[8]) ) + ( \alu|Add1~30  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[8]),
	.datad(!\val_B[8]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~33_sumout ),
	.cout(\alu|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~33 .extended_lut = "off";
defparam \alu|Add1~33 .lut_mask = 64'h0000F3F30000FF00;
defparam \alu|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \alu|Add1~37 (
// Equation(s):
// \alu|Add1~37_sumout  = SUM(( !\val_B[9]~11_combout  ) + ( (!\sel_A~input_o  & A[9]) ) + ( \alu|Add1~34  ))
// \alu|Add1~38  = CARRY(( !\val_B[9]~11_combout  ) + ( (!\sel_A~input_o  & A[9]) ) + ( \alu|Add1~34  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[9]),
	.datad(!\val_B[9]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~37_sumout ),
	.cout(\alu|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~37 .extended_lut = "off";
defparam \alu|Add1~37 .lut_mask = 64'h0000F3F30000FF00;
defparam \alu|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N33
cyclonev_lcell_comb \alu|Add1~41 (
// Equation(s):
// \alu|Add1~41_sumout  = SUM(( !\val_B[10]~12_combout  ) + ( (A[10] & !\sel_A~input_o ) ) + ( \alu|Add1~38  ))
// \alu|Add1~42  = CARRY(( !\val_B[10]~12_combout  ) + ( (A[10] & !\sel_A~input_o ) ) + ( \alu|Add1~38  ))

	.dataa(!A[10]),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(!\val_B[10]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~41_sumout ),
	.cout(\alu|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~41 .extended_lut = "off";
defparam \alu|Add1~41 .lut_mask = 64'h0000BBBB0000FF00;
defparam \alu|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \alu|Add1~45 (
// Equation(s):
// \alu|Add1~45_sumout  = SUM(( (!\sel_A~input_o  & A[11]) ) + ( !\val_B[11]~13_combout  ) + ( \alu|Add1~42  ))
// \alu|Add1~46  = CARRY(( (!\sel_A~input_o  & A[11]) ) + ( !\val_B[11]~13_combout  ) + ( \alu|Add1~42  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[11]~13_combout ),
	.datad(!A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~45_sumout ),
	.cout(\alu|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~45 .extended_lut = "off";
defparam \alu|Add1~45 .lut_mask = 64'h00000F0F000000CC;
defparam \alu|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \alu|Add1~49 (
// Equation(s):
// \alu|Add1~49_sumout  = SUM(( !\val_B[12]~14_combout  ) + ( (!\sel_A~input_o  & A[12]) ) + ( \alu|Add1~46  ))
// \alu|Add1~50  = CARRY(( !\val_B[12]~14_combout  ) + ( (!\sel_A~input_o  & A[12]) ) + ( \alu|Add1~46  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[12]),
	.datad(!\val_B[12]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~49_sumout ),
	.cout(\alu|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~49 .extended_lut = "off";
defparam \alu|Add1~49 .lut_mask = 64'h0000F3F30000FF00;
defparam \alu|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \alu|Add1~53 (
// Equation(s):
// \alu|Add1~53_sumout  = SUM(( (!\sel_A~input_o  & A[13]) ) + ( !\val_B[13]~15_combout  ) + ( \alu|Add1~50  ))
// \alu|Add1~54  = CARRY(( (!\sel_A~input_o  & A[13]) ) + ( !\val_B[13]~15_combout  ) + ( \alu|Add1~50  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[13]~15_combout ),
	.datad(!A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~53_sumout ),
	.cout(\alu|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~53 .extended_lut = "off";
defparam \alu|Add1~53 .lut_mask = 64'h00000F0F000000CC;
defparam \alu|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \alu|Add1~57 (
// Equation(s):
// \alu|Add1~57_sumout  = SUM(( (!\sel_A~input_o  & A[14]) ) + ( !\val_B[14]~16_combout  ) + ( \alu|Add1~54  ))
// \alu|Add1~58  = CARRY(( (!\sel_A~input_o  & A[14]) ) + ( !\val_B[14]~16_combout  ) + ( \alu|Add1~54  ))

	.dataa(!\val_B[14]~16_combout ),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(!A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~57_sumout ),
	.cout(\alu|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~57 .extended_lut = "off";
defparam \alu|Add1~57 .lut_mask = 64'h00005555000000CC;
defparam \alu|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \alu|Add1~61 (
// Equation(s):
// \alu|Add1~61_sumout  = SUM(( (!\sel_A~input_o  & A[15]) ) + ( (!\sel_B~input_o  & ((!\shifter|Mux0~0_combout ))) # (\sel_B~input_o  & (!\sximm5[15]~input_o )) ) + ( \alu|Add1~58  ))

	.dataa(!\sel_A~input_o ),
	.datab(!\sximm5[15]~input_o ),
	.datac(!\sel_B~input_o ),
	.datad(!A[15]),
	.datae(gnd),
	.dataf(!\shifter|Mux0~0_combout ),
	.datag(gnd),
	.cin(\alu|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~61 .extended_lut = "off";
defparam \alu|Add1~61 .lut_mask = 64'h000003F3000000AA;
defparam \alu|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( (!\sel_B~input_o  & ((\shifter|Mux15~0_combout ))) # (\sel_B~input_o  & (\sximm5[0]~input_o )) ) + ( (!\sel_A~input_o  & A[0]) ) + ( !VCC ))
// \alu|Add0~2  = CARRY(( (!\sel_B~input_o  & ((\shifter|Mux15~0_combout ))) # (\sel_B~input_o  & (\sximm5[0]~input_o )) ) + ( (!\sel_A~input_o  & A[0]) ) + ( !VCC ))

	.dataa(!\sel_B~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\sximm5[0]~input_o ),
	.datad(!\shifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000FF33000005AF;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N3
cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( \val_B[1]~3_combout  ) + ( (!\sel_A~input_o  & A[1]) ) + ( \alu|Add0~2  ))
// \alu|Add0~6  = CARRY(( \val_B[1]~3_combout  ) + ( (!\sel_A~input_o  & A[1]) ) + ( \alu|Add0~2  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[1]),
	.datad(!\val_B[1]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( \val_B[2]~4_combout  ) + ( (!\sel_A~input_o  & A[2]) ) + ( \alu|Add0~6  ))
// \alu|Add0~10  = CARRY(( \val_B[2]~4_combout  ) + ( (!\sel_A~input_o  & A[2]) ) + ( \alu|Add0~6  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[2]),
	.datad(!\val_B[2]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N9
cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( \val_B[3]~5_combout  ) + ( (!\sel_A~input_o  & A[3]) ) + ( \alu|Add0~10  ))
// \alu|Add0~14  = CARRY(( \val_B[3]~5_combout  ) + ( (!\sel_A~input_o  & A[3]) ) + ( \alu|Add0~10  ))

	.dataa(!\val_B[3]~5_combout ),
	.datab(!\sel_A~input_o ),
	.datac(!A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000F3F300005555;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( \val_B[4]~6_combout  ) + ( (!\sel_A~input_o  & A[4]) ) + ( \alu|Add0~14  ))
// \alu|Add0~18  = CARRY(( \val_B[4]~6_combout  ) + ( (!\sel_A~input_o  & A[4]) ) + ( \alu|Add0~14  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[4]),
	.datad(!\val_B[4]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( (!\sel_A~input_o  & A[5]) ) + ( \val_B[5]~7_combout  ) + ( \alu|Add0~18  ))
// \alu|Add0~22  = CARRY(( (!\sel_A~input_o  & A[5]) ) + ( \val_B[5]~7_combout  ) + ( \alu|Add0~18  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[5]~7_combout ),
	.datad(!A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000F0F0000000CC;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( \val_B[6]~8_combout  ) + ( (!\sel_A~input_o  & A[6]) ) + ( \alu|Add0~22  ))
// \alu|Add0~26  = CARRY(( \val_B[6]~8_combout  ) + ( (!\sel_A~input_o  & A[6]) ) + ( \alu|Add0~22  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[6]),
	.datad(!\val_B[6]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N21
cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( \val_B[7]~9_combout  ) + ( (A[7] & !\sel_A~input_o ) ) + ( \alu|Add0~26  ))
// \alu|Add0~30  = CARRY(( \val_B[7]~9_combout  ) + ( (A[7] & !\sel_A~input_o ) ) + ( \alu|Add0~26  ))

	.dataa(!A[7]),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(!\val_B[7]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000BBBB000000FF;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( (!\sel_A~input_o  & A[8]) ) + ( \val_B[8]~10_combout  ) + ( \alu|Add0~30  ))
// \alu|Add0~34  = CARRY(( (!\sel_A~input_o  & A[8]) ) + ( \val_B[8]~10_combout  ) + ( \alu|Add0~30  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[8]~10_combout ),
	.datad(!A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000F0F0000000CC;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N27
cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( \val_B[9]~11_combout  ) + ( (A[9] & !\sel_A~input_o ) ) + ( \alu|Add0~34  ))
// \alu|Add0~38  = CARRY(( \val_B[9]~11_combout  ) + ( (A[9] & !\sel_A~input_o ) ) + ( \alu|Add0~34  ))

	.dataa(!A[9]),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(!\val_B[9]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h0000BBBB000000FF;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( (!\sel_A~input_o  & A[10]) ) + ( \val_B[10]~12_combout  ) + ( \alu|Add0~38  ))
// \alu|Add0~42  = CARRY(( (!\sel_A~input_o  & A[10]) ) + ( \val_B[10]~12_combout  ) + ( \alu|Add0~38  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[10]~12_combout ),
	.datad(!A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h0000F0F0000000CC;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N33
cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( \val_B[11]~13_combout  ) + ( (A[11] & !\sel_A~input_o ) ) + ( \alu|Add0~42  ))
// \alu|Add0~46  = CARRY(( \val_B[11]~13_combout  ) + ( (A[11] & !\sel_A~input_o ) ) + ( \alu|Add0~42  ))

	.dataa(!A[11]),
	.datab(!\sel_A~input_o ),
	.datac(gnd),
	.datad(!\val_B[11]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h0000BBBB000000FF;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( \val_B[12]~14_combout  ) + ( (!\sel_A~input_o  & A[12]) ) + ( \alu|Add0~46  ))
// \alu|Add0~50  = CARRY(( \val_B[12]~14_combout  ) + ( (!\sel_A~input_o  & A[12]) ) + ( \alu|Add0~46  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!A[12]),
	.datad(!\val_B[12]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N39
cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( (!\sel_A~input_o  & A[13]) ) + ( \val_B[13]~15_combout  ) + ( \alu|Add0~50  ))
// \alu|Add0~54  = CARRY(( (!\sel_A~input_o  & A[13]) ) + ( \val_B[13]~15_combout  ) + ( \alu|Add0~50  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[13]~15_combout ),
	.datad(!A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000F0F0000000CC;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( (!\sel_A~input_o  & A[14]) ) + ( \val_B[14]~16_combout  ) + ( \alu|Add0~54  ))
// \alu|Add0~58  = CARRY(( (!\sel_A~input_o  & A[14]) ) + ( \val_B[14]~16_combout  ) + ( \alu|Add0~54  ))

	.dataa(gnd),
	.datab(!\sel_A~input_o ),
	.datac(!\val_B[14]~16_combout ),
	.datad(!A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h0000F0F0000000CC;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N45
cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( (!\sel_A~input_o  & A[15]) ) + ( (!\sel_B~input_o  & ((\shifter|Mux0~0_combout ))) # (\sel_B~input_o  & (\sximm5[15]~input_o )) ) + ( \alu|Add0~58  ))

	.dataa(!\sximm5[15]~input_o ),
	.datab(!\sel_A~input_o ),
	.datac(!\sel_B~input_o ),
	.datad(!A[15]),
	.datae(gnd),
	.dataf(!\shifter|Mux0~0_combout ),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000FA0A000000CC;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = ( \alu|Add1~61_sumout  & ( \alu|Add0~61_sumout  & ( (!\ALU_op[1]~input_o ) # ((!\ALU_op[0]~input_o  & (\val_A[15]~0_combout  & \val_B[15]~17_combout )) # (\ALU_op[0]~input_o  & ((!\val_B[15]~17_combout )))) ) ) ) # ( 
// !\alu|Add1~61_sumout  & ( \alu|Add0~61_sumout  & ( (!\ALU_op[0]~input_o  & ((!\ALU_op[1]~input_o ) # ((\val_A[15]~0_combout  & \val_B[15]~17_combout )))) # (\ALU_op[0]~input_o  & (((!\val_B[15]~17_combout  & \ALU_op[1]~input_o )))) ) ) ) # ( 
// \alu|Add1~61_sumout  & ( !\alu|Add0~61_sumout  & ( (!\ALU_op[0]~input_o  & (\val_A[15]~0_combout  & (\val_B[15]~17_combout  & \ALU_op[1]~input_o ))) # (\ALU_op[0]~input_o  & (((!\val_B[15]~17_combout ) # (!\ALU_op[1]~input_o )))) ) ) ) # ( 
// !\alu|Add1~61_sumout  & ( !\alu|Add0~61_sumout  & ( (\ALU_op[1]~input_o  & ((!\ALU_op[0]~input_o  & (\val_A[15]~0_combout  & \val_B[15]~17_combout )) # (\ALU_op[0]~input_o  & ((!\val_B[15]~17_combout ))))) ) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\val_A[15]~0_combout ),
	.datac(!\val_B[15]~17_combout ),
	.datad(!\ALU_op[1]~input_o ),
	.datae(!\alu|Add1~61_sumout ),
	.dataf(!\alu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~0 .extended_lut = "off";
defparam \alu|Mux0~0 .lut_mask = 64'h00525552AA52FF52;
defparam \alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \C[15]~feeder (
// Equation(s):
// \C[15]~feeder_combout  = ( \alu|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\C[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \C[15]~feeder .extended_lut = "off";
defparam \C[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \C[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \en_C~input (
	.i(en_C),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_C~input_o ));
// synopsys translate_off
defparam \en_C~input .bus_hold = "false";
defparam \en_C~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y5_N53
dffeas \C[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\C[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[15]),
	.prn(vcc));
// synopsys translate_off
defparam \C[15] .is_wysiwyg = "true";
defparam \C[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \mdata[15]~input (
	.i(mdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[15]~input_o ));
// synopsys translate_off
defparam \mdata[15]~input .bus_hold = "false";
defparam \mdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \sximm8[15]~input (
	.i(sximm8[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[15]~input_o ));
// synopsys translate_off
defparam \sximm8[15]~input .bus_hold = "false";
defparam \sximm8[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \sximm8[15]~input_o  & ( (!\wb_sel[1]~input_o  & (!\wb_sel[0]~input_o  & (C[15]))) # (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o ) # ((\mdata[15]~input_o )))) ) ) # ( !\sximm8[15]~input_o  & ( (!\wb_sel[1]~input_o  & 
// (!\wb_sel[0]~input_o  & (C[15]))) # (\wb_sel[1]~input_o  & (\wb_sel[0]~input_o  & ((\mdata[15]~input_o )))) ) )

	.dataa(!\wb_sel[1]~input_o ),
	.datab(!\wb_sel[0]~input_o ),
	.datac(!C[15]),
	.datad(!\mdata[15]~input_o ),
	.datae(!\sximm8[15]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h08194C5D08194C5D;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \regfile|m~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~95 .is_wysiwyg = "true";
defparam \regfile|m~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \regfile|m~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~111 .is_wysiwyg = "true";
defparam \regfile|m~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \regfile|m~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~63 .is_wysiwyg = "true";
defparam \regfile|m~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \regfile|m~47feeder (
// Equation(s):
// \regfile|m~47feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~47feeder .extended_lut = "off";
defparam \regfile|m~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N8
dffeas \regfile|m~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~47 .is_wysiwyg = "true";
defparam \regfile|m~47 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \regfile|m~31feeder (
// Equation(s):
// \regfile|m~31feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~31feeder .extended_lut = "off";
defparam \regfile|m~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N58
dffeas \regfile|m~31 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~31 .is_wysiwyg = "true";
defparam \regfile|m~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \regfile|m~15feeder (
// Equation(s):
// \regfile|m~15feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~15feeder .extended_lut = "off";
defparam \regfile|m~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N59
dffeas \regfile|m~15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~15 .is_wysiwyg = "true";
defparam \regfile|m~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \regfile|m~252 (
// Equation(s):
// \regfile|m~252_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\regfile|m~15_q )) # (\r_addr[0]~input_o  & ((\regfile|m~31_q ))))) # (\r_addr[2]~input_o  & (((\r_addr[0]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & 
// ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\regfile|m~47_q )))) # (\r_addr[0]~input_o  & (\regfile|m~63_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\regfile|m~63_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\regfile|m~47_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~31_q ),
	.datag(!\regfile|m~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~252 .extended_lut = "on";
defparam \regfile|m~252 .lut_mask = 64'h0C330C770CFF0C77;
defparam \regfile|m~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \regfile|m~127feeder (
// Equation(s):
// \regfile|m~127feeder_combout  = ( \Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~127feeder .extended_lut = "off";
defparam \regfile|m~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N55
dffeas \regfile|m~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~127 .is_wysiwyg = "true";
defparam \regfile|m~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \regfile|m~79feeder (
// Equation(s):
// \regfile|m~79feeder_combout  = \Mux0~0_combout 

	.dataa(gnd),
	.datab(!\Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~79feeder .extended_lut = "off";
defparam \regfile|m~79feeder .lut_mask = 64'h3333333333333333;
defparam \regfile|m~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \regfile|m~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~79 .is_wysiwyg = "true";
defparam \regfile|m~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \regfile|m~188 (
// Equation(s):
// \regfile|m~188_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~252_combout ))))) # (\r_addr[2]~input_o  & ((!\regfile|m~252_combout  & (((\regfile|m~79_q )))) # (\regfile|m~252_combout  & (\regfile|m~95_q )))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\regfile|m~252_combout )))) # (\r_addr[2]~input_o  & ((!\regfile|m~252_combout  & (\regfile|m~111_q )) # (\regfile|m~252_combout  & ((\regfile|m~127_q )))))) ) )

	.dataa(!\regfile|m~95_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\regfile|m~111_q ),
	.datad(!\regfile|m~252_combout ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~127_q ),
	.datag(!\regfile|m~79_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~188 .extended_lut = "on";
defparam \regfile|m~188 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \regfile|m~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N38
dffeas \shift_in[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[15]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[15] .is_wysiwyg = "true";
defparam \shift_in[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \val_B[14]~16 (
// Equation(s):
// \val_B[14]~16_combout  = ( shift_in[15] & ( shift_in[14] & ( (!\val_B[14]~2_combout  & (((\val_B[14]~1_combout )) # (\sximm5[14]~input_o ))) # (\val_B[14]~2_combout  & (((!\val_B[14]~1_combout ) # (shift_in[13])))) ) ) ) # ( !shift_in[15] & ( shift_in[14] 
// & ( (!\val_B[14]~2_combout  & (\sximm5[14]~input_o  & (!\val_B[14]~1_combout ))) # (\val_B[14]~2_combout  & (((!\val_B[14]~1_combout ) # (shift_in[13])))) ) ) ) # ( shift_in[15] & ( !shift_in[14] & ( (!\val_B[14]~2_combout  & (((\val_B[14]~1_combout )) # 
// (\sximm5[14]~input_o ))) # (\val_B[14]~2_combout  & (((\val_B[14]~1_combout  & shift_in[13])))) ) ) ) # ( !shift_in[15] & ( !shift_in[14] & ( (!\val_B[14]~2_combout  & (\sximm5[14]~input_o  & (!\val_B[14]~1_combout ))) # (\val_B[14]~2_combout  & 
// (((\val_B[14]~1_combout  & shift_in[13])))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!\sximm5[14]~input_o ),
	.datac(!\val_B[14]~1_combout ),
	.datad(!shift_in[13]),
	.datae(!shift_in[15]),
	.dataf(!shift_in[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[14]~16 .extended_lut = "off";
defparam \val_B[14]~16 .lut_mask = 64'h20252A2F70757A7F;
defparam \val_B[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = ( !\ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (((\alu|Add0~57_sumout )))) # (\ALU_op[0]~input_o  & ((((\alu|Add1~57_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (\val_B[14]~16_combout  & (!\sel_A~input_o 
//  & (A[14])))) # (\ALU_op[0]~input_o  & (!\val_B[14]~16_combout )) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\val_B[14]~16_combout ),
	.datac(!\sel_A~input_o ),
	.datad(!A[14]),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~57_sumout ),
	.datag(!\alu|Add0~57_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~0 .extended_lut = "on";
defparam \alu|Mux1~0 .lut_mask = 64'h0A0A44645F5F4464;
defparam \alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N44
dffeas \C[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[14]),
	.prn(vcc));
// synopsys translate_off
defparam \C[14] .is_wysiwyg = "true";
defparam \C[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \sximm8[14]~input (
	.i(sximm8[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[14]~input_o ));
// synopsys translate_off
defparam \sximm8[14]~input .bus_hold = "false";
defparam \sximm8[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \mdata[14]~input (
	.i(mdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[14]~input_o ));
// synopsys translate_off
defparam \mdata[14]~input .bus_hold = "false";
defparam \mdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \wb_sel[0]~input_o  & ( (\mdata[14]~input_o  & \wb_sel[1]~input_o ) ) ) # ( !\wb_sel[0]~input_o  & ( (!\wb_sel[1]~input_o  & (C[14])) # (\wb_sel[1]~input_o  & ((\sximm8[14]~input_o ))) ) )

	.dataa(!C[14]),
	.datab(!\sximm8[14]~input_o ),
	.datac(!\mdata[14]~input_o ),
	.datad(!\wb_sel[1]~input_o ),
	.datae(!\wb_sel[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h5533000F5533000F;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N32
dffeas \regfile|m~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~62 .is_wysiwyg = "true";
defparam \regfile|m~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N53
dffeas \regfile|m~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~46 .is_wysiwyg = "true";
defparam \regfile|m~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N8
dffeas \regfile|m~30 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~30 .is_wysiwyg = "true";
defparam \regfile|m~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \regfile|m~14feeder (
// Equation(s):
// \regfile|m~14feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~14feeder .extended_lut = "off";
defparam \regfile|m~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N59
dffeas \regfile|m~14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~14 .is_wysiwyg = "true";
defparam \regfile|m~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \regfile|m~248 (
// Equation(s):
// \regfile|m~248_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (((!\r_addr[0]~input_o  & (\regfile|m~14_q )) # (\r_addr[0]~input_o  & ((\regfile|m~30_q )))))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) ) # ( \r_addr[1]~input_o  
// & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\regfile|m~46_q )))) # (\r_addr[0]~input_o  & (\regfile|m~62_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~62_q ),
	.datac(!\regfile|m~46_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~30_q ),
	.datag(!\regfile|m~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~248 .extended_lut = "on";
defparam \regfile|m~248 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regfile|m~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \regfile|m~126feeder (
// Equation(s):
// \regfile|m~126feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~126feeder .extended_lut = "off";
defparam \regfile|m~126feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N8
dffeas \regfile|m~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~126 .is_wysiwyg = "true";
defparam \regfile|m~126 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N33
cyclonev_lcell_comb \regfile|m~110feeder (
// Equation(s):
// \regfile|m~110feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~110feeder .extended_lut = "off";
defparam \regfile|m~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N34
dffeas \regfile|m~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~110 .is_wysiwyg = "true";
defparam \regfile|m~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N15
cyclonev_lcell_comb \regfile|m~94feeder (
// Equation(s):
// \regfile|m~94feeder_combout  = ( \Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~94feeder .extended_lut = "off";
defparam \regfile|m~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \regfile|m~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~94 .is_wysiwyg = "true";
defparam \regfile|m~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N46
dffeas \regfile|m~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~78 .is_wysiwyg = "true";
defparam \regfile|m~78 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \regfile|m~184 (
// Equation(s):
// \regfile|m~184_combout  = ( !\r_addr[1]~input_o  & ( (!\regfile|m~248_combout  & (((\regfile|m~78_q  & (\r_addr[2]~input_o ))))) # (\regfile|m~248_combout  & ((((!\r_addr[2]~input_o ) # (\regfile|m~94_q ))))) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\regfile|m~248_combout  & (((\regfile|m~110_q  & (\r_addr[2]~input_o ))))) # (\regfile|m~248_combout  & ((((!\r_addr[2]~input_o ))) # (\regfile|m~126_q ))) ) )

	.dataa(!\regfile|m~248_combout ),
	.datab(!\regfile|m~126_q ),
	.datac(!\regfile|m~110_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~94_q ),
	.datag(!\regfile|m~78_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~184 .extended_lut = "on";
defparam \regfile|m~184 .lut_mask = 64'h550A551B555F551B;
defparam \regfile|m~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N44
dffeas \shift_in[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[14]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[14] .is_wysiwyg = "true";
defparam \shift_in[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N45
cyclonev_lcell_comb \val_B[13]~15 (
// Equation(s):
// \val_B[13]~15_combout  = ( shift_in[12] & ( shift_in[13] & ( ((!\val_B[14]~1_combout  & (\sximm5[13]~input_o )) # (\val_B[14]~1_combout  & ((shift_in[14])))) # (\val_B[14]~2_combout ) ) ) ) # ( !shift_in[12] & ( shift_in[13] & ( (!\val_B[14]~1_combout  & 
// (((\val_B[14]~2_combout )) # (\sximm5[13]~input_o ))) # (\val_B[14]~1_combout  & (((shift_in[14] & !\val_B[14]~2_combout )))) ) ) ) # ( shift_in[12] & ( !shift_in[13] & ( (!\val_B[14]~1_combout  & (\sximm5[13]~input_o  & ((!\val_B[14]~2_combout )))) # 
// (\val_B[14]~1_combout  & (((\val_B[14]~2_combout ) # (shift_in[14])))) ) ) ) # ( !shift_in[12] & ( !shift_in[13] & ( (!\val_B[14]~2_combout  & ((!\val_B[14]~1_combout  & (\sximm5[13]~input_o )) # (\val_B[14]~1_combout  & ((shift_in[14]))))) ) ) )

	.dataa(!\sximm5[13]~input_o ),
	.datab(!\val_B[14]~1_combout ),
	.datac(!shift_in[14]),
	.datad(!\val_B[14]~2_combout ),
	.datae(!shift_in[12]),
	.dataf(!shift_in[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[13]~15 .extended_lut = "off";
defparam \val_B[13]~15 .lut_mask = 64'h4700473347CC47FF;
defparam \val_B[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = ( !\ALU_op[1]~input_o  & ( ((!\ALU_op[0]~input_o  & (\alu|Add0~53_sumout )) # (\ALU_op[0]~input_o  & (((\alu|Add1~53_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\val_B[13]~15_combout  & (\ALU_op[0]~input_o )) # 
// (\val_B[13]~15_combout  & (!\ALU_op[0]~input_o  & (!\sel_A~input_o  & (A[13])))) ) )

	.dataa(!\val_B[13]~15_combout ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\sel_A~input_o ),
	.datad(!A[13]),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~53_sumout ),
	.datag(!\alu|Add0~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~0 .extended_lut = "on";
defparam \alu|Mux2~0 .lut_mask = 64'h0C0C22623F3F2262;
defparam \alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N32
dffeas \C[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[13]),
	.prn(vcc));
// synopsys translate_off
defparam \C[13] .is_wysiwyg = "true";
defparam \C[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( C[13] & ( (!\wb_sel[0]~input_o  & (((!\wb_sel[1]~input_o ) # (\sximm8[13]~input_o )))) # (\wb_sel[0]~input_o  & (\mdata[13]~input_o  & ((\wb_sel[1]~input_o )))) ) ) # ( !C[13] & ( (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & 
// ((\sximm8[13]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[13]~input_o )))) ) )

	.dataa(!\mdata[13]~input_o ),
	.datab(!\sximm8[13]~input_o ),
	.datac(!\wb_sel[0]~input_o ),
	.datad(!\wb_sel[1]~input_o ),
	.datae(!C[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0035F0350035F035;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N56
dffeas \regfile|m~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~93 .is_wysiwyg = "true";
defparam \regfile|m~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N40
dffeas \regfile|m~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~109 .is_wysiwyg = "true";
defparam \regfile|m~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N58
dffeas \regfile|m~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~125 .is_wysiwyg = "true";
defparam \regfile|m~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \regfile|m~45feeder (
// Equation(s):
// \regfile|m~45feeder_combout  = ( \Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~45feeder .extended_lut = "off";
defparam \regfile|m~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N49
dffeas \regfile|m~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~45 .is_wysiwyg = "true";
defparam \regfile|m~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \regfile|m~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~61 .is_wysiwyg = "true";
defparam \regfile|m~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N13
dffeas \regfile|m~29 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~29 .is_wysiwyg = "true";
defparam \regfile|m~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N2
dffeas \regfile|m~13 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~13 .is_wysiwyg = "true";
defparam \regfile|m~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \regfile|m~244 (
// Equation(s):
// \regfile|m~244_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\regfile|m~13_q )) # (\r_addr[0]~input_o  & (((\regfile|m~29_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\regfile|m~45_q )) # (\r_addr[0]~input_o  & (((\regfile|m~61_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\regfile|m~45_q ),
	.datad(!\regfile|m~61_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~29_q ),
	.datag(!\regfile|m~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~244 .extended_lut = "on";
defparam \regfile|m~244 .lut_mask = 64'h1919193B3B3B193B;
defparam \regfile|m~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N34
dffeas \regfile|m~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~77 .is_wysiwyg = "true";
defparam \regfile|m~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \regfile|m~180 (
// Equation(s):
// \regfile|m~180_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~244_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~244_combout  & ((\regfile|m~77_q ))) # (\regfile|m~244_combout  & (\regfile|m~93_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\regfile|m~244_combout )))) # (\r_addr[2]~input_o  & ((!\regfile|m~244_combout  & (\regfile|m~109_q )) # (\regfile|m~244_combout  & ((\regfile|m~125_q )))))) ) )

	.dataa(!\regfile|m~93_q ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\regfile|m~109_q ),
	.datad(!\regfile|m~125_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~244_combout ),
	.datag(!\regfile|m~77_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~180 .extended_lut = "on";
defparam \regfile|m~180 .lut_mask = 64'h03030303DDDDCCFF;
defparam \regfile|m~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \shift_in[13]~feeder (
// Equation(s):
// \shift_in[13]~feeder_combout  = ( \regfile|m~180_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile|m~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_in[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_in[13]~feeder .extended_lut = "off";
defparam \shift_in[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_in[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \shift_in[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_in[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[13]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[13] .is_wysiwyg = "true";
defparam \shift_in[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \val_B[12]~14 (
// Equation(s):
// \val_B[12]~14_combout  = ( shift_in[12] & ( shift_in[13] & ( (!\val_B[14]~2_combout  & (((\sximm5[12]~input_o )) # (\val_B[14]~1_combout ))) # (\val_B[14]~2_combout  & ((!\val_B[14]~1_combout ) # ((shift_in[11])))) ) ) ) # ( !shift_in[12] & ( shift_in[13] 
// & ( (!\val_B[14]~2_combout  & (((\sximm5[12]~input_o )) # (\val_B[14]~1_combout ))) # (\val_B[14]~2_combout  & (\val_B[14]~1_combout  & (shift_in[11]))) ) ) ) # ( shift_in[12] & ( !shift_in[13] & ( (!\val_B[14]~2_combout  & (!\val_B[14]~1_combout  & 
// ((\sximm5[12]~input_o )))) # (\val_B[14]~2_combout  & ((!\val_B[14]~1_combout ) # ((shift_in[11])))) ) ) ) # ( !shift_in[12] & ( !shift_in[13] & ( (!\val_B[14]~2_combout  & (!\val_B[14]~1_combout  & ((\sximm5[12]~input_o )))) # (\val_B[14]~2_combout  & 
// (\val_B[14]~1_combout  & (shift_in[11]))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!\val_B[14]~1_combout ),
	.datac(!shift_in[11]),
	.datad(!\sximm5[12]~input_o ),
	.datae(!shift_in[12]),
	.dataf(!shift_in[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[12]~14 .extended_lut = "off";
defparam \val_B[12]~14 .lut_mask = 64'h018945CD23AB67EF;
defparam \val_B[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = ( !\ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (((\alu|Add0~49_sumout )))) # (\ALU_op[0]~input_o  & ((((\alu|Add1~49_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (\val_B[12]~14_combout  & (!\sel_A~input_o 
//  & (A[12])))) # (\ALU_op[0]~input_o  & (!\val_B[12]~14_combout )) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\val_B[12]~14_combout ),
	.datac(!\sel_A~input_o ),
	.datad(!A[12]),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~49_sumout ),
	.datag(!\alu|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~0 .extended_lut = "on";
defparam \alu|Mux3~0 .lut_mask = 64'h0A0A44645F5F4464;
defparam \alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N2
dffeas \C[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[12]),
	.prn(vcc));
// synopsys translate_off
defparam \C[12] .is_wysiwyg = "true";
defparam \C[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \mdata[12]~input (
	.i(mdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[12]~input_o ));
// synopsys translate_off
defparam \mdata[12]~input .bus_hold = "false";
defparam \mdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \sximm8[12]~input (
	.i(sximm8[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[12]~input_o ));
// synopsys translate_off
defparam \sximm8[12]~input .bus_hold = "false";
defparam \sximm8[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \wb_sel[1]~input_o  & ( \sximm8[12]~input_o  & ( (!\wb_sel[0]~input_o ) # (\mdata[12]~input_o ) ) ) ) # ( !\wb_sel[1]~input_o  & ( \sximm8[12]~input_o  & ( (C[12] & !\wb_sel[0]~input_o ) ) ) ) # ( \wb_sel[1]~input_o  & ( 
// !\sximm8[12]~input_o  & ( (\mdata[12]~input_o  & \wb_sel[0]~input_o ) ) ) ) # ( !\wb_sel[1]~input_o  & ( !\sximm8[12]~input_o  & ( (C[12] & !\wb_sel[0]~input_o ) ) ) )

	.dataa(!C[12]),
	.datab(gnd),
	.datac(!\mdata[12]~input_o ),
	.datad(!\wb_sel[0]~input_o ),
	.datae(!\wb_sel[1]~input_o ),
	.dataf(!\sximm8[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h5500000F5500FF0F;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N59
dffeas \regfile|m~28 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~28 .is_wysiwyg = "true";
defparam \regfile|m~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \regfile|m~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~44 .is_wysiwyg = "true";
defparam \regfile|m~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N26
dffeas \regfile|m~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~60 .is_wysiwyg = "true";
defparam \regfile|m~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N28
dffeas \regfile|m~12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~12 .is_wysiwyg = "true";
defparam \regfile|m~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \regfile|m~240 (
// Equation(s):
// \regfile|m~240_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\regfile|m~12_q )))) # (\r_addr[0]~input_o  & (\regfile|m~28_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) ) # ( \r_addr[1]~input_o  
// & ( (!\r_addr[2]~input_o  & (((!\r_addr[0]~input_o  & (\regfile|m~44_q )) # (\r_addr[0]~input_o  & ((\regfile|m~60_q )))))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~28_q ),
	.datac(!\regfile|m~44_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~60_q ),
	.datag(!\regfile|m~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~240 .extended_lut = "on";
defparam \regfile|m~240 .lut_mask = 64'h0A770A550A770AFF;
defparam \regfile|m~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \regfile|m~108feeder (
// Equation(s):
// \regfile|m~108feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~108feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~108feeder .extended_lut = "off";
defparam \regfile|m~108feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~108feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N55
dffeas \regfile|m~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~108 .is_wysiwyg = "true";
defparam \regfile|m~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \regfile|m~124feeder (
// Equation(s):
// \regfile|m~124feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~124feeder .extended_lut = "off";
defparam \regfile|m~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N32
dffeas \regfile|m~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~124 .is_wysiwyg = "true";
defparam \regfile|m~124 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N36
cyclonev_lcell_comb \regfile|m~92feeder (
// Equation(s):
// \regfile|m~92feeder_combout  = ( \Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~92feeder .extended_lut = "off";
defparam \regfile|m~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N37
dffeas \regfile|m~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~92 .is_wysiwyg = "true";
defparam \regfile|m~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N32
dffeas \regfile|m~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~76 .is_wysiwyg = "true";
defparam \regfile|m~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \regfile|m~176 (
// Equation(s):
// \regfile|m~176_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\regfile|m~240_combout )) # (\r_addr[2]~input_o  & ((!\regfile|m~240_combout  & (\regfile|m~76_q )) # (\regfile|m~240_combout  & (((\regfile|m~92_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\regfile|m~240_combout )) # (\r_addr[2]~input_o  & ((!\regfile|m~240_combout  & (\regfile|m~108_q )) # (\regfile|m~240_combout  & (((\regfile|m~124_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~240_combout ),
	.datac(!\regfile|m~108_q ),
	.datad(!\regfile|m~124_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~92_q ),
	.datag(!\regfile|m~76_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~176 .extended_lut = "on";
defparam \regfile|m~176 .lut_mask = 64'h2626263737372637;
defparam \regfile|m~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N2
dffeas \shift_in[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[12]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[12] .is_wysiwyg = "true";
defparam \shift_in[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \sximm5[11]~input (
	.i(sximm5[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[11]~input_o ));
// synopsys translate_off
defparam \sximm5[11]~input .bus_hold = "false";
defparam \sximm5[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \val_B[11]~13 (
// Equation(s):
// \val_B[11]~13_combout  = ( shift_in[11] & ( shift_in[10] & ( ((!\val_B[14]~1_combout  & ((\sximm5[11]~input_o ))) # (\val_B[14]~1_combout  & (shift_in[12]))) # (\val_B[14]~2_combout ) ) ) ) # ( !shift_in[11] & ( shift_in[10] & ( (!\val_B[14]~2_combout  & 
// ((!\val_B[14]~1_combout  & ((\sximm5[11]~input_o ))) # (\val_B[14]~1_combout  & (shift_in[12])))) # (\val_B[14]~2_combout  & (\val_B[14]~1_combout )) ) ) ) # ( shift_in[11] & ( !shift_in[10] & ( (!\val_B[14]~2_combout  & ((!\val_B[14]~1_combout  & 
// ((\sximm5[11]~input_o ))) # (\val_B[14]~1_combout  & (shift_in[12])))) # (\val_B[14]~2_combout  & (!\val_B[14]~1_combout )) ) ) ) # ( !shift_in[11] & ( !shift_in[10] & ( (!\val_B[14]~2_combout  & ((!\val_B[14]~1_combout  & ((\sximm5[11]~input_o ))) # 
// (\val_B[14]~1_combout  & (shift_in[12])))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!\val_B[14]~1_combout ),
	.datac(!shift_in[12]),
	.datad(!\sximm5[11]~input_o ),
	.datae(!shift_in[11]),
	.dataf(!shift_in[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[11]~13 .extended_lut = "off";
defparam \val_B[11]~13 .lut_mask = 64'h028A46CE139B57DF;
defparam \val_B[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = ( !\ALU_op[1]~input_o  & ( ((!\ALU_op[0]~input_o  & (\alu|Add0~45_sumout )) # (\ALU_op[0]~input_o  & (((\alu|Add1~45_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (A[11] & (!\sel_A~input_o  & 
// (\val_B[11]~13_combout )))) # (\ALU_op[0]~input_o  & ((((!\val_B[11]~13_combout ))))) ) )

	.dataa(!A[11]),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\sel_A~input_o ),
	.datad(!\val_B[11]~13_combout ),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~45_sumout ),
	.datag(!\alu|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~0 .extended_lut = "on";
defparam \alu|Mux4~0 .lut_mask = 64'h0C0C33403F3F3340;
defparam \alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \C[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[11]),
	.prn(vcc));
// synopsys translate_off
defparam \C[11] .is_wysiwyg = "true";
defparam \C[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( C[11] & ( (!\wb_sel[0]~input_o  & (((!\wb_sel[1]~input_o )) # (\sximm8[11]~input_o ))) # (\wb_sel[0]~input_o  & (((\wb_sel[1]~input_o  & \mdata[11]~input_o )))) ) ) # ( !C[11] & ( (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & 
// (\sximm8[11]~input_o )) # (\wb_sel[0]~input_o  & ((\mdata[11]~input_o ))))) ) )

	.dataa(!\sximm8[11]~input_o ),
	.datab(!\wb_sel[0]~input_o ),
	.datac(!\wb_sel[1]~input_o ),
	.datad(!\mdata[11]~input_o ),
	.datae(!C[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h0407C4C70407C4C7;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N42
cyclonev_lcell_comb \regfile|m~91feeder (
// Equation(s):
// \regfile|m~91feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~91feeder .extended_lut = "off";
defparam \regfile|m~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N43
dffeas \regfile|m~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~91 .is_wysiwyg = "true";
defparam \regfile|m~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \regfile|m~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~107 .is_wysiwyg = "true";
defparam \regfile|m~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N51
cyclonev_lcell_comb \regfile|m~123feeder (
// Equation(s):
// \regfile|m~123feeder_combout  = ( \Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~123feeder .extended_lut = "off";
defparam \regfile|m~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N53
dffeas \regfile|m~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~123 .is_wysiwyg = "true";
defparam \regfile|m~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N56
dffeas \regfile|m~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~43 .is_wysiwyg = "true";
defparam \regfile|m~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N38
dffeas \regfile|m~27 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~27 .is_wysiwyg = "true";
defparam \regfile|m~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N35
dffeas \regfile|m~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~59 .is_wysiwyg = "true";
defparam \regfile|m~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N16
dffeas \regfile|m~11 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~11 .is_wysiwyg = "true";
defparam \regfile|m~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \regfile|m~236 (
// Equation(s):
// \regfile|m~236_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (!\r_addr[2]~input_o  & (\regfile|m~11_q ))) # (\r_addr[0]~input_o  & ((((\regfile|m~27_q ))) # (\r_addr[2]~input_o ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (!\r_addr[2]~input_o  & (\regfile|m~43_q ))) # (\r_addr[0]~input_o  & ((((\regfile|m~59_q ))) # (\r_addr[2]~input_o ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\regfile|m~43_q ),
	.datad(!\regfile|m~27_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~59_q ),
	.datag(!\regfile|m~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~236 .extended_lut = "on";
defparam \regfile|m~236 .lut_mask = 64'h195D1919195D5D5D;
defparam \regfile|m~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N44
dffeas \regfile|m~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~75 .is_wysiwyg = "true";
defparam \regfile|m~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N39
cyclonev_lcell_comb \regfile|m~172 (
// Equation(s):
// \regfile|m~172_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~236_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~236_combout  & ((\regfile|m~75_q ))) # (\regfile|m~236_combout  & (\regfile|m~91_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~236_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~236_combout  & (\regfile|m~107_q )) # (\regfile|m~236_combout  & ((\regfile|m~123_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~91_q ),
	.datac(!\regfile|m~107_q ),
	.datad(!\regfile|m~123_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~236_combout ),
	.datag(!\regfile|m~75_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~172 .extended_lut = "on";
defparam \regfile|m~172 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regfile|m~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N56
dffeas \shift_in[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~172_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[11]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[11] .is_wysiwyg = "true";
defparam \shift_in[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \val_B[10]~12 (
// Equation(s):
// \val_B[10]~12_combout  = ( shift_in[11] & ( shift_in[10] & ( (!\val_B[14]~2_combout  & (((\sximm5[10]~input_o )) # (\val_B[14]~1_combout ))) # (\val_B[14]~2_combout  & ((!\val_B[14]~1_combout ) # ((shift_in[9])))) ) ) ) # ( !shift_in[11] & ( shift_in[10] 
// & ( (!\val_B[14]~2_combout  & (!\val_B[14]~1_combout  & ((\sximm5[10]~input_o )))) # (\val_B[14]~2_combout  & ((!\val_B[14]~1_combout ) # ((shift_in[9])))) ) ) ) # ( shift_in[11] & ( !shift_in[10] & ( (!\val_B[14]~2_combout  & (((\sximm5[10]~input_o )) # 
// (\val_B[14]~1_combout ))) # (\val_B[14]~2_combout  & (\val_B[14]~1_combout  & (shift_in[9]))) ) ) ) # ( !shift_in[11] & ( !shift_in[10] & ( (!\val_B[14]~2_combout  & (!\val_B[14]~1_combout  & ((\sximm5[10]~input_o )))) # (\val_B[14]~2_combout  & 
// (\val_B[14]~1_combout  & (shift_in[9]))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!\val_B[14]~1_combout ),
	.datac(!shift_in[9]),
	.datad(!\sximm5[10]~input_o ),
	.datae(!shift_in[11]),
	.dataf(!shift_in[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[10]~12 .extended_lut = "off";
defparam \val_B[10]~12 .lut_mask = 64'h018923AB45CD67EF;
defparam \val_B[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \alu|Mux5~0 (
// Equation(s):
// \alu|Mux5~0_combout  = ( !\ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (((\alu|Add0~41_sumout )))) # (\ALU_op[0]~input_o  & ((((\alu|Add1~41_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (\val_B[10]~12_combout  & (!\sel_A~input_o 
//  & (A[10])))) # (\ALU_op[0]~input_o  & (!\val_B[10]~12_combout )) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\val_B[10]~12_combout ),
	.datac(!\sel_A~input_o ),
	.datad(!A[10]),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~41_sumout ),
	.datag(!\alu|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~0 .extended_lut = "on";
defparam \alu|Mux5~0 .lut_mask = 64'h0A0A44645F5F4464;
defparam \alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N32
dffeas \C[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[10]),
	.prn(vcc));
// synopsys translate_off
defparam \C[10] .is_wysiwyg = "true";
defparam \C[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N3
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \mdata[10]~input_o  & ( C[10] & ( (!\wb_sel[0]~input_o  & ((!\wb_sel[1]~input_o ) # (\sximm8[10]~input_o ))) # (\wb_sel[0]~input_o  & (\wb_sel[1]~input_o )) ) ) ) # ( !\mdata[10]~input_o  & ( C[10] & ( (!\wb_sel[0]~input_o  & 
// ((!\wb_sel[1]~input_o ) # (\sximm8[10]~input_o ))) ) ) ) # ( \mdata[10]~input_o  & ( !C[10] & ( (\wb_sel[1]~input_o  & ((\sximm8[10]~input_o ) # (\wb_sel[0]~input_o ))) ) ) ) # ( !\mdata[10]~input_o  & ( !C[10] & ( (!\wb_sel[0]~input_o  & 
// (\wb_sel[1]~input_o  & \sximm8[10]~input_o )) ) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(gnd),
	.datac(!\wb_sel[1]~input_o ),
	.datad(!\sximm8[10]~input_o ),
	.datae(!\mdata[10]~input_o ),
	.dataf(!C[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h000A050FA0AAA5AF;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N14
dffeas \regfile|m~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~90 .is_wysiwyg = "true";
defparam \regfile|m~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N10
dffeas \regfile|m~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~106 .is_wysiwyg = "true";
defparam \regfile|m~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \regfile|m~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~42 .is_wysiwyg = "true";
defparam \regfile|m~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N49
dffeas \regfile|m~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~58 .is_wysiwyg = "true";
defparam \regfile|m~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N55
dffeas \regfile|m~26 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~26 .is_wysiwyg = "true";
defparam \regfile|m~26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N21
cyclonev_lcell_comb \regfile|m~10feeder (
// Equation(s):
// \regfile|m~10feeder_combout  = ( \Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~10feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~10feeder .extended_lut = "off";
defparam \regfile|m~10feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~10feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N22
dffeas \regfile|m~10 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~10 .is_wysiwyg = "true";
defparam \regfile|m~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \regfile|m~232 (
// Equation(s):
// \regfile|m~232_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (!\r_addr[2]~input_o  & (\regfile|m~10_q ))) # (\r_addr[0]~input_o  & ((((\regfile|m~26_q ))) # (\r_addr[2]~input_o ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (!\r_addr[2]~input_o  & (\regfile|m~42_q ))) # (\r_addr[0]~input_o  & ((((\regfile|m~58_q ))) # (\r_addr[2]~input_o ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\regfile|m~42_q ),
	.datad(!\regfile|m~58_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~26_q ),
	.datag(!\regfile|m~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~232 .extended_lut = "on";
defparam \regfile|m~232 .lut_mask = 64'h1919195D5D5D195D;
defparam \regfile|m~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N45
cyclonev_lcell_comb \regfile|m~122feeder (
// Equation(s):
// \regfile|m~122feeder_combout  = ( \Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~122feeder .extended_lut = "off";
defparam \regfile|m~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N47
dffeas \regfile|m~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~122 .is_wysiwyg = "true";
defparam \regfile|m~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N14
dffeas \regfile|m~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~74 .is_wysiwyg = "true";
defparam \regfile|m~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \regfile|m~168 (
// Equation(s):
// \regfile|m~168_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~232_combout ))))) # (\r_addr[2]~input_o  & ((!\regfile|m~232_combout  & (((\regfile|m~74_q )))) # (\regfile|m~232_combout  & (\regfile|m~90_q )))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~232_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~232_combout  & (\regfile|m~106_q )) # (\regfile|m~232_combout  & ((\regfile|m~122_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~90_q ),
	.datac(!\regfile|m~106_q ),
	.datad(!\regfile|m~232_combout ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~122_q ),
	.datag(!\regfile|m~74_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~168 .extended_lut = "on";
defparam \regfile|m~168 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \regfile|m~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N53
dffeas \shift_in[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[10]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[10] .is_wysiwyg = "true";
defparam \shift_in[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \val_B[9]~11 (
// Equation(s):
// \val_B[9]~11_combout  = ( shift_in[9] & ( shift_in[10] & ( (!\val_B[14]~2_combout  & (((\sximm5[9]~input_o ) # (\val_B[14]~1_combout )))) # (\val_B[14]~2_combout  & (((!\val_B[14]~1_combout )) # (shift_in[8]))) ) ) ) # ( !shift_in[9] & ( shift_in[10] & ( 
// (!\val_B[14]~2_combout  & (((\sximm5[9]~input_o ) # (\val_B[14]~1_combout )))) # (\val_B[14]~2_combout  & (shift_in[8] & (\val_B[14]~1_combout ))) ) ) ) # ( shift_in[9] & ( !shift_in[10] & ( (!\val_B[14]~2_combout  & (((!\val_B[14]~1_combout  & 
// \sximm5[9]~input_o )))) # (\val_B[14]~2_combout  & (((!\val_B[14]~1_combout )) # (shift_in[8]))) ) ) ) # ( !shift_in[9] & ( !shift_in[10] & ( (!\val_B[14]~2_combout  & (((!\val_B[14]~1_combout  & \sximm5[9]~input_o )))) # (\val_B[14]~2_combout  & 
// (shift_in[8] & (\val_B[14]~1_combout ))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!shift_in[8]),
	.datac(!\val_B[14]~1_combout ),
	.datad(!\sximm5[9]~input_o ),
	.datae(!shift_in[9]),
	.dataf(!shift_in[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[9]~11 .extended_lut = "off";
defparam \val_B[9]~11 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \val_B[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \alu|Mux6~0 (
// Equation(s):
// \alu|Mux6~0_combout  = ( !\ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (((\alu|Add0~37_sumout )))) # (\ALU_op[0]~input_o  & ((((\alu|Add1~37_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (A[9] & (!\sel_A~input_o  & 
// (\val_B[9]~11_combout )))) # (\ALU_op[0]~input_o  & ((((!\val_B[9]~11_combout ))))) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!A[9]),
	.datac(!\sel_A~input_o ),
	.datad(!\val_B[9]~11_combout ),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~37_sumout ),
	.datag(!\alu|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux6~0 .extended_lut = "on";
defparam \alu|Mux6~0 .lut_mask = 64'h0A0A55205F5F5520;
defparam \alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N20
dffeas \C[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[9]),
	.prn(vcc));
// synopsys translate_off
defparam \C[9] .is_wysiwyg = "true";
defparam \C[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N45
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( C[9] & ( (!\wb_sel[1]~input_o  & (!\wb_sel[0]~input_o )) # (\wb_sel[1]~input_o  & ((!\wb_sel[0]~input_o  & (\sximm8[9]~input_o )) # (\wb_sel[0]~input_o  & ((\mdata[9]~input_o ))))) ) ) # ( !C[9] & ( (\wb_sel[1]~input_o  & 
// ((!\wb_sel[0]~input_o  & (\sximm8[9]~input_o )) # (\wb_sel[0]~input_o  & ((\mdata[9]~input_o ))))) ) )

	.dataa(!\wb_sel[1]~input_o ),
	.datab(!\wb_sel[0]~input_o ),
	.datac(!\sximm8[9]~input_o ),
	.datad(!\mdata[9]~input_o ),
	.datae(!C[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h04158C9D04158C9D;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N4
dffeas \regfile|m~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~121 .is_wysiwyg = "true";
defparam \regfile|m~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N10
dffeas \regfile|m~25 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~25 .is_wysiwyg = "true";
defparam \regfile|m~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N52
dffeas \regfile|m~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~41 .is_wysiwyg = "true";
defparam \regfile|m~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N20
dffeas \regfile|m~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~57 .is_wysiwyg = "true";
defparam \regfile|m~57 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \regfile|m~9feeder (
// Equation(s):
// \regfile|m~9feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~9feeder .extended_lut = "off";
defparam \regfile|m~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N2
dffeas \regfile|m~9 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~9 .is_wysiwyg = "true";
defparam \regfile|m~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \regfile|m~228 (
// Equation(s):
// \regfile|m~228_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\regfile|m~9_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\regfile|m~25_q ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (((\regfile|m~41_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\regfile|m~57_q ) # (\r_addr[2]~input_o ))))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\regfile|m~25_q ),
	.datac(!\regfile|m~41_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~57_q ),
	.datag(!\regfile|m~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~228 .extended_lut = "on";
defparam \regfile|m~228 .lut_mask = 64'h1B550A551B555F55;
defparam \regfile|m~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \regfile|m~105feeder (
// Equation(s):
// \regfile|m~105feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~105feeder .extended_lut = "off";
defparam \regfile|m~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N46
dffeas \regfile|m~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~105 .is_wysiwyg = "true";
defparam \regfile|m~105 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \regfile|m~89feeder (
// Equation(s):
// \regfile|m~89feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~89feeder .extended_lut = "off";
defparam \regfile|m~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \regfile|m~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~89 .is_wysiwyg = "true";
defparam \regfile|m~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \regfile|m~73feeder (
// Equation(s):
// \regfile|m~73feeder_combout  = ( \Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~73feeder .extended_lut = "off";
defparam \regfile|m~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \regfile|m~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~73 .is_wysiwyg = "true";
defparam \regfile|m~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N51
cyclonev_lcell_comb \regfile|m~164 (
// Equation(s):
// \regfile|m~164_combout  = ( !\r_addr[1]~input_o  & ( ((!\regfile|m~228_combout  & (\regfile|m~73_q  & (\r_addr[2]~input_o ))) # (\regfile|m~228_combout  & (((!\r_addr[2]~input_o ) # (\regfile|m~89_q ))))) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\regfile|m~228_combout  & (((\regfile|m~105_q  & (\r_addr[2]~input_o ))))) # (\regfile|m~228_combout  & ((((!\r_addr[2]~input_o ))) # (\regfile|m~121_q ))) ) )

	.dataa(!\regfile|m~121_q ),
	.datab(!\regfile|m~228_combout ),
	.datac(!\regfile|m~105_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~89_q ),
	.datag(!\regfile|m~73_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~164 .extended_lut = "on";
defparam \regfile|m~164 .lut_mask = 64'h330C331D333F331D;
defparam \regfile|m~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \shift_in[9]~feeder (
// Equation(s):
// \shift_in[9]~feeder_combout  = ( \regfile|m~164_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile|m~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\shift_in[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \shift_in[9]~feeder .extended_lut = "off";
defparam \shift_in[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \shift_in[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \shift_in[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\shift_in[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[9]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[9] .is_wysiwyg = "true";
defparam \shift_in[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \val_B[8]~10 (
// Equation(s):
// \val_B[8]~10_combout  = ( \sximm5[8]~input_o  & ( shift_in[9] & ( (!\val_B[14]~2_combout ) # ((!\val_B[14]~1_combout  & ((shift_in[8]))) # (\val_B[14]~1_combout  & (shift_in[7]))) ) ) ) # ( !\sximm5[8]~input_o  & ( shift_in[9] & ( (!\val_B[14]~2_combout  
// & (((\val_B[14]~1_combout )))) # (\val_B[14]~2_combout  & ((!\val_B[14]~1_combout  & ((shift_in[8]))) # (\val_B[14]~1_combout  & (shift_in[7])))) ) ) ) # ( \sximm5[8]~input_o  & ( !shift_in[9] & ( (!\val_B[14]~2_combout  & (((!\val_B[14]~1_combout )))) # 
// (\val_B[14]~2_combout  & ((!\val_B[14]~1_combout  & ((shift_in[8]))) # (\val_B[14]~1_combout  & (shift_in[7])))) ) ) ) # ( !\sximm5[8]~input_o  & ( !shift_in[9] & ( (\val_B[14]~2_combout  & ((!\val_B[14]~1_combout  & ((shift_in[8]))) # 
// (\val_B[14]~1_combout  & (shift_in[7])))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!shift_in[7]),
	.datac(!shift_in[8]),
	.datad(!\val_B[14]~1_combout ),
	.datae(!\sximm5[8]~input_o ),
	.dataf(!shift_in[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[8]~10 .extended_lut = "off";
defparam \val_B[8]~10 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \val_B[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \alu|Mux7~0 (
// Equation(s):
// \alu|Mux7~0_combout  = ( !\ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (((\alu|Add0~33_sumout )))) # (\ALU_op[0]~input_o  & ((((\alu|Add1~33_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (A[8] & (!\sel_A~input_o  & 
// (\val_B[8]~10_combout )))) # (\ALU_op[0]~input_o  & ((((!\val_B[8]~10_combout ))))) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!A[8]),
	.datac(!\sel_A~input_o ),
	.datad(!\val_B[8]~10_combout ),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~33_sumout ),
	.datag(!\alu|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~0 .extended_lut = "on";
defparam \alu|Mux7~0 .lut_mask = 64'h0A0A55205F5F5520;
defparam \alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N50
dffeas \C[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[8]),
	.prn(vcc));
// synopsys translate_off
defparam \C[8] .is_wysiwyg = "true";
defparam \C[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \sximm8[8]~input (
	.i(sximm8[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[8]~input_o ));
// synopsys translate_off
defparam \sximm8[8]~input .bus_hold = "false";
defparam \sximm8[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N9
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \wb_sel[0]~input_o  & ( (\mdata[8]~input_o  & \wb_sel[1]~input_o ) ) ) # ( !\wb_sel[0]~input_o  & ( (!\wb_sel[1]~input_o  & (C[8])) # (\wb_sel[1]~input_o  & ((\sximm8[8]~input_o ))) ) )

	.dataa(!\mdata[8]~input_o ),
	.datab(!C[8]),
	.datac(!\sximm8[8]~input_o ),
	.datad(!\wb_sel[1]~input_o ),
	.datae(gnd),
	.dataf(!\wb_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h330F330F00550055;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \regfile|m~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~40 .is_wysiwyg = "true";
defparam \regfile|m~40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \regfile|m~24feeder (
// Equation(s):
// \regfile|m~24feeder_combout  = \Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~24feeder .extended_lut = "off";
defparam \regfile|m~24feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regfile|m~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \regfile|m~24 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~24 .is_wysiwyg = "true";
defparam \regfile|m~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N44
dffeas \regfile|m~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~56 .is_wysiwyg = "true";
defparam \regfile|m~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N58
dffeas \regfile|m~8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~8 .is_wysiwyg = "true";
defparam \regfile|m~8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \regfile|m~224 (
// Equation(s):
// \regfile|m~224_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\regfile|m~8_q )) # (\r_addr[0]~input_o  & (((\regfile|m~24_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\regfile|m~40_q )) # (\r_addr[0]~input_o  & (((\regfile|m~56_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\regfile|m~40_q ),
	.datad(!\regfile|m~24_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~56_q ),
	.datag(!\regfile|m~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~224 .extended_lut = "on";
defparam \regfile|m~224 .lut_mask = 64'h193B1919193B3B3B;
defparam \regfile|m~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \regfile|m~104feeder (
// Equation(s):
// \regfile|m~104feeder_combout  = ( \Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~104feeder .extended_lut = "off";
defparam \regfile|m~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \regfile|m~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~104 .is_wysiwyg = "true";
defparam \regfile|m~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N14
dffeas \regfile|m~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~88 .is_wysiwyg = "true";
defparam \regfile|m~88 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N39
cyclonev_lcell_comb \regfile|m~120feeder (
// Equation(s):
// \regfile|m~120feeder_combout  = ( \Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~120feeder .extended_lut = "off";
defparam \regfile|m~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N40
dffeas \regfile|m~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~120 .is_wysiwyg = "true";
defparam \regfile|m~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N16
dffeas \regfile|m~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~72 .is_wysiwyg = "true";
defparam \regfile|m~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \regfile|m~160 (
// Equation(s):
// \regfile|m~160_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\regfile|m~224_combout )) # (\r_addr[2]~input_o  & ((!\regfile|m~224_combout  & (\regfile|m~72_q )) # (\regfile|m~224_combout  & (((\regfile|m~88_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (\regfile|m~224_combout )) # (\r_addr[2]~input_o  & ((!\regfile|m~224_combout  & (\regfile|m~104_q )) # (\regfile|m~224_combout  & (((\regfile|m~120_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~224_combout ),
	.datac(!\regfile|m~104_q ),
	.datad(!\regfile|m~88_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~120_q ),
	.datag(!\regfile|m~72_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~160 .extended_lut = "on";
defparam \regfile|m~160 .lut_mask = 64'h2637262626373737;
defparam \regfile|m~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N41
dffeas \shift_in[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~160_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[8]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[8] .is_wysiwyg = "true";
defparam \shift_in[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \val_B[7]~9 (
// Equation(s):
// \val_B[7]~9_combout  = ( \val_B[14]~2_combout  & ( shift_in[8] & ( (!\val_B[14]~1_combout  & (shift_in[7])) # (\val_B[14]~1_combout  & ((shift_in[6]))) ) ) ) # ( !\val_B[14]~2_combout  & ( shift_in[8] & ( (\val_B[14]~1_combout ) # (\sximm5[7]~input_o ) ) 
// ) ) # ( \val_B[14]~2_combout  & ( !shift_in[8] & ( (!\val_B[14]~1_combout  & (shift_in[7])) # (\val_B[14]~1_combout  & ((shift_in[6]))) ) ) ) # ( !\val_B[14]~2_combout  & ( !shift_in[8] & ( (\sximm5[7]~input_o  & !\val_B[14]~1_combout ) ) ) )

	.dataa(!\sximm5[7]~input_o ),
	.datab(!shift_in[7]),
	.datac(!\val_B[14]~1_combout ),
	.datad(!shift_in[6]),
	.datae(!\val_B[14]~2_combout ),
	.dataf(!shift_in[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[7]~9 .extended_lut = "off";
defparam \val_B[7]~9 .lut_mask = 64'h5050303F5F5F303F;
defparam \val_B[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \alu|Mux8~0 (
// Equation(s):
// \alu|Mux8~0_combout  = ( !\ALU_op[1]~input_o  & ( (((!\ALU_op[0]~input_o  & (\alu|Add0~29_sumout )) # (\ALU_op[0]~input_o  & ((\alu|Add1~29_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\val_B[7]~9_combout  & ((((\ALU_op[0]~input_o ))))) # 
// (\val_B[7]~9_combout  & (A[7] & (!\sel_A~input_o  & (!\ALU_op[0]~input_o )))) ) )

	.dataa(!A[7]),
	.datab(!\val_B[7]~9_combout ),
	.datac(!\sel_A~input_o ),
	.datad(!\ALU_op[0]~input_o ),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~29_sumout ),
	.datag(!\alu|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux8~0 .extended_lut = "on";
defparam \alu|Mux8~0 .lut_mask = 64'h0F0010CC0FFF10CC;
defparam \alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \C[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[7]),
	.prn(vcc));
// synopsys translate_off
defparam \C[7] .is_wysiwyg = "true";
defparam \C[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N21
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \wb_sel[1]~input_o  & ( C[7] & ( (!\wb_sel[0]~input_o  & ((\sximm8[7]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[7]~input_o )) ) ) ) # ( !\wb_sel[1]~input_o  & ( C[7] & ( (!\wb_sel[0]~input_o ) # (\pc[7]~input_o ) ) ) ) # ( 
// \wb_sel[1]~input_o  & ( !C[7] & ( (!\wb_sel[0]~input_o  & ((\sximm8[7]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[7]~input_o )) ) ) ) # ( !\wb_sel[1]~input_o  & ( !C[7] & ( (\wb_sel[0]~input_o  & \pc[7]~input_o ) ) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(!\mdata[7]~input_o ),
	.datac(!\sximm8[7]~input_o ),
	.datad(!\pc[7]~input_o ),
	.datae(!\wb_sel[1]~input_o ),
	.dataf(!C[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N59
dffeas \regfile|m~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~87 .is_wysiwyg = "true";
defparam \regfile|m~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \regfile|m~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~103 .is_wysiwyg = "true";
defparam \regfile|m~103 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \regfile|m~119feeder (
// Equation(s):
// \regfile|m~119feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~119feeder .extended_lut = "off";
defparam \regfile|m~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \regfile|m~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~119 .is_wysiwyg = "true";
defparam \regfile|m~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N2
dffeas \regfile|m~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~39 .is_wysiwyg = "true";
defparam \regfile|m~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N14
dffeas \regfile|m~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~55 .is_wysiwyg = "true";
defparam \regfile|m~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N41
dffeas \regfile|m~23 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~23 .is_wysiwyg = "true";
defparam \regfile|m~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \regfile|m~7feeder (
// Equation(s):
// \regfile|m~7feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~7feeder .extended_lut = "off";
defparam \regfile|m~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N55
dffeas \regfile|m~7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~7 .is_wysiwyg = "true";
defparam \regfile|m~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \regfile|m~220 (
// Equation(s):
// \regfile|m~220_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (!\r_addr[2]~input_o  & (\regfile|m~7_q ))) # (\r_addr[0]~input_o  & ((((\regfile|m~23_q ))) # (\r_addr[2]~input_o ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (!\r_addr[2]~input_o  & (\regfile|m~39_q ))) # (\r_addr[0]~input_o  & ((((\regfile|m~55_q ))) # (\r_addr[2]~input_o ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\regfile|m~39_q ),
	.datad(!\regfile|m~55_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~23_q ),
	.datag(!\regfile|m~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~220 .extended_lut = "on";
defparam \regfile|m~220 .lut_mask = 64'h1919195D5D5D195D;
defparam \regfile|m~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \regfile|m~71feeder (
// Equation(s):
// \regfile|m~71feeder_combout  = ( \Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~71feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~71feeder .extended_lut = "off";
defparam \regfile|m~71feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~71feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \regfile|m~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~71 .is_wysiwyg = "true";
defparam \regfile|m~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \regfile|m~156 (
// Equation(s):
// \regfile|m~156_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~220_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~220_combout  & ((\regfile|m~71_q ))) # (\regfile|m~220_combout  & (\regfile|m~87_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~220_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~220_combout  & (\regfile|m~103_q )) # (\regfile|m~220_combout  & ((\regfile|m~119_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~87_q ),
	.datac(!\regfile|m~103_q ),
	.datad(!\regfile|m~119_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~220_combout ),
	.datag(!\regfile|m~71_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~156 .extended_lut = "on";
defparam \regfile|m~156 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regfile|m~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N8
dffeas \shift_in[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~156_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[7] .is_wysiwyg = "true";
defparam \shift_in[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \sximm5[6]~input (
	.i(sximm5[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm5[6]~input_o ));
// synopsys translate_off
defparam \sximm5[6]~input .bus_hold = "false";
defparam \sximm5[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \val_B[6]~8 (
// Equation(s):
// \val_B[6]~8_combout  = ( \sximm5[6]~input_o  & ( shift_in[5] & ( (!\val_B[14]~2_combout  & (((!\val_B[14]~1_combout ) # (shift_in[7])))) # (\val_B[14]~2_combout  & (((\val_B[14]~1_combout )) # (shift_in[6]))) ) ) ) # ( !\sximm5[6]~input_o  & ( shift_in[5] 
// & ( (!\val_B[14]~2_combout  & (((shift_in[7] & \val_B[14]~1_combout )))) # (\val_B[14]~2_combout  & (((\val_B[14]~1_combout )) # (shift_in[6]))) ) ) ) # ( \sximm5[6]~input_o  & ( !shift_in[5] & ( (!\val_B[14]~2_combout  & (((!\val_B[14]~1_combout ) # 
// (shift_in[7])))) # (\val_B[14]~2_combout  & (shift_in[6] & ((!\val_B[14]~1_combout )))) ) ) ) # ( !\sximm5[6]~input_o  & ( !shift_in[5] & ( (!\val_B[14]~2_combout  & (((shift_in[7] & \val_B[14]~1_combout )))) # (\val_B[14]~2_combout  & (shift_in[6] & 
// ((!\val_B[14]~1_combout )))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!shift_in[6]),
	.datac(!shift_in[7]),
	.datad(!\val_B[14]~1_combout ),
	.datae(!\sximm5[6]~input_o ),
	.dataf(!shift_in[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[6]~8 .extended_lut = "off";
defparam \val_B[6]~8 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \val_B[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \alu|Mux9~0 (
// Equation(s):
// \alu|Mux9~0_combout  = ( !\ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (((\alu|Add0~25_sumout )))) # (\ALU_op[0]~input_o  & ((((\alu|Add1~25_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (A[6] & (!\sel_A~input_o  & 
// (\val_B[6]~8_combout )))) # (\ALU_op[0]~input_o  & ((((!\val_B[6]~8_combout ))))) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!A[6]),
	.datac(!\sel_A~input_o ),
	.datad(!\val_B[6]~8_combout ),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~25_sumout ),
	.datag(!\alu|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux9~0 .extended_lut = "on";
defparam \alu|Mux9~0 .lut_mask = 64'h0A0A55205F5F5520;
defparam \alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N20
dffeas \C[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[6]),
	.prn(vcc));
// synopsys translate_off
defparam \C[6] .is_wysiwyg = "true";
defparam \C[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \wb_sel[1]~input_o  & ( C[6] & ( (!\wb_sel[0]~input_o  & (\sximm8[6]~input_o )) # (\wb_sel[0]~input_o  & ((\mdata[6]~input_o ))) ) ) ) # ( !\wb_sel[1]~input_o  & ( C[6] & ( (!\wb_sel[0]~input_o ) # (\pc[6]~input_o ) ) ) ) # ( 
// \wb_sel[1]~input_o  & ( !C[6] & ( (!\wb_sel[0]~input_o  & (\sximm8[6]~input_o )) # (\wb_sel[0]~input_o  & ((\mdata[6]~input_o ))) ) ) ) # ( !\wb_sel[1]~input_o  & ( !C[6] & ( (\wb_sel[0]~input_o  & \pc[6]~input_o ) ) ) )

	.dataa(!\sximm8[6]~input_o ),
	.datab(!\mdata[6]~input_o ),
	.datac(!\wb_sel[0]~input_o ),
	.datad(!\pc[6]~input_o ),
	.datae(!\wb_sel[1]~input_o ),
	.dataf(!C[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N6
cyclonev_lcell_comb \regfile|m~86feeder (
// Equation(s):
// \regfile|m~86feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~86feeder .extended_lut = "off";
defparam \regfile|m~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N8
dffeas \regfile|m~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~86 .is_wysiwyg = "true";
defparam \regfile|m~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N41
dffeas \regfile|m~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~118 .is_wysiwyg = "true";
defparam \regfile|m~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N48
cyclonev_lcell_comb \regfile|m~102feeder (
// Equation(s):
// \regfile|m~102feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~102feeder .extended_lut = "off";
defparam \regfile|m~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N49
dffeas \regfile|m~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~102 .is_wysiwyg = "true";
defparam \regfile|m~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N20
dffeas \regfile|m~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~38 .is_wysiwyg = "true";
defparam \regfile|m~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N44
dffeas \regfile|m~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~54 .is_wysiwyg = "true";
defparam \regfile|m~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \regfile|m~22feeder (
// Equation(s):
// \regfile|m~22feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~22feeder .extended_lut = "off";
defparam \regfile|m~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N26
dffeas \regfile|m~22 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~22 .is_wysiwyg = "true";
defparam \regfile|m~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \regfile|m~6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~6 .is_wysiwyg = "true";
defparam \regfile|m~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \regfile|m~216 (
// Equation(s):
// \regfile|m~216_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (!\r_addr[2]~input_o  & (\regfile|m~6_q ))) # (\r_addr[0]~input_o  & ((((\regfile|m~22_q ))) # (\r_addr[2]~input_o ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (!\r_addr[2]~input_o  & (\regfile|m~38_q ))) # (\r_addr[0]~input_o  & ((((\regfile|m~54_q ))) # (\r_addr[2]~input_o ))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\regfile|m~38_q ),
	.datad(!\regfile|m~54_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~22_q ),
	.datag(!\regfile|m~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~216 .extended_lut = "on";
defparam \regfile|m~216 .lut_mask = 64'h1919195D5D5D195D;
defparam \regfile|m~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \regfile|m~70feeder (
// Equation(s):
// \regfile|m~70feeder_combout  = ( \Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~70feeder .extended_lut = "off";
defparam \regfile|m~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \regfile|m~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~70 .is_wysiwyg = "true";
defparam \regfile|m~70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \regfile|m~152 (
// Equation(s):
// \regfile|m~152_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\regfile|m~216_combout )))) # (\r_addr[2]~input_o  & ((!\regfile|m~216_combout  & ((\regfile|m~70_q ))) # (\regfile|m~216_combout  & (\regfile|m~86_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( ((!\r_addr[2]~input_o  & (((\regfile|m~216_combout )))) # (\r_addr[2]~input_o  & ((!\regfile|m~216_combout  & ((\regfile|m~102_q ))) # (\regfile|m~216_combout  & (\regfile|m~118_q ))))) ) )

	.dataa(!\regfile|m~86_q ),
	.datab(!\regfile|m~118_q ),
	.datac(!\regfile|m~102_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~216_combout ),
	.datag(!\regfile|m~70_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~152 .extended_lut = "on";
defparam \regfile|m~152 .lut_mask = 64'h000F000FFF55FF33;
defparam \regfile|m~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \shift_in[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[6] .is_wysiwyg = "true";
defparam \shift_in[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \val_B[5]~7 (
// Equation(s):
// \val_B[5]~7_combout  = ( shift_in[4] & ( shift_in[5] & ( ((!\val_B[14]~1_combout  & (\sximm5[5]~input_o )) # (\val_B[14]~1_combout  & ((shift_in[6])))) # (\val_B[14]~2_combout ) ) ) ) # ( !shift_in[4] & ( shift_in[5] & ( (!\val_B[14]~1_combout  & 
// (((\val_B[14]~2_combout )) # (\sximm5[5]~input_o ))) # (\val_B[14]~1_combout  & (((!\val_B[14]~2_combout  & shift_in[6])))) ) ) ) # ( shift_in[4] & ( !shift_in[5] & ( (!\val_B[14]~1_combout  & (\sximm5[5]~input_o  & (!\val_B[14]~2_combout ))) # 
// (\val_B[14]~1_combout  & (((shift_in[6]) # (\val_B[14]~2_combout )))) ) ) ) # ( !shift_in[4] & ( !shift_in[5] & ( (!\val_B[14]~2_combout  & ((!\val_B[14]~1_combout  & (\sximm5[5]~input_o )) # (\val_B[14]~1_combout  & ((shift_in[6]))))) ) ) )

	.dataa(!\sximm5[5]~input_o ),
	.datab(!\val_B[14]~1_combout ),
	.datac(!\val_B[14]~2_combout ),
	.datad(!shift_in[6]),
	.datae(!shift_in[4]),
	.dataf(!shift_in[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[5]~7 .extended_lut = "off";
defparam \val_B[5]~7 .lut_mask = 64'h407043734C7C4F7F;
defparam \val_B[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \alu|Mux10~0 (
// Equation(s):
// \alu|Mux10~0_combout  = ( !\ALU_op[1]~input_o  & ( (((!\ALU_op[0]~input_o  & (\alu|Add0~21_sumout )) # (\ALU_op[0]~input_o  & ((\alu|Add1~21_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\val_B[5]~7_combout  & ((((\ALU_op[0]~input_o ))))) # 
// (\val_B[5]~7_combout  & (A[5] & (!\sel_A~input_o  & (!\ALU_op[0]~input_o )))) ) )

	.dataa(!\val_B[5]~7_combout ),
	.datab(!A[5]),
	.datac(!\sel_A~input_o ),
	.datad(!\ALU_op[0]~input_o ),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~21_sumout ),
	.datag(!\alu|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux10~0 .extended_lut = "on";
defparam \alu|Mux10~0 .lut_mask = 64'h0F0010AA0FFF10AA;
defparam \alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N44
dffeas \C[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[5]),
	.prn(vcc));
// synopsys translate_off
defparam \C[5] .is_wysiwyg = "true";
defparam \C[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N9
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \wb_sel[1]~input_o  & ( C[5] & ( (!\wb_sel[0]~input_o  & ((\sximm8[5]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[5]~input_o )) ) ) ) # ( !\wb_sel[1]~input_o  & ( C[5] & ( (!\wb_sel[0]~input_o ) # (\pc[5]~input_o ) ) ) ) # ( 
// \wb_sel[1]~input_o  & ( !C[5] & ( (!\wb_sel[0]~input_o  & ((\sximm8[5]~input_o ))) # (\wb_sel[0]~input_o  & (\mdata[5]~input_o )) ) ) ) # ( !\wb_sel[1]~input_o  & ( !C[5] & ( (\wb_sel[0]~input_o  & \pc[5]~input_o ) ) ) )

	.dataa(!\mdata[5]~input_o ),
	.datab(!\sximm8[5]~input_o ),
	.datac(!\wb_sel[0]~input_o ),
	.datad(!\pc[5]~input_o ),
	.datae(!\wb_sel[1]~input_o ),
	.dataf(!C[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \regfile|m~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~53 .is_wysiwyg = "true";
defparam \regfile|m~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N4
dffeas \regfile|m~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~37 .is_wysiwyg = "true";
defparam \regfile|m~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \regfile|m~21feeder (
// Equation(s):
// \regfile|m~21feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~21feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~21feeder .extended_lut = "off";
defparam \regfile|m~21feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~21feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N37
dffeas \regfile|m~21 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~21 .is_wysiwyg = "true";
defparam \regfile|m~21 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N27
cyclonev_lcell_comb \regfile|m~5feeder (
// Equation(s):
// \regfile|m~5feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~5feeder .extended_lut = "off";
defparam \regfile|m~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N28
dffeas \regfile|m~5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~5 .is_wysiwyg = "true";
defparam \regfile|m~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \regfile|m~212 (
// Equation(s):
// \regfile|m~212_combout  = ( !\r_addr[1]~input_o  & ( ((!\r_addr[0]~input_o  & (\regfile|m~5_q  & (!\r_addr[2]~input_o ))) # (\r_addr[0]~input_o  & (((\regfile|m~21_q ) # (\r_addr[2]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (((\regfile|m~37_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\regfile|m~53_q ))) ) )

	.dataa(!\regfile|m~53_q ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\regfile|m~37_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~21_q ),
	.datag(!\regfile|m~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~212 .extended_lut = "on";
defparam \regfile|m~212 .lut_mask = 64'h0C331D333F331D33;
defparam \regfile|m~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \regfile|m~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~101 .is_wysiwyg = "true";
defparam \regfile|m~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N11
dffeas \regfile|m~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~117 .is_wysiwyg = "true";
defparam \regfile|m~117 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \regfile|m~85feeder (
// Equation(s):
// \regfile|m~85feeder_combout  = ( \Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~85feeder .extended_lut = "off";
defparam \regfile|m~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \regfile|m~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~85 .is_wysiwyg = "true";
defparam \regfile|m~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N10
dffeas \regfile|m~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~69 .is_wysiwyg = "true";
defparam \regfile|m~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \regfile|m~148 (
// Equation(s):
// \regfile|m~148_combout  = ( !\r_addr[1]~input_o  & ( (!\regfile|m~212_combout  & (\r_addr[2]~input_o  & (\regfile|m~69_q ))) # (\regfile|m~212_combout  & ((!\r_addr[2]~input_o ) # (((\regfile|m~85_q ))))) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\regfile|m~212_combout  & (\r_addr[2]~input_o  & (\regfile|m~101_q ))) # (\regfile|m~212_combout  & ((!\r_addr[2]~input_o ) # (((\regfile|m~117_q ))))) ) )

	.dataa(!\regfile|m~212_combout ),
	.datab(!\r_addr[2]~input_o ),
	.datac(!\regfile|m~101_q ),
	.datad(!\regfile|m~117_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~85_q ),
	.datag(!\regfile|m~69_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~148 .extended_lut = "on";
defparam \regfile|m~148 .lut_mask = 64'h4646465757574657;
defparam \regfile|m~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N50
dffeas \shift_in[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~148_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[5] .is_wysiwyg = "true";
defparam \shift_in[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \val_B[4]~6 (
// Equation(s):
// \val_B[4]~6_combout  = ( shift_in[3] & ( shift_in[5] & ( ((!\val_B[14]~2_combout  & (\sximm5[4]~input_o )) # (\val_B[14]~2_combout  & ((shift_in[4])))) # (\val_B[14]~1_combout ) ) ) ) # ( !shift_in[3] & ( shift_in[5] & ( (!\val_B[14]~2_combout  & 
// (((\val_B[14]~1_combout )) # (\sximm5[4]~input_o ))) # (\val_B[14]~2_combout  & (((!\val_B[14]~1_combout  & shift_in[4])))) ) ) ) # ( shift_in[3] & ( !shift_in[5] & ( (!\val_B[14]~2_combout  & (\sximm5[4]~input_o  & (!\val_B[14]~1_combout ))) # 
// (\val_B[14]~2_combout  & (((shift_in[4]) # (\val_B[14]~1_combout )))) ) ) ) # ( !shift_in[3] & ( !shift_in[5] & ( (!\val_B[14]~1_combout  & ((!\val_B[14]~2_combout  & (\sximm5[4]~input_o )) # (\val_B[14]~2_combout  & ((shift_in[4]))))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!\sximm5[4]~input_o ),
	.datac(!\val_B[14]~1_combout ),
	.datad(!shift_in[4]),
	.datae(!shift_in[3]),
	.dataf(!shift_in[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[4]~6 .extended_lut = "off";
defparam \val_B[4]~6 .lut_mask = 64'h207025752A7A2F7F;
defparam \val_B[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \alu|Mux11~0 (
// Equation(s):
// \alu|Mux11~0_combout  = ( !\ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (((\alu|Add0~17_sumout )))) # (\ALU_op[0]~input_o  & ((((\alu|Add1~17_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (A[4] & (!\sel_A~input_o  & 
// (\val_B[4]~6_combout )))) # (\ALU_op[0]~input_o  & ((((!\val_B[4]~6_combout ))))) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!A[4]),
	.datac(!\sel_A~input_o ),
	.datad(!\val_B[4]~6_combout ),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~17_sumout ),
	.datag(!\alu|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux11~0 .extended_lut = "on";
defparam \alu|Mux11~0 .lut_mask = 64'h0A0A55205F5F5520;
defparam \alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \C[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[4]),
	.prn(vcc));
// synopsys translate_off
defparam \C[4] .is_wysiwyg = "true";
defparam \C[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \wb_sel[0]~input_o  & ( C[4] & ( (!\wb_sel[1]~input_o  & (\pc[4]~input_o )) # (\wb_sel[1]~input_o  & ((\mdata[4]~input_o ))) ) ) ) # ( !\wb_sel[0]~input_o  & ( C[4] & ( (!\wb_sel[1]~input_o ) # (\sximm8[4]~input_o ) ) ) ) # ( 
// \wb_sel[0]~input_o  & ( !C[4] & ( (!\wb_sel[1]~input_o  & (\pc[4]~input_o )) # (\wb_sel[1]~input_o  & ((\mdata[4]~input_o ))) ) ) ) # ( !\wb_sel[0]~input_o  & ( !C[4] & ( (\wb_sel[1]~input_o  & \sximm8[4]~input_o ) ) ) )

	.dataa(!\wb_sel[1]~input_o ),
	.datab(!\pc[4]~input_o ),
	.datac(!\mdata[4]~input_o ),
	.datad(!\sximm8[4]~input_o ),
	.datae(!\wb_sel[0]~input_o ),
	.dataf(!C[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h00552727AAFF2727;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \regfile|m~116feeder (
// Equation(s):
// \regfile|m~116feeder_combout  = ( \Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~116feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~116feeder .extended_lut = "off";
defparam \regfile|m~116feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~116feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \regfile|m~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~116 .is_wysiwyg = "true";
defparam \regfile|m~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \regfile|m~100feeder (
// Equation(s):
// \regfile|m~100feeder_combout  = ( \Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~100feeder .extended_lut = "off";
defparam \regfile|m~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N35
dffeas \regfile|m~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~100 .is_wysiwyg = "true";
defparam \regfile|m~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \regfile|m~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~84 .is_wysiwyg = "true";
defparam \regfile|m~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \regfile|m~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~52 .is_wysiwyg = "true";
defparam \regfile|m~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N2
dffeas \regfile|m~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~36 .is_wysiwyg = "true";
defparam \regfile|m~36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \regfile|m~20feeder (
// Equation(s):
// \regfile|m~20feeder_combout  = \Mux11~0_combout 

	.dataa(gnd),
	.datab(!\Mux11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~20feeder .extended_lut = "off";
defparam \regfile|m~20feeder .lut_mask = 64'h3333333333333333;
defparam \regfile|m~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \regfile|m~20 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~20 .is_wysiwyg = "true";
defparam \regfile|m~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N43
dffeas \regfile|m~4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~4 .is_wysiwyg = "true";
defparam \regfile|m~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \regfile|m~208 (
// Equation(s):
// \regfile|m~208_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & (((!\r_addr[0]~input_o  & (\regfile|m~4_q )) # (\r_addr[0]~input_o  & ((\regfile|m~20_q )))))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) ) # ( \r_addr[1]~input_o  & 
// ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (((\regfile|m~36_q )))) # (\r_addr[0]~input_o  & (\regfile|m~52_q )))) # (\r_addr[2]~input_o  & ((((\r_addr[0]~input_o ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~52_q ),
	.datac(!\regfile|m~36_q ),
	.datad(!\r_addr[0]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~20_q ),
	.datag(!\regfile|m~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~208 .extended_lut = "on";
defparam \regfile|m~208 .lut_mask = 64'h0A550A770AFF0A77;
defparam \regfile|m~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N8
dffeas \regfile|m~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~68 .is_wysiwyg = "true";
defparam \regfile|m~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \regfile|m~144 (
// Equation(s):
// \regfile|m~144_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~208_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~208_combout  & (\regfile|m~68_q )) # (\regfile|m~208_combout  & ((\regfile|m~84_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~208_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~208_combout  & ((\regfile|m~100_q ))) # (\regfile|m~208_combout  & (\regfile|m~116_q ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~116_q ),
	.datac(!\regfile|m~100_q ),
	.datad(!\regfile|m~84_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~208_combout ),
	.datag(!\regfile|m~68_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~144 .extended_lut = "on";
defparam \regfile|m~144 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regfile|m~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N2
dffeas \shift_in[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~144_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[4] .is_wysiwyg = "true";
defparam \shift_in[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N45
cyclonev_lcell_comb \val_B[3]~5 (
// Equation(s):
// \val_B[3]~5_combout  = ( shift_in[4] & ( shift_in[2] & ( ((!\val_B[14]~2_combout  & (\sximm5[3]~input_o )) # (\val_B[14]~2_combout  & ((shift_in[3])))) # (\val_B[14]~1_combout ) ) ) ) # ( !shift_in[4] & ( shift_in[2] & ( (!\val_B[14]~2_combout  & 
// (!\val_B[14]~1_combout  & (\sximm5[3]~input_o ))) # (\val_B[14]~2_combout  & (((shift_in[3])) # (\val_B[14]~1_combout ))) ) ) ) # ( shift_in[4] & ( !shift_in[2] & ( (!\val_B[14]~2_combout  & (((\sximm5[3]~input_o )) # (\val_B[14]~1_combout ))) # 
// (\val_B[14]~2_combout  & (!\val_B[14]~1_combout  & ((shift_in[3])))) ) ) ) # ( !shift_in[4] & ( !shift_in[2] & ( (!\val_B[14]~1_combout  & ((!\val_B[14]~2_combout  & (\sximm5[3]~input_o )) # (\val_B[14]~2_combout  & ((shift_in[3]))))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!\val_B[14]~1_combout ),
	.datac(!\sximm5[3]~input_o ),
	.datad(!shift_in[3]),
	.datae(!shift_in[4]),
	.dataf(!shift_in[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[3]~5 .extended_lut = "off";
defparam \val_B[3]~5 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \val_B[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \alu|Mux12~0 (
// Equation(s):
// \alu|Mux12~0_combout  = ( !\ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (((\alu|Add0~13_sumout )))) # (\ALU_op[0]~input_o  & ((((\alu|Add1~13_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (A[3] & (!\sel_A~input_o  & 
// (\val_B[3]~5_combout )))) # (\ALU_op[0]~input_o  & ((((!\val_B[3]~5_combout ))))) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!A[3]),
	.datac(!\sel_A~input_o ),
	.datad(!\val_B[3]~5_combout ),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~13_sumout ),
	.datag(!\alu|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux12~0 .extended_lut = "on";
defparam \alu|Mux12~0 .lut_mask = 64'h0A0A55205F5F5520;
defparam \alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N38
dffeas \C[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[3]),
	.prn(vcc));
// synopsys translate_off
defparam \C[3] .is_wysiwyg = "true";
defparam \C[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \mdata[3]~input (
	.i(mdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mdata[3]~input_o ));
// synopsys translate_off
defparam \mdata[3]~input .bus_hold = "false";
defparam \mdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \pc[3]~input (
	.i(pc[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pc[3]~input_o ));
// synopsys translate_off
defparam \pc[3]~input .bus_hold = "false";
defparam \pc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \sximm8[3]~input (
	.i(sximm8[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sximm8[3]~input_o ));
// synopsys translate_off
defparam \sximm8[3]~input .bus_hold = "false";
defparam \sximm8[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \pc[3]~input_o  & ( \sximm8[3]~input_o  & ( (!\wb_sel[0]~input_o  & (((\wb_sel[1]~input_o )) # (C[3]))) # (\wb_sel[0]~input_o  & (((!\wb_sel[1]~input_o ) # (\mdata[3]~input_o )))) ) ) ) # ( !\pc[3]~input_o  & ( \sximm8[3]~input_o  & 
// ( (!\wb_sel[0]~input_o  & (((\wb_sel[1]~input_o )) # (C[3]))) # (\wb_sel[0]~input_o  & (((\mdata[3]~input_o  & \wb_sel[1]~input_o )))) ) ) ) # ( \pc[3]~input_o  & ( !\sximm8[3]~input_o  & ( (!\wb_sel[0]~input_o  & (C[3] & ((!\wb_sel[1]~input_o )))) # 
// (\wb_sel[0]~input_o  & (((!\wb_sel[1]~input_o ) # (\mdata[3]~input_o )))) ) ) ) # ( !\pc[3]~input_o  & ( !\sximm8[3]~input_o  & ( (!\wb_sel[0]~input_o  & (C[3] & ((!\wb_sel[1]~input_o )))) # (\wb_sel[0]~input_o  & (((\mdata[3]~input_o  & 
// \wb_sel[1]~input_o )))) ) ) )

	.dataa(!\wb_sel[0]~input_o ),
	.datab(!C[3]),
	.datac(!\mdata[3]~input_o ),
	.datad(!\wb_sel[1]~input_o ),
	.datae(!\pc[3]~input_o ),
	.dataf(!\sximm8[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \regfile|m~115feeder (
// Equation(s):
// \regfile|m~115feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~115feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~115feeder .extended_lut = "off";
defparam \regfile|m~115feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~115feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N41
dffeas \regfile|m~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~115 .is_wysiwyg = "true";
defparam \regfile|m~115 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \regfile|m~99feeder (
// Equation(s):
// \regfile|m~99feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~99feeder .extended_lut = "off";
defparam \regfile|m~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \regfile|m~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~99 .is_wysiwyg = "true";
defparam \regfile|m~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \regfile|m~83feeder (
// Equation(s):
// \regfile|m~83feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~83feeder .extended_lut = "off";
defparam \regfile|m~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N4
dffeas \regfile|m~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~83 .is_wysiwyg = "true";
defparam \regfile|m~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \regfile|m~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~35 .is_wysiwyg = "true";
defparam \regfile|m~35 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \regfile|m~19feeder (
// Equation(s):
// \regfile|m~19feeder_combout  = \Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~19feeder .extended_lut = "off";
defparam \regfile|m~19feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regfile|m~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \regfile|m~19 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~19 .is_wysiwyg = "true";
defparam \regfile|m~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N14
dffeas \regfile|m~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~51 .is_wysiwyg = "true";
defparam \regfile|m~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N43
dffeas \regfile|m~3 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~3 .is_wysiwyg = "true";
defparam \regfile|m~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \regfile|m~204 (
// Equation(s):
// \regfile|m~204_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\regfile|m~3_q )) # (\r_addr[0]~input_o  & (((\regfile|m~19_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) ) # ( \r_addr[1]~input_o  & ( 
// (!\r_addr[2]~input_o  & ((!\r_addr[0]~input_o  & (\regfile|m~35_q )) # (\r_addr[0]~input_o  & (((\regfile|m~51_q )))))) # (\r_addr[2]~input_o  & (\r_addr[0]~input_o )) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\r_addr[0]~input_o ),
	.datac(!\regfile|m~35_q ),
	.datad(!\regfile|m~19_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~51_q ),
	.datag(!\regfile|m~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~204 .extended_lut = "on";
defparam \regfile|m~204 .lut_mask = 64'h193B1919193B3B3B;
defparam \regfile|m~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \regfile|m~67feeder (
// Equation(s):
// \regfile|m~67feeder_combout  = ( \Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~67feeder .extended_lut = "off";
defparam \regfile|m~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N28
dffeas \regfile|m~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~67 .is_wysiwyg = "true";
defparam \regfile|m~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \regfile|m~140 (
// Equation(s):
// \regfile|m~140_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~204_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~204_combout  & (\regfile|m~67_q )) # (\regfile|m~204_combout  & ((\regfile|m~83_q )))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~204_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~204_combout  & ((\regfile|m~99_q ))) # (\regfile|m~204_combout  & (\regfile|m~115_q ))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~115_q ),
	.datac(!\regfile|m~99_q ),
	.datad(!\regfile|m~83_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~204_combout ),
	.datag(!\regfile|m~67_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~140 .extended_lut = "on";
defparam \regfile|m~140 .lut_mask = 64'h05050505AAFFBBBB;
defparam \regfile|m~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \shift_in[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[3] .is_wysiwyg = "true";
defparam \shift_in[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \val_B[2]~4 (
// Equation(s):
// \val_B[2]~4_combout  = ( shift_in[3] & ( shift_in[1] & ( ((!\val_B[14]~2_combout  & (\sximm5[2]~input_o )) # (\val_B[14]~2_combout  & ((shift_in[2])))) # (\val_B[14]~1_combout ) ) ) ) # ( !shift_in[3] & ( shift_in[1] & ( (!\val_B[14]~1_combout  & 
// ((!\val_B[14]~2_combout  & (\sximm5[2]~input_o )) # (\val_B[14]~2_combout  & ((shift_in[2]))))) # (\val_B[14]~1_combout  & (((\val_B[14]~2_combout )))) ) ) ) # ( shift_in[3] & ( !shift_in[1] & ( (!\val_B[14]~1_combout  & ((!\val_B[14]~2_combout  & 
// (\sximm5[2]~input_o )) # (\val_B[14]~2_combout  & ((shift_in[2]))))) # (\val_B[14]~1_combout  & (((!\val_B[14]~2_combout )))) ) ) ) # ( !shift_in[3] & ( !shift_in[1] & ( (!\val_B[14]~1_combout  & ((!\val_B[14]~2_combout  & (\sximm5[2]~input_o )) # 
// (\val_B[14]~2_combout  & ((shift_in[2]))))) ) ) )

	.dataa(!\sximm5[2]~input_o ),
	.datab(!\val_B[14]~1_combout ),
	.datac(!shift_in[2]),
	.datad(!\val_B[14]~2_combout ),
	.datae(!shift_in[3]),
	.dataf(!shift_in[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[2]~4 .extended_lut = "off";
defparam \val_B[2]~4 .lut_mask = 64'h440C770C443F773F;
defparam \val_B[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \alu|Mux13~0 (
// Equation(s):
// \alu|Mux13~0_combout  = ( !\ALU_op[1]~input_o  & ( ((!\ALU_op[0]~input_o  & (\alu|Add0~9_sumout )) # (\ALU_op[0]~input_o  & (((\alu|Add1~9_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\ALU_op[0]~input_o  & (A[2] & (!\sel_A~input_o  & 
// (\val_B[2]~4_combout )))) # (\ALU_op[0]~input_o  & ((((!\val_B[2]~4_combout ))))) ) )

	.dataa(!A[2]),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\sel_A~input_o ),
	.datad(!\val_B[2]~4_combout ),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~9_sumout ),
	.datag(!\alu|Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux13~0 .extended_lut = "on";
defparam \alu|Mux13~0 .lut_mask = 64'h0C0C33403F3F3340;
defparam \alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N2
dffeas \C[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[2]),
	.prn(vcc));
// synopsys translate_off
defparam \C[2] .is_wysiwyg = "true";
defparam \C[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \wb_sel[0]~input_o  & ( C[2] & ( (!\wb_sel[1]~input_o  & ((\pc[2]~input_o ))) # (\wb_sel[1]~input_o  & (\mdata[2]~input_o )) ) ) ) # ( !\wb_sel[0]~input_o  & ( C[2] & ( (!\wb_sel[1]~input_o ) # (\sximm8[2]~input_o ) ) ) ) # ( 
// \wb_sel[0]~input_o  & ( !C[2] & ( (!\wb_sel[1]~input_o  & ((\pc[2]~input_o ))) # (\wb_sel[1]~input_o  & (\mdata[2]~input_o )) ) ) ) # ( !\wb_sel[0]~input_o  & ( !C[2] & ( (\sximm8[2]~input_o  & \wb_sel[1]~input_o ) ) ) )

	.dataa(!\mdata[2]~input_o ),
	.datab(!\sximm8[2]~input_o ),
	.datac(!\pc[2]~input_o ),
	.datad(!\wb_sel[1]~input_o ),
	.datae(!\wb_sel[0]~input_o ),
	.dataf(!C[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \regfile|m~82feeder (
// Equation(s):
// \regfile|m~82feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~82feeder .extended_lut = "off";
defparam \regfile|m~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N22
dffeas \regfile|m~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~82 .is_wysiwyg = "true";
defparam \regfile|m~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N22
dffeas \regfile|m~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~98 .is_wysiwyg = "true";
defparam \regfile|m~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \regfile|m~114feeder (
// Equation(s):
// \regfile|m~114feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~114feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~114feeder .extended_lut = "off";
defparam \regfile|m~114feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~114feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N37
dffeas \regfile|m~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~114 .is_wysiwyg = "true";
defparam \regfile|m~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \regfile|m~18feeder (
// Equation(s):
// \regfile|m~18feeder_combout  = \Mux13~0_combout 

	.dataa(gnd),
	.datab(!\Mux13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~18feeder .extended_lut = "off";
defparam \regfile|m~18feeder .lut_mask = 64'h3333333333333333;
defparam \regfile|m~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N56
dffeas \regfile|m~18 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~18 .is_wysiwyg = "true";
defparam \regfile|m~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \regfile|m~34feeder (
// Equation(s):
// \regfile|m~34feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~34feeder .extended_lut = "off";
defparam \regfile|m~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \regfile|m~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~34 .is_wysiwyg = "true";
defparam \regfile|m~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \regfile|m~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~50 .is_wysiwyg = "true";
defparam \regfile|m~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \regfile|m~2feeder (
// Equation(s):
// \regfile|m~2feeder_combout  = ( \Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~2feeder .extended_lut = "off";
defparam \regfile|m~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N55
dffeas \regfile|m~2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~2 .is_wysiwyg = "true";
defparam \regfile|m~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \regfile|m~200 (
// Equation(s):
// \regfile|m~200_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\regfile|m~2_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\regfile|m~18_q ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (((\regfile|m~34_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\regfile|m~50_q ) # (\r_addr[2]~input_o ))))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\regfile|m~18_q ),
	.datac(!\regfile|m~34_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~50_q ),
	.datag(!\regfile|m~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~200 .extended_lut = "on";
defparam \regfile|m~200 .lut_mask = 64'h1B550A551B555F55;
defparam \regfile|m~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \regfile|m~66feeder (
// Equation(s):
// \regfile|m~66feeder_combout  = \Mux13~0_combout 

	.dataa(gnd),
	.datab(!\Mux13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~66feeder .extended_lut = "off";
defparam \regfile|m~66feeder .lut_mask = 64'h3333333333333333;
defparam \regfile|m~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N43
dffeas \regfile|m~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~66 .is_wysiwyg = "true";
defparam \regfile|m~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \regfile|m~136 (
// Equation(s):
// \regfile|m~136_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~200_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~200_combout  & ((\regfile|m~66_q ))) # (\regfile|m~200_combout  & (\regfile|m~82_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~200_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~200_combout  & (\regfile|m~98_q )) # (\regfile|m~200_combout  & ((\regfile|m~114_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~82_q ),
	.datac(!\regfile|m~98_q ),
	.datad(!\regfile|m~114_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~200_combout ),
	.datag(!\regfile|m~66_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~136 .extended_lut = "on";
defparam \regfile|m~136 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regfile|m~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N56
dffeas \shift_in[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~136_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[2] .is_wysiwyg = "true";
defparam \shift_in[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \val_B[1]~3 (
// Equation(s):
// \val_B[1]~3_combout  = ( shift_in[2] & ( shift_in[1] & ( (!\val_B[14]~2_combout  & (((\sximm5[1]~input_o )) # (\val_B[14]~1_combout ))) # (\val_B[14]~2_combout  & ((!\val_B[14]~1_combout ) # ((shift_in[0])))) ) ) ) # ( !shift_in[2] & ( shift_in[1] & ( 
// (!\val_B[14]~2_combout  & (!\val_B[14]~1_combout  & (\sximm5[1]~input_o ))) # (\val_B[14]~2_combout  & ((!\val_B[14]~1_combout ) # ((shift_in[0])))) ) ) ) # ( shift_in[2] & ( !shift_in[1] & ( (!\val_B[14]~2_combout  & (((\sximm5[1]~input_o )) # 
// (\val_B[14]~1_combout ))) # (\val_B[14]~2_combout  & (\val_B[14]~1_combout  & ((shift_in[0])))) ) ) ) # ( !shift_in[2] & ( !shift_in[1] & ( (!\val_B[14]~2_combout  & (!\val_B[14]~1_combout  & (\sximm5[1]~input_o ))) # (\val_B[14]~2_combout  & 
// (\val_B[14]~1_combout  & ((shift_in[0])))) ) ) )

	.dataa(!\val_B[14]~2_combout ),
	.datab(!\val_B[14]~1_combout ),
	.datac(!\sximm5[1]~input_o ),
	.datad(!shift_in[0]),
	.datae(!shift_in[2]),
	.dataf(!shift_in[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[1]~3 .extended_lut = "off";
defparam \val_B[1]~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \val_B[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \alu|Mux14~0 (
// Equation(s):
// \alu|Mux14~0_combout  = ( !\ALU_op[1]~input_o  & ( ((!\ALU_op[0]~input_o  & (\alu|Add0~5_sumout )) # (\ALU_op[0]~input_o  & (((\alu|Add1~5_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\val_B[1]~3_combout  & (\ALU_op[0]~input_o )) # (\val_B[1]~3_combout  
// & (!\ALU_op[0]~input_o  & (!\sel_A~input_o  & (A[1])))) ) )

	.dataa(!\val_B[1]~3_combout ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\sel_A~input_o ),
	.datad(!A[1]),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~5_sumout ),
	.datag(!\alu|Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux14~0 .extended_lut = "on";
defparam \alu|Mux14~0 .lut_mask = 64'h0C0C22623F3F2262;
defparam \alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N26
dffeas \C[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[1]),
	.prn(vcc));
// synopsys translate_off
defparam \C[1] .is_wysiwyg = "true";
defparam \C[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( C[1] & ( \wb_sel[0]~input_o  & ( (!\wb_sel[1]~input_o  & ((\pc[1]~input_o ))) # (\wb_sel[1]~input_o  & (\mdata[1]~input_o )) ) ) ) # ( !C[1] & ( \wb_sel[0]~input_o  & ( (!\wb_sel[1]~input_o  & ((\pc[1]~input_o ))) # 
// (\wb_sel[1]~input_o  & (\mdata[1]~input_o )) ) ) ) # ( C[1] & ( !\wb_sel[0]~input_o  & ( (!\wb_sel[1]~input_o ) # (\sximm8[1]~input_o ) ) ) ) # ( !C[1] & ( !\wb_sel[0]~input_o  & ( (\wb_sel[1]~input_o  & \sximm8[1]~input_o ) ) ) )

	.dataa(!\wb_sel[1]~input_o ),
	.datab(!\mdata[1]~input_o ),
	.datac(!\pc[1]~input_o ),
	.datad(!\sximm8[1]~input_o ),
	.datae(!C[1]),
	.dataf(!\wb_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \regfile|m~81feeder (
// Equation(s):
// \regfile|m~81feeder_combout  = ( \Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~81feeder .extended_lut = "off";
defparam \regfile|m~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N44
dffeas \regfile|m~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~256_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~81 .is_wysiwyg = "true";
defparam \regfile|m~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N43
dffeas \regfile|m~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~259_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~97 .is_wysiwyg = "true";
defparam \regfile|m~97 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \regfile|m~113feeder (
// Equation(s):
// \regfile|m~113feeder_combout  = ( \Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~113feeder .extended_lut = "off";
defparam \regfile|m~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N52
dffeas \regfile|m~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~257_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~113 .is_wysiwyg = "true";
defparam \regfile|m~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N28
dffeas \regfile|m~17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~260_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~17 .is_wysiwyg = "true";
defparam \regfile|m~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N7
dffeas \regfile|m~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~263_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~33 .is_wysiwyg = "true";
defparam \regfile|m~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N50
dffeas \regfile|m~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~261_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~49 .is_wysiwyg = "true";
defparam \regfile|m~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N37
dffeas \regfile|m~1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|m~262_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~1 .is_wysiwyg = "true";
defparam \regfile|m~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \regfile|m~196 (
// Equation(s):
// \regfile|m~196_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & (((\regfile|m~1_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\r_addr[2]~input_o ))) # (\regfile|m~17_q ))) ) ) # ( \r_addr[1]~input_o  & ( (!\r_addr[0]~input_o  & 
// (((\regfile|m~33_q  & (!\r_addr[2]~input_o ))))) # (\r_addr[0]~input_o  & ((((\regfile|m~49_q ) # (\r_addr[2]~input_o ))))) ) )

	.dataa(!\r_addr[0]~input_o ),
	.datab(!\regfile|m~17_q ),
	.datac(!\regfile|m~33_q ),
	.datad(!\r_addr[2]~input_o ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~49_q ),
	.datag(!\regfile|m~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~196 .extended_lut = "on";
defparam \regfile|m~196 .lut_mask = 64'h1B550A551B555F55;
defparam \regfile|m~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \regfile|m~65feeder (
// Equation(s):
// \regfile|m~65feeder_combout  = ( \Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~65feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~65feeder .extended_lut = "off";
defparam \regfile|m~65feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regfile|m~65feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N47
dffeas \regfile|m~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regfile|m~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|m~258_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|m~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|m~65 .is_wysiwyg = "true";
defparam \regfile|m~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \regfile|m~132 (
// Equation(s):
// \regfile|m~132_combout  = ( !\r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~196_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~196_combout  & ((\regfile|m~65_q ))) # (\regfile|m~196_combout  & (\regfile|m~81_q ))))) ) ) # ( 
// \r_addr[1]~input_o  & ( (!\r_addr[2]~input_o  & ((((\regfile|m~196_combout ))))) # (\r_addr[2]~input_o  & (((!\regfile|m~196_combout  & (\regfile|m~97_q )) # (\regfile|m~196_combout  & ((\regfile|m~113_q )))))) ) )

	.dataa(!\r_addr[2]~input_o ),
	.datab(!\regfile|m~81_q ),
	.datac(!\regfile|m~97_q ),
	.datad(!\regfile|m~113_q ),
	.datae(!\r_addr[1]~input_o ),
	.dataf(!\regfile|m~196_combout ),
	.datag(!\regfile|m~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|m~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|m~132 .extended_lut = "on";
defparam \regfile|m~132 .lut_mask = 64'h05050505BBBBAAFF;
defparam \regfile|m~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N35
dffeas \shift_in[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\regfile|m~132_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\en_B~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(shift_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \shift_in[1] .is_wysiwyg = "true";
defparam \shift_in[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \val_B[0]~0 (
// Equation(s):
// \val_B[0]~0_combout  = ( \shift_op[0]~input_o  & ( shift_in[0] & ( (!\sel_B~input_o  & (\shift_op[1]~input_o  & ((shift_in[1])))) # (\sel_B~input_o  & (((\sximm5[0]~input_o )))) ) ) ) # ( !\shift_op[0]~input_o  & ( shift_in[0] & ( (!\sel_B~input_o  & 
// ((!\shift_op[1]~input_o ) # ((shift_in[1])))) # (\sel_B~input_o  & (((\sximm5[0]~input_o )))) ) ) ) # ( \shift_op[0]~input_o  & ( !shift_in[0] & ( (!\sel_B~input_o  & (\shift_op[1]~input_o  & ((shift_in[1])))) # (\sel_B~input_o  & (((\sximm5[0]~input_o 
// )))) ) ) ) # ( !\shift_op[0]~input_o  & ( !shift_in[0] & ( (!\sel_B~input_o  & (\shift_op[1]~input_o  & ((shift_in[1])))) # (\sel_B~input_o  & (((\sximm5[0]~input_o )))) ) ) )

	.dataa(!\shift_op[1]~input_o ),
	.datab(!\sximm5[0]~input_o ),
	.datac(!shift_in[1]),
	.datad(!\sel_B~input_o ),
	.datae(!\shift_op[0]~input_o ),
	.dataf(!shift_in[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\val_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \val_B[0]~0 .extended_lut = "off";
defparam \val_B[0]~0 .lut_mask = 64'h05330533AF330533;
defparam \val_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \alu|Mux15~0 (
// Equation(s):
// \alu|Mux15~0_combout  = ( !\ALU_op[1]~input_o  & ( ((!\ALU_op[0]~input_o  & (\alu|Add0~1_sumout )) # (\ALU_op[0]~input_o  & (((\alu|Add1~1_sumout ))))) ) ) # ( \ALU_op[1]~input_o  & ( (!\val_B[0]~0_combout  & (\ALU_op[0]~input_o )) # (\val_B[0]~0_combout  
// & (!\ALU_op[0]~input_o  & (!\sel_A~input_o  & (A[0])))) ) )

	.dataa(!\val_B[0]~0_combout ),
	.datab(!\ALU_op[0]~input_o ),
	.datac(!\sel_A~input_o ),
	.datad(!A[0]),
	.datae(!\ALU_op[1]~input_o ),
	.dataf(!\alu|Add1~1_sumout ),
	.datag(!\alu|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux15~0 .extended_lut = "on";
defparam \alu|Mux15~0 .lut_mask = 64'h0C0C22623F3F2262;
defparam \alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N44
dffeas \C[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_C~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(C[0]),
	.prn(vcc));
// synopsys translate_off
defparam \C[0] .is_wysiwyg = "true";
defparam \C[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = ( !\alu|Mux15~0_combout  & ( !\alu|Mux14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu|Mux15~0_combout ),
	.dataf(!\alu|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~0 .extended_lut = "off";
defparam \alu|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \alu|Equal0~3 (
// Equation(s):
// \alu|Equal0~3_combout  = ( !\alu|Mux4~0_combout  & ( !\alu|Mux5~0_combout  & ( (!\alu|Mux13~0_combout  & (!\alu|Mux6~0_combout  & !\alu|Mux1~0_combout )) ) ) )

	.dataa(!\alu|Mux13~0_combout ),
	.datab(gnd),
	.datac(!\alu|Mux6~0_combout ),
	.datad(!\alu|Mux1~0_combout ),
	.datae(!\alu|Mux4~0_combout ),
	.dataf(!\alu|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~3 .extended_lut = "off";
defparam \alu|Equal0~3 .lut_mask = 64'hA000000000000000;
defparam \alu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \alu|Equal0~2 (
// Equation(s):
// \alu|Equal0~2_combout  = ( !\alu|Mux12~0_combout  & ( !\alu|Mux9~0_combout  & ( (!\alu|Mux11~0_combout  & (!\alu|Mux10~0_combout  & (!\alu|Mux7~0_combout  & !\alu|Mux8~0_combout ))) ) ) )

	.dataa(!\alu|Mux11~0_combout ),
	.datab(!\alu|Mux10~0_combout ),
	.datac(!\alu|Mux7~0_combout ),
	.datad(!\alu|Mux8~0_combout ),
	.datae(!\alu|Mux12~0_combout ),
	.dataf(!\alu|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~2 .extended_lut = "off";
defparam \alu|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \alu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N54
cyclonev_lcell_comb \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = ( \alu|Equal0~3_combout  & ( \alu|Equal0~2_combout  & ( (!\alu|Mux3~0_combout  & (!\alu|Mux0~0_combout  & (!\alu|Mux2~0_combout  & \alu|Equal0~0_combout ))) ) ) )

	.dataa(!\alu|Mux3~0_combout ),
	.datab(!\alu|Mux0~0_combout ),
	.datac(!\alu|Mux2~0_combout ),
	.datad(!\alu|Equal0~0_combout ),
	.datae(!\alu|Equal0~3_combout ),
	.dataf(!\alu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~1 .extended_lut = "off";
defparam \alu|Equal0~1 .lut_mask = 64'h0000000000000080;
defparam \alu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \en_status~input (
	.i(en_status),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\en_status~input_o ));
// synopsys translate_off
defparam \en_status~input .bus_hold = "false";
defparam \en_status~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N55
dffeas \status[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_status~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(status[2]),
	.prn(vcc));
// synopsys translate_off
defparam \status[2] .is_wysiwyg = "true";
defparam \status[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \status[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\en_status~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(status[1]),
	.prn(vcc));
// synopsys translate_off
defparam \status[1] .is_wysiwyg = "true";
defparam \status[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \alu|Mux16~0 (
// Equation(s):
// \alu|Mux16~0_combout  = ( \alu|Add0~61_sumout  & ( (!\alu|Add1~61_sumout  & (!\val_B[15]~17_combout  & (!\ALU_op[0]~input_o  $ (\val_A[15]~0_combout )))) # (\alu|Add1~61_sumout  & (!\val_A[15]~0_combout  & (!\ALU_op[0]~input_o  $ (\val_B[15]~17_combout 
// )))) ) ) # ( !\alu|Add0~61_sumout  & ( (!\alu|Add1~61_sumout  & (\val_A[15]~0_combout  & (!\ALU_op[0]~input_o  $ (!\val_B[15]~17_combout )))) # (\alu|Add1~61_sumout  & (\val_B[15]~17_combout  & (!\ALU_op[0]~input_o  $ (!\val_A[15]~0_combout )))) ) )

	.dataa(!\ALU_op[0]~input_o ),
	.datab(!\val_A[15]~0_combout ),
	.datac(!\val_B[15]~17_combout ),
	.datad(!\alu|Add1~61_sumout ),
	.datae(gnd),
	.dataf(!\alu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux16~0 .extended_lut = "off";
defparam \alu|Mux16~0 .lut_mask = 64'h1206120690849084;
defparam \alu|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N55
dffeas \status[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ALU_op[1]~input_o ),
	.sload(gnd),
	.ena(\en_status~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(status[0]),
	.prn(vcc));
// synopsys translate_off
defparam \status[0] .is_wysiwyg = "true";
defparam \status[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y30_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
