

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Oct 25 00:56:47 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        FIR_128
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      513|  2.570 us|  5.130 us|  258|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      256|      512|     2 ~ 4|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    104|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|     277|   1564|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     76|    -|
|Register         |        -|    -|    4301|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    4578|   1744|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       4|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  112|  168|    0|
    |mul_32s_32s_32_2_1_U3  |mul_32s_32s_32_2_1  |        0|   3|  165|   50|    0|
    |mux_12864_32_1_1_U1    |mux_12864_32_1_1    |        0|   0|    0|  673|    0|
    |mux_12864_32_1_1_U2    |mux_12864_32_1_1    |        0|   0|    0|  673|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|   3|  277| 1564|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_2470_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln31_fu_2476_p2  |         +|   0|  0|  15|           8|           2|
    |mul_fu_626_p2        |         +|   0|  0|  39|          32|          32|
    |icmp_ln34_fu_657_p2  |      icmp|   0|  0|  11|           8|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 104|          80|          67|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |acc_fu_580                       |   9|          2|   32|         64|
    |ap_NS_fsm                        |  31|          6|    1|          6|
    |ap_phi_mux_mul_pn_phi_fu_604_p4  |   9|          2|   32|         64|
    |fir_int_int_shift_reg            |   9|          2|   32|         64|
    |i_fu_584                         |   9|          2|    8|         16|
    |mul_pn_reg_601                   |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  76|         16|  137|        278|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_fu_580                  |  32|   0|   32|          0|
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |fir_int_int_shift_reg       |  32|   0|   32|          0|
    |fir_int_int_shift_reg_1     |  32|   0|   32|          0|
    |fir_int_int_shift_reg_2     |  32|   0|   32|          0|
    |fir_int_int_shift_reg_3     |  32|   0|   32|          0|
    |fir_int_int_shift_reg_4     |  32|   0|   32|          0|
    |fir_int_int_shift_reg_5     |  32|   0|   32|          0|
    |fir_int_int_shift_reg_6     |  32|   0|   32|          0|
    |fir_int_int_shift_reg_7     |  32|   0|   32|          0|
    |fir_int_int_shift_reg_8     |  32|   0|   32|          0|
    |fir_int_int_shift_reg_9     |  32|   0|   32|          0|
    |i_fu_584                    |   8|   0|    8|          0|
    |icmp_ln34_reg_2521          |   1|   0|    1|          0|
    |mul_ln40_reg_2538           |  32|   0|   32|          0|
    |mul_pn_reg_601              |  32|   0|   32|          0|
    |mul_reg_2510                |  31|   0|   32|          1|
    |p_ZZ3firPiiE9shift_reg_10   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_100  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_101  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_102  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_103  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_104  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_105  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_106  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_107  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_108  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_109  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_11   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_110  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_111  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_112  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_113  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_114  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_115  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_116  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_117  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_118  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_119  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_12   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_120  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_121  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_122  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_123  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_124  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_125  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_126  |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_13   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_14   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_15   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_16   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_17   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_18   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_19   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_20   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_21   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_22   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_23   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_24   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_25   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_26   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_27   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_28   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_29   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_30   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_31   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_32   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_33   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_34   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_35   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_36   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_37   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_38   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_39   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_40   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_41   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_42   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_43   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_44   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_45   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_46   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_47   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_48   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_49   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_50   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_51   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_52   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_53   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_54   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_55   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_56   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_57   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_58   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_59   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_60   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_61   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_62   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_63   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_64   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_65   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_66   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_67   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_68   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_69   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_70   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_71   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_72   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_73   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_74   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_75   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_76   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_77   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_78   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_79   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_80   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_81   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_82   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_83   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_84   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_85   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_86   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_87   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_88   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_89   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_90   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_91   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_92   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_93   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_94   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_95   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_96   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_97   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_98   |  32|   0|   32|          0|
    |p_ZZ3firPiiE9shift_reg_99   |  32|   0|   32|          0|
    |tmp_1_reg_2533              |  32|   0|   32|          0|
    |tmp_reg_2525                |  32|   0|   32|          0|
    |x_read_reg_2505             |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |4301|   0| 4302|          1|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           fir|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

