/**
 * Copyright (c) @CompanyNameMagicTag 2024-2024. All rights reserved.
 *
 * Description: pcie_pcs_rb_regs.h header file
 * Author: @CompanyNameTag
 */


#ifndef MP12_PCIE_PCS_RB_REGS_H
#define MP12_PCIE_PCS_RB_REGS_H


/* phy优化寄存器 */
#define MP12_PCIE_PHY_BASE_ADDRESS           0x04981000
#define MP12_PCIE_PHY_DA_PLL_ICP_OFF         0x0A18
#define MP12_PCIE_PHY_TERMKCTRL0_OFF         0x0A9C
#define MP12_PCIE_PHY_GS_WINDOW_OFF          0x1588
#define MP12_PCIE_PHY_REG_RX_TST_OFF         0x1590
#define MP12_PCIE_PHY_RG_RX0_EQ_OFF          0x1534
#define MP12_PCIE_PHY_OFSTK_SEL_COUNT_OFF    0x1524
#define MP12_PCIE_PHY_RX_CTLE_OFF            0x1574
#define MP12_PCIE_PHY_RXCTRL_GSA_OFF         0x1530
#define MP12_PCIE_PHY_DA_RX0_CDR_KP_OFF      0x1564
#define MP12_PCIE_PHY_DA_RX0_CDR_KI_OFF      0X1540
#define MP12_PCIE_PHY_GS_ADAPE_OFF           0X1580
#define MP12_PCIE_PHY_DCC_WAIT_TIMER_OFF     0X15A0
#define MP12_PCIE_PHY_RX_EQ_CFG_OFF          0x1A04
#define MP12_PCIE_PHY_RX_GS_GAIN_OFF         0x1A18
#define MP12_PCIE_PHY_RX_GS_ATT_OFF          0x1A1C
#define MP12_PCIE_PHY_GL_KI_FINE_OFF         0x1A20
#define MP12_PCIE_PHY_EBUF_RD_THRD_OFF       0X1C04
#endif
