cocci_test_suite() {
	int cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 600 */;
	struct intc_prio_reg cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 551 */[]__initdata;
	struct intc_mask_reg cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 541 */[]__initdata;
	struct intc_sense_reg cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 536 */[]__initdata;
	struct intc_vect cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 531 */[]__initdata;
	struct intc_group cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 435 */[]__initdata;
	enum{UNUSED=0, IRL0_LLLL, IRL0_LLLH, IRL0_LLHL, IRL0_LLHH, IRL0_LHLL, IRL0_LHLH, IRL0_LHHL, IRL0_LHHH, IRL0_HLLL, IRL0_HLLH, IRL0_HLHL, IRL0_HLHH, IRL0_HHLL, IRL0_HHLH, IRL0_HHHL, IRQ0, IRQ1, IRQ2, IRQ3, DU, TMU00, TMU10, TMU20, TMU21, TMU30, TMU40, TMU50, TMU51, TMU60, TMU70, TMU80, RESET_WDT, USB, HUDI, SHDMAC, SSI0, SSI1, SSI2, SSI3, VIN0, RGPVG, _2DG, MMC, HSPI, LBSCATA, I2C0, RCAN0, MIMLB, SCIF0, SCIF1, SCIF2, SCIF3, SCIF4, SCIF5, LBSCDMAC0, LBSCDMAC1, LBSCDMAC2, RCAN1, SDHI0, SDHI1, IEBUS, HPBDMAC0_3, HPBDMAC4_10, HPBDMAC11_18, HPBDMAC19_22, HPBDMAC23_25_27_28, RTC, VIN1, LCDC, SRC0, SRC1, GETHER, SDHI2, GPIO0_3, GPIO4_5, STIF0, STIF1, ADMAC, HIF, FLCTL, ADC, MTU2, RSPI, QSPI, HSCIF, VEU3F_VE3, STIF_M, GPIO_M, HPBDMAC_M, LBSCDMAC_M, RCAN_M, SRC_M, SCIF_M, LCDC_M, _2DG_M, VIN_M, TMU_3_M, TMU_0_M, RCAN_P, LBSCDMAC_P, SDHI, SSI, SPI,} cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 289 */;
	void __init cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 282 */;
	void cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 282 */;
	struct platform_device *cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 257 */[]__initdata;
	struct plat_sci_port cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 25 */;
	struct sh_timer_config cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 194 */;
	struct platform_device cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 186 */;
	struct resource cocci_id/* arch/sh/kernel/cpu/sh4a/setup-sh7734.c 173 */[];
}
