
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/raghavprasad/brandon/Homework2/traces/tonto_2834B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000003 cycles: 2568659 heartbeat IPC: 3.89308 cumulative IPC: 3.89308 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2568659 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 9532275 heartbeat IPC: 1.43604 cumulative IPC: 1.43604 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 16295078 heartbeat IPC: 1.47868 cumulative IPC: 1.45704 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 23114839 heartbeat IPC: 1.46633 cumulative IPC: 1.46013 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 30040889 heartbeat IPC: 1.44382 cumulative IPC: 1.45602 (Simulation time: 0 hr 3 min 32 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 36522714 heartbeat IPC: 1.54278 cumulative IPC: 1.47258 (Simulation time: 0 hr 4 min 20 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 43249516 heartbeat IPC: 1.48659 cumulative IPC: 1.4749 (Simulation time: 0 hr 5 min 5 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 49981463 heartbeat IPC: 1.48545 cumulative IPC: 1.47639 (Simulation time: 0 hr 5 min 53 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 56737507 heartbeat IPC: 1.48016 cumulative IPC: 1.47686 (Simulation time: 0 hr 6 min 40 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 63578621 heartbeat IPC: 1.46175 cumulative IPC: 1.47517 (Simulation time: 0 hr 7 min 27 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 70123298 heartbeat IPC: 1.52796 cumulative IPC: 1.48028 (Simulation time: 0 hr 8 min 15 sec) 
Finished CPU 0 instructions: 100000004 cycles: 67554640 cumulative IPC: 1.48028 (Simulation time: 0 hr 8 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.48028 instructions: 100000004 cycles: 67554640
cpu0_DTLB TOTAL     ACCESS:   13790661  HIT:   13775623  MISS:      15038
cpu0_DTLB LOAD      ACCESS:   10227786  HIT:   10212758  MISS:      15028
cpu0_DTLB RFO       ACCESS:    3562875  HIT:    3562865  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.5032 cycles
cpu0_ITLB TOTAL     ACCESS:    4614948  HIT:    4614947  MISS:          1
cpu0_ITLB LOAD      ACCESS:    4614948  HIT:    4614947  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 228 cycles
cpu0_L1I TOTAL     ACCESS:   13583703  HIT:   13583629  MISS:         74
cpu0_L1I LOAD      ACCESS:   13583703  HIT:   13583629  MISS:         74
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 188.23 cycles
cpu0_STLB TOTAL     ACCESS:      15039  HIT:      14713  MISS:        326
cpu0_STLB LOAD      ACCESS:      15029  HIT:      14703  MISS:        326
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.298 cycles
cpu0_L1D TOTAL     ACCESS:   17070238  HIT:   16951813  MISS:     118425
cpu0_L1D LOAD      ACCESS:    9992699  HIT:    9874299  MISS:     118400
cpu0_L1D RFO       ACCESS:    7077213  HIT:    7077193  MISS:         20
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        326  HIT:        321  MISS:          5
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 34.0168 cycles
cpu0_L2C TOTAL     ACCESS:     157329  HIT:     116156  MISS:      41173
cpu0_L2C LOAD      ACCESS:     118474  HIT:      77308  MISS:      41166
cpu0_L2C RFO       ACCESS:         20  HIT:         15  MISS:          5
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      38830  HIT:      38830  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          5  HIT:          3  MISS:          2
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 66.0281 cycles
LLC TOTAL     ACCESS:      50744  HIT:      30163  MISS:      20581
LLC LOAD      ACCESS:      41166  HIT:      20585  MISS:      20581
LLC RFO       ACCESS:          5  HIT:          5  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:       9571  HIT:       9571  MISS:          0
LLC TRANSLATION ACCESS:          2  HIT:          2  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 90.0804 cycles
OPTgen accesses: 724
OPTgen hits: 318
OPTgen hit rate: 43.9227



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      16398  ROW_BUFFER_MISS:       4183
 DBUS AVG_CONGESTED_CYCLE:    3.85714
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.013% MPKI: 3.68291 Average ROB Occupancy at Mispredict: 72.426
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00034
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.68249
BRANCH_DIRECT_CALL: 4e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 4e-05

