// Seed: 832109635
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input uwire id_7,
    output wor id_8,
    input tri id_9
    , id_26,
    input tri1 id_10,
    output tri0 id_11,
    input wor id_12,
    output wor id_13,
    input supply1 id_14,
    output tri0 id_15,
    output uwire id_16,
    input wire id_17,
    output supply1 id_18,
    input wand id_19,
    input tri id_20,
    input wor id_21,
    input wand id_22,
    output tri0 id_23,
    input tri id_24
);
  assign id_8 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    input  uwire id_2
);
  wire id_4;
  wire id_5;
  wor  id_6 = 1'b0;
  module_0(
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2
  );
endmodule
