===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1891 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2551 ( 16.9%)    0.2551 ( 21.5%)  FIR Parser
    0.9869 ( 65.3%)    0.6653 ( 55.9%)  'firrtl.circuit' Pipeline
    0.1281 (  8.5%)    0.0722 (  6.1%)    'firrtl.module' Pipeline
    0.1122 (  7.4%)    0.0635 (  5.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0158 (  1.0%)    0.0087 (  0.7%)      LowerCHIRRTL
    0.0142 (  0.9%)    0.0142 (  1.2%)    InferWidths
    0.0541 (  3.6%)    0.0541 (  4.5%)    InferResets
    0.0016 (  0.1%)    0.0016 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0021 (  0.1%)    0.0021 (  0.2%)    PrefixModules
    0.0638 (  4.2%)    0.0638 (  5.4%)    LowerFIRRTLTypes
    0.5633 ( 37.3%)    0.2975 ( 25.0%)    'firrtl.module' Pipeline
    0.0851 (  5.6%)    0.0456 (  3.8%)      ExpandWhens
    0.4782 ( 31.7%)    0.2519 ( 21.2%)      Canonicalizer
    0.0203 (  1.3%)    0.0203 (  1.7%)    Inliner
    0.0269 (  1.8%)    0.0269 (  2.3%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1017 (  6.7%)    0.1017 (  8.6%)    'firrtl.module' Pipeline
    0.1017 (  6.7%)    0.1017 (  8.6%)      Canonicalizer
    0.0094 (  0.6%)    0.0094 (  0.8%)    CreateSiFiveMetadata
    0.0028 (  0.2%)    0.0028 (  0.2%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0877 (  5.8%)    0.0877 (  7.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1091 (  7.2%)    0.1091 (  9.2%)  'hw.module' Pipeline
    0.0012 (  0.1%)    0.0012 (  0.1%)    HWCleanup
    0.0277 (  1.8%)    0.0277 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0633 (  4.2%)    0.0633 (  5.3%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0160 (  1.1%)    0.0160 (  1.3%)    PrettifyVerilog
    0.0709 (  4.7%)    0.0709 (  6.0%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.5107 (100.0%)    1.1891 (100.0%)  Total

{
  totalTime: 1.198,
  maxMemory: 67272704
}
