
USB_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a43c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800a5e8  0800a5e8  0000b5e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a650  0800a650  0000c188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a650  0800a650  0000b650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a658  0800a658  0000c188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a658  0800a658  0000b658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a65c  0800a65c  0000b65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  0800a660  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c188  2**0
                  CONTENTS
 10 .bss          00004aa8  20000188  20000188  0000c188  2**2
                  ALLOC
 11 ._user_heap_stack 00008400  20004c30  20004c30  0000c188  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c188  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018ba4  00000000  00000000  0000c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f06  00000000  00000000  00024d5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001328  00000000  00000000  00028c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e8a  00000000  00000000  00029f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028176  00000000  00000000  0002ae1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000190eb  00000000  00000000  00052f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e01ca  00000000  00000000  0006c07b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014c245  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000054d0  00000000  00000000  0014c288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00151758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000188 	.word	0x20000188
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800a5d0 	.word	0x0800a5d0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000018c 	.word	0x2000018c
 80001e8:	0800a5d0 	.word	0x0800a5d0

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	60f8      	str	r0, [r7, #12]
 8000520:	60b9      	str	r1, [r7, #8]
 8000522:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart3,(uint8_t *)ptr,len,10);
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	b29a      	uxth	r2, r3
 8000528:	230a      	movs	r3, #10
 800052a:	68b9      	ldr	r1, [r7, #8]
 800052c:	4803      	ldr	r0, [pc, #12]	@ (800053c <_write+0x24>)
 800052e:	f005 f88b 	bl	8005648 <HAL_UART_Transmit>
  return len;
 8000532:	687b      	ldr	r3, [r7, #4]
}
 8000534:	4618      	mov	r0, r3
 8000536:	3710      	adds	r7, #16
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000474 	.word	0x20000474

08000540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8000544:	4b0c      	ldr	r3, [pc, #48]	@ (8000578 <main+0x38>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	689b      	ldr	r3, [r3, #8]
 800054a:	2100      	movs	r1, #0
 800054c:	4618      	mov	r0, r3
 800054e:	f009 fccf 	bl	8009ef0 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000552:	f000 fcdf 	bl	8000f14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000556:	f000 f811 	bl	800057c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800055a:	f000 f93f 	bl	80007dc <MX_GPIO_Init>
  MX_DMA_Init();
 800055e:	f000 f91d 	bl	800079c <MX_DMA_Init>
  MX_ETH_Init();
 8000562:	f000 f875 	bl	8000650 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000566:	f000 f8ef 	bl	8000748 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 800056a:	f008 fefb 	bl	8009364 <MX_USB_DEVICE_Init>
  MX_I2S3_Init();
 800056e:	f000 f8bd 	bl	80006ec <MX_I2S3_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000572:	bf00      	nop
 8000574:	e7fd      	b.n	8000572 <main+0x32>
 8000576:	bf00      	nop
 8000578:	20000138 	.word	0x20000138

0800057c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b094      	sub	sp, #80	@ 0x50
 8000580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000582:	f107 0320 	add.w	r3, r7, #32
 8000586:	2230      	movs	r2, #48	@ 0x30
 8000588:	2100      	movs	r1, #0
 800058a:	4618      	mov	r0, r3
 800058c:	f009 fdaf 	bl	800a0ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000590:	f107 030c 	add.w	r3, r7, #12
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a0:	2300      	movs	r3, #0
 80005a2:	60bb      	str	r3, [r7, #8]
 80005a4:	4b28      	ldr	r3, [pc, #160]	@ (8000648 <SystemClock_Config+0xcc>)
 80005a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005a8:	4a27      	ldr	r2, [pc, #156]	@ (8000648 <SystemClock_Config+0xcc>)
 80005aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80005b0:	4b25      	ldr	r3, [pc, #148]	@ (8000648 <SystemClock_Config+0xcc>)
 80005b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005b8:	60bb      	str	r3, [r7, #8]
 80005ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005bc:	2300      	movs	r3, #0
 80005be:	607b      	str	r3, [r7, #4]
 80005c0:	4b22      	ldr	r3, [pc, #136]	@ (800064c <SystemClock_Config+0xd0>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a21      	ldr	r2, [pc, #132]	@ (800064c <SystemClock_Config+0xd0>)
 80005c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005ca:	6013      	str	r3, [r2, #0]
 80005cc:	4b1f      	ldr	r3, [pc, #124]	@ (800064c <SystemClock_Config+0xd0>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005d8:	2301      	movs	r3, #1
 80005da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80005dc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80005e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e2:	2302      	movs	r3, #2
 80005e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005ec:	2304      	movs	r3, #4
 80005ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80005f0:	23a8      	movs	r3, #168	@ 0xa8
 80005f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005f4:	2302      	movs	r3, #2
 80005f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005f8:	2307      	movs	r3, #7
 80005fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005fc:	f107 0320 	add.w	r3, r7, #32
 8000600:	4618      	mov	r0, r3
 8000602:	f004 f919 	bl	8004838 <HAL_RCC_OscConfig>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800060c:	f000 f994 	bl	8000938 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000610:	230f      	movs	r3, #15
 8000612:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000614:	2302      	movs	r3, #2
 8000616:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000618:	2300      	movs	r3, #0
 800061a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800061c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000620:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000622:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000626:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000628:	f107 030c 	add.w	r3, r7, #12
 800062c:	2105      	movs	r1, #5
 800062e:	4618      	mov	r0, r3
 8000630:	f004 fb7a 	bl	8004d28 <HAL_RCC_ClockConfig>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800063a:	f000 f97d 	bl	8000938 <Error_Handler>
  }
}
 800063e:	bf00      	nop
 8000640:	3750      	adds	r7, #80	@ 0x50
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	40023800 	.word	0x40023800
 800064c:	40007000 	.word	0x40007000

08000650 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000654:	4b1f      	ldr	r3, [pc, #124]	@ (80006d4 <MX_ETH_Init+0x84>)
 8000656:	4a20      	ldr	r2, [pc, #128]	@ (80006d8 <MX_ETH_Init+0x88>)
 8000658:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800065a:	4b20      	ldr	r3, [pc, #128]	@ (80006dc <MX_ETH_Init+0x8c>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000660:	4b1e      	ldr	r3, [pc, #120]	@ (80006dc <MX_ETH_Init+0x8c>)
 8000662:	2280      	movs	r2, #128	@ 0x80
 8000664:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000666:	4b1d      	ldr	r3, [pc, #116]	@ (80006dc <MX_ETH_Init+0x8c>)
 8000668:	22e1      	movs	r2, #225	@ 0xe1
 800066a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800066c:	4b1b      	ldr	r3, [pc, #108]	@ (80006dc <MX_ETH_Init+0x8c>)
 800066e:	2200      	movs	r2, #0
 8000670:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000672:	4b1a      	ldr	r3, [pc, #104]	@ (80006dc <MX_ETH_Init+0x8c>)
 8000674:	2200      	movs	r2, #0
 8000676:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000678:	4b18      	ldr	r3, [pc, #96]	@ (80006dc <MX_ETH_Init+0x8c>)
 800067a:	2200      	movs	r2, #0
 800067c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800067e:	4b15      	ldr	r3, [pc, #84]	@ (80006d4 <MX_ETH_Init+0x84>)
 8000680:	4a16      	ldr	r2, [pc, #88]	@ (80006dc <MX_ETH_Init+0x8c>)
 8000682:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000684:	4b13      	ldr	r3, [pc, #76]	@ (80006d4 <MX_ETH_Init+0x84>)
 8000686:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800068a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800068c:	4b11      	ldr	r3, [pc, #68]	@ (80006d4 <MX_ETH_Init+0x84>)
 800068e:	4a14      	ldr	r2, [pc, #80]	@ (80006e0 <MX_ETH_Init+0x90>)
 8000690:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000692:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <MX_ETH_Init+0x84>)
 8000694:	4a13      	ldr	r2, [pc, #76]	@ (80006e4 <MX_ETH_Init+0x94>)
 8000696:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000698:	4b0e      	ldr	r3, [pc, #56]	@ (80006d4 <MX_ETH_Init+0x84>)
 800069a:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800069e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80006a0:	480c      	ldr	r0, [pc, #48]	@ (80006d4 <MX_ETH_Init+0x84>)
 80006a2:	f001 f9bf 	bl	8001a24 <HAL_ETH_Init>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80006ac:	f000 f944 	bl	8000938 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80006b0:	2238      	movs	r2, #56	@ 0x38
 80006b2:	2100      	movs	r1, #0
 80006b4:	480c      	ldr	r0, [pc, #48]	@ (80006e8 <MX_ETH_Init+0x98>)
 80006b6:	f009 fd1a 	bl	800a0ee <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80006ba:	4b0b      	ldr	r3, [pc, #44]	@ (80006e8 <MX_ETH_Init+0x98>)
 80006bc:	2221      	movs	r2, #33	@ 0x21
 80006be:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80006c0:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <MX_ETH_Init+0x98>)
 80006c2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80006c6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80006c8:	4b07      	ldr	r3, [pc, #28]	@ (80006e8 <MX_ETH_Init+0x98>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	2000031c 	.word	0x2000031c
 80006d8:	40028000 	.word	0x40028000
 80006dc:	200004bc 	.word	0x200004bc
 80006e0:	2000027c 	.word	0x2000027c
 80006e4:	200001dc 	.word	0x200001dc
 80006e8:	200001a4 	.word	0x200001a4

080006ec <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006f0:	4b13      	ldr	r3, [pc, #76]	@ (8000740 <MX_I2S3_Init+0x54>)
 80006f2:	4a14      	ldr	r2, [pc, #80]	@ (8000744 <MX_I2S3_Init+0x58>)
 80006f4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006f6:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <MX_I2S3_Init+0x54>)
 80006f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006fc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006fe:	4b10      	ldr	r3, [pc, #64]	@ (8000740 <MX_I2S3_Init+0x54>)
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B_EXTENDED;
 8000704:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <MX_I2S3_Init+0x54>)
 8000706:	2201      	movs	r2, #1
 8000708:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800070a:	4b0d      	ldr	r3, [pc, #52]	@ (8000740 <MX_I2S3_Init+0x54>)
 800070c:	2200      	movs	r2, #0
 800070e:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000710:	4b0b      	ldr	r3, [pc, #44]	@ (8000740 <MX_I2S3_Init+0x54>)
 8000712:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000716:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000718:	4b09      	ldr	r3, [pc, #36]	@ (8000740 <MX_I2S3_Init+0x54>)
 800071a:	2200      	movs	r2, #0
 800071c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800071e:	4b08      	ldr	r3, [pc, #32]	@ (8000740 <MX_I2S3_Init+0x54>)
 8000720:	2200      	movs	r2, #0
 8000722:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000724:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <MX_I2S3_Init+0x54>)
 8000726:	2200      	movs	r2, #0
 8000728:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800072a:	4805      	ldr	r0, [pc, #20]	@ (8000740 <MX_I2S3_Init+0x54>)
 800072c:	f001 fe90 	bl	8002450 <HAL_I2S_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000736:	f000 f8ff 	bl	8000938 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	200003cc 	.word	0x200003cc
 8000744:	40003c00 	.word	0x40003c00

08000748 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <MX_USART3_UART_Init+0x4c>)
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <MX_USART3_UART_Init+0x50>)
 8000750:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000752:	4b10      	ldr	r3, [pc, #64]	@ (8000794 <MX_USART3_UART_Init+0x4c>)
 8000754:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000758:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800075a:	4b0e      	ldr	r3, [pc, #56]	@ (8000794 <MX_USART3_UART_Init+0x4c>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000760:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <MX_USART3_UART_Init+0x4c>)
 8000762:	2200      	movs	r2, #0
 8000764:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000766:	4b0b      	ldr	r3, [pc, #44]	@ (8000794 <MX_USART3_UART_Init+0x4c>)
 8000768:	2200      	movs	r2, #0
 800076a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800076c:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <MX_USART3_UART_Init+0x4c>)
 800076e:	220c      	movs	r2, #12
 8000770:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000772:	4b08      	ldr	r3, [pc, #32]	@ (8000794 <MX_USART3_UART_Init+0x4c>)
 8000774:	2200      	movs	r2, #0
 8000776:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000778:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <MX_USART3_UART_Init+0x4c>)
 800077a:	2200      	movs	r2, #0
 800077c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800077e:	4805      	ldr	r0, [pc, #20]	@ (8000794 <MX_USART3_UART_Init+0x4c>)
 8000780:	f004 ff12 	bl	80055a8 <HAL_UART_Init>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800078a:	f000 f8d5 	bl	8000938 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800078e:	bf00      	nop
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000474 	.word	0x20000474
 8000798:	40004800 	.word	0x40004800

0800079c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	607b      	str	r3, [r7, #4]
 80007a6:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <MX_DMA_Init+0x3c>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	4a0b      	ldr	r2, [pc, #44]	@ (80007d8 <MX_DMA_Init+0x3c>)
 80007ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b2:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <MX_DMA_Init+0x3c>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 6, 0);
 80007be:	2200      	movs	r2, #0
 80007c0:	2106      	movs	r1, #6
 80007c2:	2010      	movs	r0, #16
 80007c4:	f000 fd17 	bl	80011f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80007c8:	2010      	movs	r0, #16
 80007ca:	f000 fd30 	bl	800122e <HAL_NVIC_EnableIRQ>

}
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800

080007dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08c      	sub	sp, #48	@ 0x30
 80007e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
 80007f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	61bb      	str	r3, [r7, #24]
 80007f6:	4b4c      	ldr	r3, [pc, #304]	@ (8000928 <MX_GPIO_Init+0x14c>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a4b      	ldr	r2, [pc, #300]	@ (8000928 <MX_GPIO_Init+0x14c>)
 80007fc:	f043 0304 	orr.w	r3, r3, #4
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
 8000802:	4b49      	ldr	r3, [pc, #292]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	f003 0304 	and.w	r3, r3, #4
 800080a:	61bb      	str	r3, [r7, #24]
 800080c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	617b      	str	r3, [r7, #20]
 8000812:	4b45      	ldr	r3, [pc, #276]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	4a44      	ldr	r2, [pc, #272]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800081c:	6313      	str	r3, [r2, #48]	@ 0x30
 800081e:	4b42      	ldr	r3, [pc, #264]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000826:	617b      	str	r3, [r7, #20]
 8000828:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
 800082e:	4b3e      	ldr	r3, [pc, #248]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	4a3d      	ldr	r2, [pc, #244]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	6313      	str	r3, [r2, #48]	@ 0x30
 800083a:	4b3b      	ldr	r3, [pc, #236]	@ (8000928 <MX_GPIO_Init+0x14c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	4b37      	ldr	r3, [pc, #220]	@ (8000928 <MX_GPIO_Init+0x14c>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	4a36      	ldr	r2, [pc, #216]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	6313      	str	r3, [r2, #48]	@ 0x30
 8000856:	4b34      	ldr	r3, [pc, #208]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	60bb      	str	r3, [r7, #8]
 8000866:	4b30      	ldr	r3, [pc, #192]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	4a2f      	ldr	r2, [pc, #188]	@ (8000928 <MX_GPIO_Init+0x14c>)
 800086c:	f043 0308 	orr.w	r3, r3, #8
 8000870:	6313      	str	r3, [r2, #48]	@ 0x30
 8000872:	4b2d      	ldr	r3, [pc, #180]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	f003 0308 	and.w	r3, r3, #8
 800087a:	60bb      	str	r3, [r7, #8]
 800087c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	4b29      	ldr	r3, [pc, #164]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	4a28      	ldr	r2, [pc, #160]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000888:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800088c:	6313      	str	r3, [r2, #48]	@ 0x30
 800088e:	4b26      	ldr	r3, [pc, #152]	@ (8000928 <MX_GPIO_Init+0x14c>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	f244 0181 	movw	r1, #16513	@ 0x4081
 80008a0:	4822      	ldr	r0, [pc, #136]	@ (800092c <MX_GPIO_Init+0x150>)
 80008a2:	f001 fdbb 	bl	800241c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2140      	movs	r1, #64	@ 0x40
 80008aa:	4821      	ldr	r0, [pc, #132]	@ (8000930 <MX_GPIO_Init+0x154>)
 80008ac:	f001 fdb6 	bl	800241c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008c0:	f107 031c 	add.w	r3, r7, #28
 80008c4:	4619      	mov	r1, r3
 80008c6:	481b      	ldr	r0, [pc, #108]	@ (8000934 <MX_GPIO_Init+0x158>)
 80008c8:	f001 fbfc 	bl	80020c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008cc:	f244 0381 	movw	r3, #16513	@ 0x4081
 80008d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d2:	2301      	movs	r3, #1
 80008d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008da:	2300      	movs	r3, #0
 80008dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008de:	f107 031c 	add.w	r3, r7, #28
 80008e2:	4619      	mov	r1, r3
 80008e4:	4811      	ldr	r0, [pc, #68]	@ (800092c <MX_GPIO_Init+0x150>)
 80008e6:	f001 fbed 	bl	80020c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008ea:	2340      	movs	r3, #64	@ 0x40
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ee:	2301      	movs	r3, #1
 80008f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	2300      	movs	r3, #0
 80008f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008fa:	f107 031c 	add.w	r3, r7, #28
 80008fe:	4619      	mov	r1, r3
 8000900:	480b      	ldr	r0, [pc, #44]	@ (8000930 <MX_GPIO_Init+0x154>)
 8000902:	f001 fbdf 	bl	80020c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000906:	2380      	movs	r3, #128	@ 0x80
 8000908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090a:	2300      	movs	r3, #0
 800090c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	4805      	ldr	r0, [pc, #20]	@ (8000930 <MX_GPIO_Init+0x154>)
 800091a:	f001 fbd3 	bl	80020c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800091e:	bf00      	nop
 8000920:	3730      	adds	r7, #48	@ 0x30
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40023800 	.word	0x40023800
 800092c:	40020400 	.word	0x40020400
 8000930:	40021800 	.word	0x40021800
 8000934:	40020800 	.word	0x40020800

08000938 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800093c:	b672      	cpsid	i
}
 800093e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <Error_Handler+0x8>

08000944 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	607b      	str	r3, [r7, #4]
 800094e:	4b10      	ldr	r3, [pc, #64]	@ (8000990 <HAL_MspInit+0x4c>)
 8000950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000952:	4a0f      	ldr	r2, [pc, #60]	@ (8000990 <HAL_MspInit+0x4c>)
 8000954:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000958:	6453      	str	r3, [r2, #68]	@ 0x44
 800095a:	4b0d      	ldr	r3, [pc, #52]	@ (8000990 <HAL_MspInit+0x4c>)
 800095c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800095e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000966:	2300      	movs	r3, #0
 8000968:	603b      	str	r3, [r7, #0]
 800096a:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <HAL_MspInit+0x4c>)
 800096c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800096e:	4a08      	ldr	r2, [pc, #32]	@ (8000990 <HAL_MspInit+0x4c>)
 8000970:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000974:	6413      	str	r3, [r2, #64]	@ 0x40
 8000976:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <HAL_MspInit+0x4c>)
 8000978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800097e:	603b      	str	r3, [r7, #0]
 8000980:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000982:	bf00      	nop
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	40023800 	.word	0x40023800

08000994 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b08e      	sub	sp, #56	@ 0x38
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
 80009a4:	605a      	str	r2, [r3, #4]
 80009a6:	609a      	str	r2, [r3, #8]
 80009a8:	60da      	str	r2, [r3, #12]
 80009aa:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a55      	ldr	r2, [pc, #340]	@ (8000b08 <HAL_ETH_MspInit+0x174>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	f040 80a4 	bne.w	8000b00 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80009b8:	2300      	movs	r3, #0
 80009ba:	623b      	str	r3, [r7, #32]
 80009bc:	4b53      	ldr	r3, [pc, #332]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 80009be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c0:	4a52      	ldr	r2, [pc, #328]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 80009c2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80009c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c8:	4b50      	ldr	r3, [pc, #320]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 80009ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80009d0:	623b      	str	r3, [r7, #32]
 80009d2:	6a3b      	ldr	r3, [r7, #32]
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
 80009d8:	4b4c      	ldr	r3, [pc, #304]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 80009da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009dc:	4a4b      	ldr	r2, [pc, #300]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 80009de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80009e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e4:	4b49      	ldr	r3, [pc, #292]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 80009e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80009ec:	61fb      	str	r3, [r7, #28]
 80009ee:	69fb      	ldr	r3, [r7, #28]
 80009f0:	2300      	movs	r3, #0
 80009f2:	61bb      	str	r3, [r7, #24]
 80009f4:	4b45      	ldr	r3, [pc, #276]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 80009f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f8:	4a44      	ldr	r2, [pc, #272]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 80009fa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80009fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a00:	4b42      	ldr	r3, [pc, #264]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000a08:	61bb      	str	r3, [r7, #24]
 8000a0a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]
 8000a10:	4b3e      	ldr	r3, [pc, #248]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a14:	4a3d      	ldr	r2, [pc, #244]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a16:	f043 0304 	orr.w	r3, r3, #4
 8000a1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a1c:	4b3b      	ldr	r3, [pc, #236]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a20:	f003 0304 	and.w	r3, r3, #4
 8000a24:	617b      	str	r3, [r7, #20]
 8000a26:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a28:	2300      	movs	r3, #0
 8000a2a:	613b      	str	r3, [r7, #16]
 8000a2c:	4b37      	ldr	r3, [pc, #220]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a30:	4a36      	ldr	r2, [pc, #216]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a38:	4b34      	ldr	r3, [pc, #208]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3c:	f003 0301 	and.w	r3, r3, #1
 8000a40:	613b      	str	r3, [r7, #16]
 8000a42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a44:	2300      	movs	r3, #0
 8000a46:	60fb      	str	r3, [r7, #12]
 8000a48:	4b30      	ldr	r3, [pc, #192]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4c:	4a2f      	ldr	r2, [pc, #188]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a4e:	f043 0302 	orr.w	r3, r3, #2
 8000a52:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a54:	4b2d      	ldr	r3, [pc, #180]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a58:	f003 0302 	and.w	r3, r3, #2
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a60:	2300      	movs	r3, #0
 8000a62:	60bb      	str	r3, [r7, #8]
 8000a64:	4b29      	ldr	r3, [pc, #164]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a68:	4a28      	ldr	r2, [pc, #160]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a70:	4b26      	ldr	r3, [pc, #152]	@ (8000b0c <HAL_ETH_MspInit+0x178>)
 8000a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000a7c:	2332      	movs	r3, #50	@ 0x32
 8000a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a88:	2303      	movs	r3, #3
 8000a8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a8c:	230b      	movs	r3, #11
 8000a8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a94:	4619      	mov	r1, r3
 8000a96:	481e      	ldr	r0, [pc, #120]	@ (8000b10 <HAL_ETH_MspInit+0x17c>)
 8000a98:	f001 fb14 	bl	80020c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000a9c:	2386      	movs	r3, #134	@ 0x86
 8000a9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000aac:	230b      	movs	r3, #11
 8000aae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4817      	ldr	r0, [pc, #92]	@ (8000b14 <HAL_ETH_MspInit+0x180>)
 8000ab8:	f001 fb04 	bl	80020c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000abc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aca:	2303      	movs	r3, #3
 8000acc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ace:	230b      	movs	r3, #11
 8000ad0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000ad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	480f      	ldr	r0, [pc, #60]	@ (8000b18 <HAL_ETH_MspInit+0x184>)
 8000ada:	f001 faf3 	bl	80020c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ade:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000ae2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aec:	2303      	movs	r3, #3
 8000aee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000af0:	230b      	movs	r3, #11
 8000af2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000af4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af8:	4619      	mov	r1, r3
 8000afa:	4808      	ldr	r0, [pc, #32]	@ (8000b1c <HAL_ETH_MspInit+0x188>)
 8000afc:	f001 fae2 	bl	80020c4 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000b00:	bf00      	nop
 8000b02:	3738      	adds	r7, #56	@ 0x38
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	40028000 	.word	0x40028000
 8000b0c:	40023800 	.word	0x40023800
 8000b10:	40020800 	.word	0x40020800
 8000b14:	40020000 	.word	0x40020000
 8000b18:	40020400 	.word	0x40020400
 8000b1c:	40021800 	.word	0x40021800

08000b20 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b096      	sub	sp, #88	@ 0x58
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b38:	f107 0314 	add.w	r3, r7, #20
 8000b3c:	2230      	movs	r2, #48	@ 0x30
 8000b3e:	2100      	movs	r1, #0
 8000b40:	4618      	mov	r0, r3
 8000b42:	f009 fad4 	bl	800a0ee <memset>
  if(hi2s->Instance==SPI3)
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a4a      	ldr	r2, [pc, #296]	@ (8000c74 <HAL_I2S_MspInit+0x154>)
 8000b4c:	4293      	cmp	r3, r2
 8000b4e:	f040 808c 	bne.w	8000c6a <HAL_I2S_MspInit+0x14a>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b52:	2301      	movs	r3, #1
 8000b54:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 129;
 8000b56:	2381      	movs	r3, #129	@ 0x81
 8000b58:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 3;
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b5e:	f107 0314 	add.w	r3, r7, #20
 8000b62:	4618      	mov	r0, r3
 8000b64:	f004 fb00 	bl	8005168 <HAL_RCCEx_PeriphCLKConfig>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8000b6e:	f7ff fee3 	bl	8000938 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b72:	2300      	movs	r3, #0
 8000b74:	613b      	str	r3, [r7, #16]
 8000b76:	4b40      	ldr	r3, [pc, #256]	@ (8000c78 <HAL_I2S_MspInit+0x158>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7a:	4a3f      	ldr	r2, [pc, #252]	@ (8000c78 <HAL_I2S_MspInit+0x158>)
 8000b7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b82:	4b3d      	ldr	r3, [pc, #244]	@ (8000c78 <HAL_I2S_MspInit+0x158>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	4b39      	ldr	r3, [pc, #228]	@ (8000c78 <HAL_I2S_MspInit+0x158>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	4a38      	ldr	r2, [pc, #224]	@ (8000c78 <HAL_I2S_MspInit+0x158>)
 8000b98:	f043 0301 	orr.w	r3, r3, #1
 8000b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9e:	4b36      	ldr	r3, [pc, #216]	@ (8000c78 <HAL_I2S_MspInit+0x158>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	f003 0301 	and.w	r3, r3, #1
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	60bb      	str	r3, [r7, #8]
 8000bae:	4b32      	ldr	r3, [pc, #200]	@ (8000c78 <HAL_I2S_MspInit+0x158>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	4a31      	ldr	r2, [pc, #196]	@ (8000c78 <HAL_I2S_MspInit+0x158>)
 8000bb4:	f043 0304 	orr.w	r3, r3, #4
 8000bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bba:	4b2f      	ldr	r3, [pc, #188]	@ (8000c78 <HAL_I2S_MspInit+0x158>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	60bb      	str	r3, [r7, #8]
 8000bc4:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA15     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000bc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bca:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bd8:	2306      	movs	r3, #6
 8000bda:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bdc:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000be0:	4619      	mov	r1, r3
 8000be2:	4826      	ldr	r0, [pc, #152]	@ (8000c7c <HAL_I2S_MspInit+0x15c>)
 8000be4:	f001 fa6e 	bl	80020c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000be8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000bec:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bfa:	2306      	movs	r3, #6
 8000bfc:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bfe:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000c02:	4619      	mov	r1, r3
 8000c04:	481e      	ldr	r0, [pc, #120]	@ (8000c80 <HAL_I2S_MspInit+0x160>)
 8000c06:	f001 fa5d 	bl	80020c4 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8000c88 <HAL_I2S_MspInit+0x168>)
 8000c0e:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000c10:	4b1c      	ldr	r3, [pc, #112]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c16:	4b1b      	ldr	r3, [pc, #108]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c18:	2240      	movs	r2, #64	@ 0x40
 8000c1a:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c1c:	4b19      	ldr	r3, [pc, #100]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c22:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c24:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c28:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c2a:	4b16      	ldr	r3, [pc, #88]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c2c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c30:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c32:	4b14      	ldr	r3, [pc, #80]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c34:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c38:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000c3a:	4b12      	ldr	r3, [pc, #72]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c40:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c42:	4b10      	ldr	r3, [pc, #64]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c48:	4b0e      	ldr	r3, [pc, #56]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000c4e:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c50:	f000 fb08 	bl	8001264 <HAL_DMA_Init>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8000c5a:	f7ff fe6d 	bl	8000938 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4a08      	ldr	r2, [pc, #32]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c62:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c64:	4a07      	ldr	r2, [pc, #28]	@ (8000c84 <HAL_I2S_MspInit+0x164>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000c6a:	bf00      	nop
 8000c6c:	3758      	adds	r7, #88	@ 0x58
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40003c00 	.word	0x40003c00
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	40020800 	.word	0x40020800
 8000c84:	20000414 	.word	0x20000414
 8000c88:	40026088 	.word	0x40026088

08000c8c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08a      	sub	sp, #40	@ 0x28
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
 8000ca2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a19      	ldr	r2, [pc, #100]	@ (8000d10 <HAL_UART_MspInit+0x84>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d12c      	bne.n	8000d08 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cae:	2300      	movs	r3, #0
 8000cb0:	613b      	str	r3, [r7, #16]
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb6:	4a17      	ldr	r2, [pc, #92]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cbe:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cc6:	613b      	str	r3, [r7, #16]
 8000cc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd2:	4a10      	ldr	r2, [pc, #64]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cd4:	f043 0308 	orr.w	r3, r3, #8
 8000cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <HAL_UART_MspInit+0x88>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cde:	f003 0308 	and.w	r3, r3, #8
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ce6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cf8:	2307      	movs	r3, #7
 8000cfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cfc:	f107 0314 	add.w	r3, r7, #20
 8000d00:	4619      	mov	r1, r3
 8000d02:	4805      	ldr	r0, [pc, #20]	@ (8000d18 <HAL_UART_MspInit+0x8c>)
 8000d04:	f001 f9de 	bl	80020c4 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000d08:	bf00      	nop
 8000d0a:	3728      	adds	r7, #40	@ 0x28
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40004800 	.word	0x40004800
 8000d14:	40023800 	.word	0x40023800
 8000d18:	40020c00 	.word	0x40020c00

08000d1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <NMI_Handler+0x4>

08000d24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <HardFault_Handler+0x4>

08000d2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <MemManage_Handler+0x4>

08000d34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <BusFault_Handler+0x4>

08000d3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <UsageFault_Handler+0x4>

08000d44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr

08000d52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d52:	b480      	push	{r7}
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d72:	f000 f921 	bl	8000fb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000d80:	4802      	ldr	r0, [pc, #8]	@ (8000d8c <DMA1_Stream5_IRQHandler+0x10>)
 8000d82:	f000 fbe5 	bl	8001550 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000d86:	bf00      	nop
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	20000414 	.word	0x20000414

08000d90 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d94:	4802      	ldr	r0, [pc, #8]	@ (8000da0 <OTG_FS_IRQHandler+0x10>)
 8000d96:	f002 fc41 	bl	800361c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	200009ac 	.word	0x200009ac

08000da4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b086      	sub	sp, #24
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]
 8000db4:	e00a      	b.n	8000dcc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000db6:	f3af 8000 	nop.w
 8000dba:	4601      	mov	r1, r0
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	1c5a      	adds	r2, r3, #1
 8000dc0:	60ba      	str	r2, [r7, #8]
 8000dc2:	b2ca      	uxtb	r2, r1
 8000dc4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	617b      	str	r3, [r7, #20]
 8000dcc:	697a      	ldr	r2, [r7, #20]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	dbf0      	blt.n	8000db6 <_read+0x12>
  }

  return len;
 8000dd4:	687b      	ldr	r3, [r7, #4]
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3718      	adds	r7, #24
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}

08000dde <_close>:
  }
  return len;
}

int _close(int file)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b083      	sub	sp, #12
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000de6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000df6:	b480      	push	{r7}
 8000df8:	b083      	sub	sp, #12
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
 8000dfe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e06:	605a      	str	r2, [r3, #4]
  return 0;
 8000e08:	2300      	movs	r3, #0
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <_lseek>:
  (void)file;
  return 1;
}

int _lseek(int file, int ptr, int dir)
{
 8000e16:	b480      	push	{r7}
 8000e18:	b085      	sub	sp, #20
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	60f8      	str	r0, [r7, #12]
 8000e1e:	60b9      	str	r1, [r7, #8]
 8000e20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e22:	2300      	movs	r3, #0
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3714      	adds	r7, #20
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e38:	4a14      	ldr	r2, [pc, #80]	@ (8000e8c <_sbrk+0x5c>)
 8000e3a:	4b15      	ldr	r3, [pc, #84]	@ (8000e90 <_sbrk+0x60>)
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e44:	4b13      	ldr	r3, [pc, #76]	@ (8000e94 <_sbrk+0x64>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d102      	bne.n	8000e52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e4c:	4b11      	ldr	r3, [pc, #68]	@ (8000e94 <_sbrk+0x64>)
 8000e4e:	4a12      	ldr	r2, [pc, #72]	@ (8000e98 <_sbrk+0x68>)
 8000e50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e52:	4b10      	ldr	r3, [pc, #64]	@ (8000e94 <_sbrk+0x64>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4413      	add	r3, r2
 8000e5a:	693a      	ldr	r2, [r7, #16]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d207      	bcs.n	8000e70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e60:	f009 f994 	bl	800a18c <__errno>
 8000e64:	4603      	mov	r3, r0
 8000e66:	220c      	movs	r2, #12
 8000e68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6e:	e009      	b.n	8000e84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e70:	4b08      	ldr	r3, [pc, #32]	@ (8000e94 <_sbrk+0x64>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e76:	4b07      	ldr	r3, [pc, #28]	@ (8000e94 <_sbrk+0x64>)
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	4a05      	ldr	r2, [pc, #20]	@ (8000e94 <_sbrk+0x64>)
 8000e80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e82:	68fb      	ldr	r3, [r7, #12]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3718      	adds	r7, #24
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	20030000 	.word	0x20030000
 8000e90:	00000400 	.word	0x00000400
 8000e94:	200004c4 	.word	0x200004c4
 8000e98:	20004c30 	.word	0x20004c30

08000e9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ea0:	4b06      	ldr	r3, [pc, #24]	@ (8000ebc <SystemInit+0x20>)
 8000ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ea6:	4a05      	ldr	r2, [pc, #20]	@ (8000ebc <SystemInit+0x20>)
 8000ea8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000ec0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ef8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ec4:	f7ff ffea 	bl	8000e9c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ec8:	480c      	ldr	r0, [pc, #48]	@ (8000efc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eca:	490d      	ldr	r1, [pc, #52]	@ (8000f00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ecc:	4a0d      	ldr	r2, [pc, #52]	@ (8000f04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ed0:	e002      	b.n	8000ed8 <LoopCopyDataInit>

08000ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed6:	3304      	adds	r3, #4

08000ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000edc:	d3f9      	bcc.n	8000ed2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ede:	4a0a      	ldr	r2, [pc, #40]	@ (8000f08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ee0:	4c0a      	ldr	r4, [pc, #40]	@ (8000f0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee4:	e001      	b.n	8000eea <LoopFillZerobss>

08000ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee8:	3204      	adds	r2, #4

08000eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eec:	d3fb      	bcc.n	8000ee6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000eee:	f009 f953 	bl	800a198 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ef2:	f7ff fb25 	bl	8000540 <main>
  bx  lr    
 8000ef6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000ef8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000efc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f00:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 8000f04:	0800a660 	.word	0x0800a660
  ldr r2, =_sbss
 8000f08:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 8000f0c:	20004c30 	.word	0x20004c30

08000f10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f10:	e7fe      	b.n	8000f10 <ADC_IRQHandler>
	...

08000f14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f18:	4b0e      	ldr	r3, [pc, #56]	@ (8000f54 <HAL_Init+0x40>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f54 <HAL_Init+0x40>)
 8000f1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f24:	4b0b      	ldr	r3, [pc, #44]	@ (8000f54 <HAL_Init+0x40>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0a      	ldr	r2, [pc, #40]	@ (8000f54 <HAL_Init+0x40>)
 8000f2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f30:	4b08      	ldr	r3, [pc, #32]	@ (8000f54 <HAL_Init+0x40>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a07      	ldr	r2, [pc, #28]	@ (8000f54 <HAL_Init+0x40>)
 8000f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f3c:	2003      	movs	r0, #3
 8000f3e:	f000 f94f 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f42:	2000      	movs	r0, #0
 8000f44:	f000 f808 	bl	8000f58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f48:	f7ff fcfc 	bl	8000944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40023c00 	.word	0x40023c00

08000f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f60:	4b12      	ldr	r3, [pc, #72]	@ (8000fac <HAL_InitTick+0x54>)
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <HAL_InitTick+0x58>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 f967 	bl	800124a <HAL_SYSTICK_Config>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e00e      	b.n	8000fa4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2b0f      	cmp	r3, #15
 8000f8a:	d80a      	bhi.n	8000fa2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	f04f 30ff 	mov.w	r0, #4294967295
 8000f94:	f000 f92f 	bl	80011f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f98:	4a06      	ldr	r2, [pc, #24]	@ (8000fb4 <HAL_InitTick+0x5c>)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	e000      	b.n	8000fa4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000000 	.word	0x20000000
 8000fb0:	20000008 	.word	0x20000008
 8000fb4:	20000004 	.word	0x20000004

08000fb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fbc:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <HAL_IncTick+0x20>)
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <HAL_IncTick+0x24>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	4a04      	ldr	r2, [pc, #16]	@ (8000fdc <HAL_IncTick+0x24>)
 8000fca:	6013      	str	r3, [r2, #0]
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20000008 	.word	0x20000008
 8000fdc:	200004c8 	.word	0x200004c8

08000fe0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fe4:	4b03      	ldr	r3, [pc, #12]	@ (8000ff4 <HAL_GetTick+0x14>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	200004c8 	.word	0x200004c8

08000ff8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001000:	f7ff ffee 	bl	8000fe0 <HAL_GetTick>
 8001004:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001010:	d005      	beq.n	800101e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001012:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <HAL_Delay+0x44>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	461a      	mov	r2, r3
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	4413      	add	r3, r2
 800101c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800101e:	bf00      	nop
 8001020:	f7ff ffde 	bl	8000fe0 <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	68bb      	ldr	r3, [r7, #8]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	68fa      	ldr	r2, [r7, #12]
 800102c:	429a      	cmp	r2, r3
 800102e:	d8f7      	bhi.n	8001020 <HAL_Delay+0x28>
  {
  }
}
 8001030:	bf00      	nop
 8001032:	bf00      	nop
 8001034:	3710      	adds	r7, #16
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20000008 	.word	0x20000008

08001040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001050:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <__NVIC_SetPriorityGrouping+0x44>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800105c:	4013      	ands	r3, r2
 800105e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001068:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800106c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001070:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001072:	4a04      	ldr	r2, [pc, #16]	@ (8001084 <__NVIC_SetPriorityGrouping+0x44>)
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	60d3      	str	r3, [r2, #12]
}
 8001078:	bf00      	nop
 800107a:	3714      	adds	r7, #20
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800108c:	4b04      	ldr	r3, [pc, #16]	@ (80010a0 <__NVIC_GetPriorityGrouping+0x18>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	0a1b      	lsrs	r3, r3, #8
 8001092:	f003 0307 	and.w	r3, r3, #7
}
 8001096:	4618      	mov	r0, r3
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	db0b      	blt.n	80010ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	f003 021f 	and.w	r2, r3, #31
 80010bc:	4907      	ldr	r1, [pc, #28]	@ (80010dc <__NVIC_EnableIRQ+0x38>)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	095b      	lsrs	r3, r3, #5
 80010c4:	2001      	movs	r0, #1
 80010c6:	fa00 f202 	lsl.w	r2, r0, r2
 80010ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	e000e100 	.word	0xe000e100

080010e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	db0a      	blt.n	800110a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	490c      	ldr	r1, [pc, #48]	@ (800112c <__NVIC_SetPriority+0x4c>)
 80010fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fe:	0112      	lsls	r2, r2, #4
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	440b      	add	r3, r1
 8001104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001108:	e00a      	b.n	8001120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4908      	ldr	r1, [pc, #32]	@ (8001130 <__NVIC_SetPriority+0x50>)
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f003 030f 	and.w	r3, r3, #15
 8001116:	3b04      	subs	r3, #4
 8001118:	0112      	lsls	r2, r2, #4
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	440b      	add	r3, r1
 800111e:	761a      	strb	r2, [r3, #24]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000e100 	.word	0xe000e100
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001134:	b480      	push	{r7}
 8001136:	b089      	sub	sp, #36	@ 0x24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f1c3 0307 	rsb	r3, r3, #7
 800114e:	2b04      	cmp	r3, #4
 8001150:	bf28      	it	cs
 8001152:	2304      	movcs	r3, #4
 8001154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3304      	adds	r3, #4
 800115a:	2b06      	cmp	r3, #6
 800115c:	d902      	bls.n	8001164 <NVIC_EncodePriority+0x30>
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3b03      	subs	r3, #3
 8001162:	e000      	b.n	8001166 <NVIC_EncodePriority+0x32>
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001168:	f04f 32ff 	mov.w	r2, #4294967295
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43da      	mvns	r2, r3
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	401a      	ands	r2, r3
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800117c:	f04f 31ff 	mov.w	r1, #4294967295
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	43d9      	mvns	r1, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	4313      	orrs	r3, r2
         );
}
 800118e:	4618      	mov	r0, r3
 8001190:	3724      	adds	r7, #36	@ 0x24
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011ac:	d301      	bcc.n	80011b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ae:	2301      	movs	r3, #1
 80011b0:	e00f      	b.n	80011d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011b2:	4a0a      	ldr	r2, [pc, #40]	@ (80011dc <SysTick_Config+0x40>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ba:	210f      	movs	r1, #15
 80011bc:	f04f 30ff 	mov.w	r0, #4294967295
 80011c0:	f7ff ff8e 	bl	80010e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c4:	4b05      	ldr	r3, [pc, #20]	@ (80011dc <SysTick_Config+0x40>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ca:	4b04      	ldr	r3, [pc, #16]	@ (80011dc <SysTick_Config+0x40>)
 80011cc:	2207      	movs	r2, #7
 80011ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	e000e010 	.word	0xe000e010

080011e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff ff29 	bl	8001040 <__NVIC_SetPriorityGrouping>
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b086      	sub	sp, #24
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001208:	f7ff ff3e 	bl	8001088 <__NVIC_GetPriorityGrouping>
 800120c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	68b9      	ldr	r1, [r7, #8]
 8001212:	6978      	ldr	r0, [r7, #20]
 8001214:	f7ff ff8e 	bl	8001134 <NVIC_EncodePriority>
 8001218:	4602      	mov	r2, r0
 800121a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121e:	4611      	mov	r1, r2
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff5d 	bl	80010e0 <__NVIC_SetPriority>
}
 8001226:	bf00      	nop
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	4603      	mov	r3, r0
 8001236:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001238:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ff31 	bl	80010a4 <__NVIC_EnableIRQ>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f7ff ffa2 	bl	800119c <SysTick_Config>
 8001258:	4603      	mov	r3, r0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
	...

08001264 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001270:	f7ff feb6 	bl	8000fe0 <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d101      	bne.n	8001280 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e099      	b.n	80013b4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2202      	movs	r2, #2
 8001284:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2200      	movs	r2, #0
 800128c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f022 0201 	bic.w	r2, r2, #1
 800129e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012a0:	e00f      	b.n	80012c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80012a2:	f7ff fe9d 	bl	8000fe0 <HAL_GetTick>
 80012a6:	4602      	mov	r2, r0
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	2b05      	cmp	r3, #5
 80012ae:	d908      	bls.n	80012c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2220      	movs	r2, #32
 80012b4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2203      	movs	r2, #3
 80012ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e078      	b.n	80013b4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 0301 	and.w	r3, r3, #1
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d1e8      	bne.n	80012a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80012d8:	697a      	ldr	r2, [r7, #20]
 80012da:	4b38      	ldr	r3, [pc, #224]	@ (80013bc <HAL_DMA_Init+0x158>)
 80012dc:	4013      	ands	r3, r2
 80012de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685a      	ldr	r2, [r3, #4]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80012ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	691b      	ldr	r3, [r3, #16]
 80012f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001306:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a1b      	ldr	r3, [r3, #32]
 800130c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800130e:	697a      	ldr	r2, [r7, #20]
 8001310:	4313      	orrs	r3, r2
 8001312:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001318:	2b04      	cmp	r3, #4
 800131a:	d107      	bne.n	800132c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001324:	4313      	orrs	r3, r2
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	4313      	orrs	r3, r2
 800132a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	697a      	ldr	r2, [r7, #20]
 8001332:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	695b      	ldr	r3, [r3, #20]
 800133a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	f023 0307 	bic.w	r3, r3, #7
 8001342:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001348:	697a      	ldr	r2, [r7, #20]
 800134a:	4313      	orrs	r3, r2
 800134c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001352:	2b04      	cmp	r3, #4
 8001354:	d117      	bne.n	8001386 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800135a:	697a      	ldr	r2, [r7, #20]
 800135c:	4313      	orrs	r3, r2
 800135e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001364:	2b00      	cmp	r3, #0
 8001366:	d00e      	beq.n	8001386 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f000 fadf 	bl	800192c <DMA_CheckFifoParam>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d008      	beq.n	8001386 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2240      	movs	r2, #64	@ 0x40
 8001378:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001382:	2301      	movs	r3, #1
 8001384:	e016      	b.n	80013b4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	697a      	ldr	r2, [r7, #20]
 800138c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 fa96 	bl	80018c0 <DMA_CalcBaseAndBitshift>
 8001394:	4603      	mov	r3, r0
 8001396:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800139c:	223f      	movs	r2, #63	@ 0x3f
 800139e:	409a      	lsls	r2, r3
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2200      	movs	r2, #0
 80013a8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2201      	movs	r2, #1
 80013ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80013b2:	2300      	movs	r3, #0
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3718      	adds	r7, #24
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	f010803f 	.word	0xf010803f

080013c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
 80013cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80013ce:	2300      	movs	r3, #0
 80013d0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80013de:	2b01      	cmp	r3, #1
 80013e0:	d101      	bne.n	80013e6 <HAL_DMA_Start_IT+0x26>
 80013e2:	2302      	movs	r3, #2
 80013e4:	e040      	b.n	8001468 <HAL_DMA_Start_IT+0xa8>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2201      	movs	r2, #1
 80013ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d12f      	bne.n	800145a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2202      	movs	r2, #2
 80013fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	2200      	movs	r2, #0
 8001406:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	68b9      	ldr	r1, [r7, #8]
 800140e:	68f8      	ldr	r0, [r7, #12]
 8001410:	f000 fa28 	bl	8001864 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001418:	223f      	movs	r2, #63	@ 0x3f
 800141a:	409a      	lsls	r2, r3
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f042 0216 	orr.w	r2, r2, #22
 800142e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	2b00      	cmp	r3, #0
 8001436:	d007      	beq.n	8001448 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f042 0208 	orr.w	r2, r2, #8
 8001446:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f042 0201 	orr.w	r2, r2, #1
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	e005      	b.n	8001466 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	2200      	movs	r2, #0
 800145e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001462:	2302      	movs	r3, #2
 8001464:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001466:	7dfb      	ldrb	r3, [r7, #23]
}
 8001468:	4618      	mov	r0, r3
 800146a:	3718      	adds	r7, #24
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800147c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800147e:	f7ff fdaf 	bl	8000fe0 <HAL_GetTick>
 8001482:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800148a:	b2db      	uxtb	r3, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d008      	beq.n	80014a2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2280      	movs	r2, #128	@ 0x80
 8001494:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e052      	b.n	8001548 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f022 0216 	bic.w	r2, r2, #22
 80014b0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	695a      	ldr	r2, [r3, #20]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80014c0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d103      	bne.n	80014d2 <HAL_DMA_Abort+0x62>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d007      	beq.n	80014e2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f022 0208 	bic.w	r2, r2, #8
 80014e0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f022 0201 	bic.w	r2, r2, #1
 80014f0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80014f2:	e013      	b.n	800151c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80014f4:	f7ff fd74 	bl	8000fe0 <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b05      	cmp	r3, #5
 8001500:	d90c      	bls.n	800151c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2220      	movs	r2, #32
 8001506:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2203      	movs	r2, #3
 800150c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e015      	b.n	8001548 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	2b00      	cmp	r3, #0
 8001528:	d1e4      	bne.n	80014f4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152e:	223f      	movs	r2, #63	@ 0x3f
 8001530:	409a      	lsls	r2, r3
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2201      	movs	r2, #1
 800153a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2200      	movs	r2, #0
 8001542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001546:	2300      	movs	r3, #0
}
 8001548:	4618      	mov	r0, r3
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001558:	2300      	movs	r3, #0
 800155a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800155c:	4b8e      	ldr	r3, [pc, #568]	@ (8001798 <HAL_DMA_IRQHandler+0x248>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a8e      	ldr	r2, [pc, #568]	@ (800179c <HAL_DMA_IRQHandler+0x24c>)
 8001562:	fba2 2303 	umull	r2, r3, r2, r3
 8001566:	0a9b      	lsrs	r3, r3, #10
 8001568:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800156e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800157a:	2208      	movs	r2, #8
 800157c:	409a      	lsls	r2, r3
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	4013      	ands	r3, r2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d01a      	beq.n	80015bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	2b00      	cmp	r3, #0
 8001592:	d013      	beq.n	80015bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f022 0204 	bic.w	r2, r2, #4
 80015a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015a8:	2208      	movs	r2, #8
 80015aa:	409a      	lsls	r2, r3
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015b4:	f043 0201 	orr.w	r2, r3, #1
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015c0:	2201      	movs	r2, #1
 80015c2:	409a      	lsls	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	4013      	ands	r3, r2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d012      	beq.n	80015f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	695b      	ldr	r3, [r3, #20]
 80015d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d00b      	beq.n	80015f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015de:	2201      	movs	r2, #1
 80015e0:	409a      	lsls	r2, r3
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015ea:	f043 0202 	orr.w	r2, r3, #2
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015f6:	2204      	movs	r2, #4
 80015f8:	409a      	lsls	r2, r3
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	4013      	ands	r3, r2
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d012      	beq.n	8001628 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d00b      	beq.n	8001628 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001614:	2204      	movs	r2, #4
 8001616:	409a      	lsls	r2, r3
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001620:	f043 0204 	orr.w	r2, r3, #4
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800162c:	2210      	movs	r2, #16
 800162e:	409a      	lsls	r2, r3
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	4013      	ands	r3, r2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d043      	beq.n	80016c0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0308 	and.w	r3, r3, #8
 8001642:	2b00      	cmp	r3, #0
 8001644:	d03c      	beq.n	80016c0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800164a:	2210      	movs	r2, #16
 800164c:	409a      	lsls	r2, r3
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d018      	beq.n	8001692 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d108      	bne.n	8001680 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001672:	2b00      	cmp	r3, #0
 8001674:	d024      	beq.n	80016c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	4798      	blx	r3
 800167e:	e01f      	b.n	80016c0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001684:	2b00      	cmp	r3, #0
 8001686:	d01b      	beq.n	80016c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	4798      	blx	r3
 8001690:	e016      	b.n	80016c0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800169c:	2b00      	cmp	r3, #0
 800169e:	d107      	bne.n	80016b0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f022 0208 	bic.w	r2, r2, #8
 80016ae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016c4:	2220      	movs	r2, #32
 80016c6:	409a      	lsls	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	4013      	ands	r3, r2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f000 808f 	beq.w	80017f0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0310 	and.w	r3, r3, #16
 80016dc:	2b00      	cmp	r3, #0
 80016de:	f000 8087 	beq.w	80017f0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016e6:	2220      	movs	r2, #32
 80016e8:	409a      	lsls	r2, r3
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b05      	cmp	r3, #5
 80016f8:	d136      	bne.n	8001768 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f022 0216 	bic.w	r2, r2, #22
 8001708:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	695a      	ldr	r2, [r3, #20]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001718:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	2b00      	cmp	r3, #0
 8001720:	d103      	bne.n	800172a <HAL_DMA_IRQHandler+0x1da>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001726:	2b00      	cmp	r3, #0
 8001728:	d007      	beq.n	800173a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f022 0208 	bic.w	r2, r2, #8
 8001738:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800173e:	223f      	movs	r2, #63	@ 0x3f
 8001740:	409a      	lsls	r2, r3
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2201      	movs	r2, #1
 800174a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800175a:	2b00      	cmp	r3, #0
 800175c:	d07e      	beq.n	800185c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	4798      	blx	r3
        }
        return;
 8001766:	e079      	b.n	800185c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d01d      	beq.n	80017b2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d10d      	bne.n	80017a0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001788:	2b00      	cmp	r3, #0
 800178a:	d031      	beq.n	80017f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	4798      	blx	r3
 8001794:	e02c      	b.n	80017f0 <HAL_DMA_IRQHandler+0x2a0>
 8001796:	bf00      	nop
 8001798:	20000000 	.word	0x20000000
 800179c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d023      	beq.n	80017f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	4798      	blx	r3
 80017b0:	e01e      	b.n	80017f0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d10f      	bne.n	80017e0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f022 0210 	bic.w	r2, r2, #16
 80017ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2201      	movs	r2, #1
 80017d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d032      	beq.n	800185e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	2b00      	cmp	r3, #0
 8001802:	d022      	beq.n	800184a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2205      	movs	r2, #5
 8001808:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f022 0201 	bic.w	r2, r2, #1
 800181a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	3301      	adds	r3, #1
 8001820:	60bb      	str	r3, [r7, #8]
 8001822:	697a      	ldr	r2, [r7, #20]
 8001824:	429a      	cmp	r2, r3
 8001826:	d307      	bcc.n	8001838 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	2b00      	cmp	r3, #0
 8001834:	d1f2      	bne.n	800181c <HAL_DMA_IRQHandler+0x2cc>
 8001836:	e000      	b.n	800183a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001838:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2201      	movs	r2, #1
 800183e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184e:	2b00      	cmp	r3, #0
 8001850:	d005      	beq.n	800185e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	4798      	blx	r3
 800185a:	e000      	b.n	800185e <HAL_DMA_IRQHandler+0x30e>
        return;
 800185c:	bf00      	nop
    }
  }
}
 800185e:	3718      	adds	r7, #24
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
 8001870:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001880:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	689b      	ldr	r3, [r3, #8]
 800188e:	2b40      	cmp	r3, #64	@ 0x40
 8001890:	d108      	bne.n	80018a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	68ba      	ldr	r2, [r7, #8]
 80018a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80018a2:	e007      	b.n	80018b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	68ba      	ldr	r2, [r7, #8]
 80018aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	60da      	str	r2, [r3, #12]
}
 80018b4:	bf00      	nop
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	3b10      	subs	r3, #16
 80018d0:	4a14      	ldr	r2, [pc, #80]	@ (8001924 <DMA_CalcBaseAndBitshift+0x64>)
 80018d2:	fba2 2303 	umull	r2, r3, r2, r3
 80018d6:	091b      	lsrs	r3, r3, #4
 80018d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80018da:	4a13      	ldr	r2, [pc, #76]	@ (8001928 <DMA_CalcBaseAndBitshift+0x68>)
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	4413      	add	r3, r2
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	461a      	mov	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2b03      	cmp	r3, #3
 80018ec:	d909      	bls.n	8001902 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80018f6:	f023 0303 	bic.w	r3, r3, #3
 80018fa:	1d1a      	adds	r2, r3, #4
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	659a      	str	r2, [r3, #88]	@ 0x58
 8001900:	e007      	b.n	8001912 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800190a:	f023 0303 	bic.w	r3, r3, #3
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001916:	4618      	mov	r0, r3
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	aaaaaaab 	.word	0xaaaaaaab
 8001928:	0800a648 	.word	0x0800a648

0800192c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001934:	2300      	movs	r3, #0
 8001936:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800193c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	699b      	ldr	r3, [r3, #24]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d11f      	bne.n	8001986 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	2b03      	cmp	r3, #3
 800194a:	d856      	bhi.n	80019fa <DMA_CheckFifoParam+0xce>
 800194c:	a201      	add	r2, pc, #4	@ (adr r2, 8001954 <DMA_CheckFifoParam+0x28>)
 800194e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001952:	bf00      	nop
 8001954:	08001965 	.word	0x08001965
 8001958:	08001977 	.word	0x08001977
 800195c:	08001965 	.word	0x08001965
 8001960:	080019fb 	.word	0x080019fb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001968:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d046      	beq.n	80019fe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001974:	e043      	b.n	80019fe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800197a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800197e:	d140      	bne.n	8001a02 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001984:	e03d      	b.n	8001a02 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800198e:	d121      	bne.n	80019d4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	2b03      	cmp	r3, #3
 8001994:	d837      	bhi.n	8001a06 <DMA_CheckFifoParam+0xda>
 8001996:	a201      	add	r2, pc, #4	@ (adr r2, 800199c <DMA_CheckFifoParam+0x70>)
 8001998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800199c:	080019ad 	.word	0x080019ad
 80019a0:	080019b3 	.word	0x080019b3
 80019a4:	080019ad 	.word	0x080019ad
 80019a8:	080019c5 	.word	0x080019c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	73fb      	strb	r3, [r7, #15]
      break;
 80019b0:	e030      	b.n	8001a14 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d025      	beq.n	8001a0a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80019c2:	e022      	b.n	8001a0a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019c8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80019cc:	d11f      	bne.n	8001a0e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80019d2:	e01c      	b.n	8001a0e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d903      	bls.n	80019e2 <DMA_CheckFifoParam+0xb6>
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	2b03      	cmp	r3, #3
 80019de:	d003      	beq.n	80019e8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80019e0:	e018      	b.n	8001a14 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	73fb      	strb	r3, [r7, #15]
      break;
 80019e6:	e015      	b.n	8001a14 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d00e      	beq.n	8001a12 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	73fb      	strb	r3, [r7, #15]
      break;
 80019f8:	e00b      	b.n	8001a12 <DMA_CheckFifoParam+0xe6>
      break;
 80019fa:	bf00      	nop
 80019fc:	e00a      	b.n	8001a14 <DMA_CheckFifoParam+0xe8>
      break;
 80019fe:	bf00      	nop
 8001a00:	e008      	b.n	8001a14 <DMA_CheckFifoParam+0xe8>
      break;
 8001a02:	bf00      	nop
 8001a04:	e006      	b.n	8001a14 <DMA_CheckFifoParam+0xe8>
      break;
 8001a06:	bf00      	nop
 8001a08:	e004      	b.n	8001a14 <DMA_CheckFifoParam+0xe8>
      break;
 8001a0a:	bf00      	nop
 8001a0c:	e002      	b.n	8001a14 <DMA_CheckFifoParam+0xe8>
      break;   
 8001a0e:	bf00      	nop
 8001a10:	e000      	b.n	8001a14 <DMA_CheckFifoParam+0xe8>
      break;
 8001a12:	bf00      	nop
    }
  } 
  
  return status; 
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3714      	adds	r7, #20
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop

08001a24 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d101      	bne.n	8001a36 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e08a      	b.n	8001b4c <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d106      	bne.n	8001a4e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2220      	movs	r2, #32
 8001a44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f7fe ffa3 	bl	8000994 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	4b40      	ldr	r3, [pc, #256]	@ (8001b54 <HAL_ETH_Init+0x130>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a56:	4a3f      	ldr	r2, [pc, #252]	@ (8001b54 <HAL_ETH_Init+0x130>)
 8001a58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a5e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b54 <HAL_ETH_Init+0x130>)
 8001a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001a6a:	4b3b      	ldr	r3, [pc, #236]	@ (8001b58 <HAL_ETH_Init+0x134>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	4a3a      	ldr	r2, [pc, #232]	@ (8001b58 <HAL_ETH_Init+0x134>)
 8001a70:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001a74:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001a76:	4b38      	ldr	r3, [pc, #224]	@ (8001b58 <HAL_ETH_Init+0x134>)
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	4936      	ldr	r1, [pc, #216]	@ (8001b58 <HAL_ETH_Init+0x134>)
 8001a80:	4313      	orrs	r3, r2
 8001a82:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001a84:	4b34      	ldr	r3, [pc, #208]	@ (8001b58 <HAL_ETH_Init+0x134>)
 8001a86:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	6812      	ldr	r2, [r2, #0]
 8001a96:	f043 0301 	orr.w	r3, r3, #1
 8001a9a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a9e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001aa0:	f7ff fa9e 	bl	8000fe0 <HAL_GetTick>
 8001aa4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001aa6:	e011      	b.n	8001acc <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001aa8:	f7ff fa9a 	bl	8000fe0 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001ab6:	d909      	bls.n	8001acc <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2204      	movs	r2, #4
 8001abc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	22e0      	movs	r2, #224	@ 0xe0
 8001ac4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e03f      	b.n	8001b4c <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d1e4      	bne.n	8001aa8 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f000 f97a 	bl	8001dd8 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f000 fa25 	bl	8001f34 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 fa7b 	bl	8001fe6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	461a      	mov	r2, r3
 8001af6:	2100      	movs	r1, #0
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f9e3 	bl	8001ec4 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001b0c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b1e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001b22:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001b36:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2210      	movs	r2, #16
 8001b46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40013800 	.word	0x40013800

08001b5c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	4b53      	ldr	r3, [pc, #332]	@ (8001cc0 <ETH_SetMACConfig+0x164>)
 8001b72:	4013      	ands	r3, r2
 8001b74:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	7b9b      	ldrb	r3, [r3, #14]
 8001b7a:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001b7c:	683a      	ldr	r2, [r7, #0]
 8001b7e:	7c12      	ldrb	r2, [r2, #16]
 8001b80:	2a00      	cmp	r2, #0
 8001b82:	d102      	bne.n	8001b8a <ETH_SetMACConfig+0x2e>
 8001b84:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001b88:	e000      	b.n	8001b8c <ETH_SetMACConfig+0x30>
 8001b8a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001b8c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	7c52      	ldrb	r2, [r2, #17]
 8001b92:	2a00      	cmp	r2, #0
 8001b94:	d102      	bne.n	8001b9c <ETH_SetMACConfig+0x40>
 8001b96:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001b9a:	e000      	b.n	8001b9e <ETH_SetMACConfig+0x42>
 8001b9c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001b9e:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001ba4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	7fdb      	ldrb	r3, [r3, #31]
 8001baa:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001bac:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001bb2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	7f92      	ldrb	r2, [r2, #30]
 8001bb8:	2a00      	cmp	r2, #0
 8001bba:	d102      	bne.n	8001bc2 <ETH_SetMACConfig+0x66>
 8001bbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bc0:	e000      	b.n	8001bc4 <ETH_SetMACConfig+0x68>
 8001bc2:	2200      	movs	r2, #0
                        macconf->Speed |
 8001bc4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	7f1b      	ldrb	r3, [r3, #28]
 8001bca:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001bcc:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001bd2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	791b      	ldrb	r3, [r3, #4]
 8001bd8:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001bda:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001bdc:	683a      	ldr	r2, [r7, #0]
 8001bde:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001be2:	2a00      	cmp	r2, #0
 8001be4:	d102      	bne.n	8001bec <ETH_SetMACConfig+0x90>
 8001be6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bea:	e000      	b.n	8001bee <ETH_SetMACConfig+0x92>
 8001bec:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001bee:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	7bdb      	ldrb	r3, [r3, #15]
 8001bf4:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001bf6:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001bfc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c04:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001c06:	4313      	orrs	r3, r2
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c1e:	2001      	movs	r0, #1
 8001c20:	f7ff f9ea 	bl	8000ff8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c42:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001c4a:	2a00      	cmp	r2, #0
 8001c4c:	d101      	bne.n	8001c52 <ETH_SetMACConfig+0xf6>
 8001c4e:	2280      	movs	r2, #128	@ 0x80
 8001c50:	e000      	b.n	8001c54 <ETH_SetMACConfig+0xf8>
 8001c52:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c54:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001c5a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001c5c:	683a      	ldr	r2, [r7, #0]
 8001c5e:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001c62:	2a01      	cmp	r2, #1
 8001c64:	d101      	bne.n	8001c6a <ETH_SetMACConfig+0x10e>
 8001c66:	2208      	movs	r2, #8
 8001c68:	e000      	b.n	8001c6c <ETH_SetMACConfig+0x110>
 8001c6a:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001c6c:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001c74:	2a01      	cmp	r2, #1
 8001c76:	d101      	bne.n	8001c7c <ETH_SetMACConfig+0x120>
 8001c78:	2204      	movs	r2, #4
 8001c7a:	e000      	b.n	8001c7e <ETH_SetMACConfig+0x122>
 8001c7c:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001c7e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001c80:	683a      	ldr	r2, [r7, #0]
 8001c82:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001c86:	2a01      	cmp	r2, #1
 8001c88:	d101      	bne.n	8001c8e <ETH_SetMACConfig+0x132>
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	e000      	b.n	8001c90 <ETH_SetMACConfig+0x134>
 8001c8e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001c90:	4313      	orrs	r3, r2
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	699b      	ldr	r3, [r3, #24]
 8001ca6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ca8:	2001      	movs	r0, #1
 8001caa:	f7ff f9a5 	bl	8000ff8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	619a      	str	r2, [r3, #24]
}
 8001cb6:	bf00      	nop
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	fd20810f 	.word	0xfd20810f

08001cc4 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	4b3d      	ldr	r3, [pc, #244]	@ (8001dd4 <ETH_SetDMAConfig+0x110>)
 8001cde:	4013      	ands	r3, r2
 8001ce0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	7b1b      	ldrb	r3, [r3, #12]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d102      	bne.n	8001cf0 <ETH_SetDMAConfig+0x2c>
 8001cea:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001cee:	e000      	b.n	8001cf2 <ETH_SetDMAConfig+0x2e>
 8001cf0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	7b5b      	ldrb	r3, [r3, #13]
 8001cf6:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001cf8:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	7f52      	ldrb	r2, [r2, #29]
 8001cfe:	2a00      	cmp	r2, #0
 8001d00:	d102      	bne.n	8001d08 <ETH_SetDMAConfig+0x44>
 8001d02:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001d06:	e000      	b.n	8001d0a <ETH_SetDMAConfig+0x46>
 8001d08:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001d0a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	7b9b      	ldrb	r3, [r3, #14]
 8001d10:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001d12:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001d18:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	7f1b      	ldrb	r3, [r3, #28]
 8001d1e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001d20:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	7f9b      	ldrb	r3, [r3, #30]
 8001d26:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001d28:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001d2e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d36:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d48:	461a      	mov	r2, r3
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d5a:	2001      	movs	r0, #1
 8001d5c:	f7ff f94c 	bl	8000ff8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d68:	461a      	mov	r2, r3
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	791b      	ldrb	r3, [r3, #4]
 8001d72:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d78:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001d7e:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001d84:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d8c:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001d8e:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d94:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001d96:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001d9c:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6812      	ldr	r2, [r2, #0]
 8001da2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001da6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001daa:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001db8:	2001      	movs	r0, #1
 8001dba:	f7ff f91d 	bl	8000ff8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6013      	str	r3, [r2, #0]
}
 8001dcc:	bf00      	nop
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	f8de3f23 	.word	0xf8de3f23

08001dd8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b0a6      	sub	sp, #152	@ 0x98
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001de0:	2301      	movs	r3, #1
 8001de2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8001de6:	2301      	movs	r3, #1
 8001de8:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001dec:	2300      	movs	r3, #0
 8001dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001df0:	2300      	movs	r3, #0
 8001df2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001df6:	2301      	movs	r3, #1
 8001df8:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001e02:	2301      	movs	r3, #1
 8001e04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001e34:	2300      	movs	r3, #0
 8001e36:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001e40:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e44:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001e46:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001e52:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001e56:	4619      	mov	r1, r3
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff fe7f 	bl	8001b5c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001e62:	2301      	movs	r3, #1
 8001e64:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001e66:	2301      	movs	r3, #1
 8001e68:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001e74:	2300      	movs	r3, #0
 8001e76:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001e80:	2300      	movs	r3, #0
 8001e82:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001e84:	2301      	movs	r3, #1
 8001e86:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001e8e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e92:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001e94:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e98:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001e9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e9e:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001eae:	f107 0308 	add.w	r3, r7, #8
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7ff ff05 	bl	8001cc4 <ETH_SetDMAConfig>
}
 8001eba:	bf00      	nop
 8001ebc:	3798      	adds	r7, #152	@ 0x98
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
	...

08001ec4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b087      	sub	sp, #28
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	3305      	adds	r3, #5
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	021b      	lsls	r3, r3, #8
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	3204      	adds	r2, #4
 8001edc:	7812      	ldrb	r2, [r2, #0]
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001ee2:	68ba      	ldr	r2, [r7, #8]
 8001ee4:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <ETH_MACAddressConfig+0x68>)
 8001ee6:	4413      	add	r3, r2
 8001ee8:	461a      	mov	r2, r3
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	3303      	adds	r3, #3
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	061a      	lsls	r2, r3, #24
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3302      	adds	r3, #2
 8001efa:	781b      	ldrb	r3, [r3, #0]
 8001efc:	041b      	lsls	r3, r3, #16
 8001efe:	431a      	orrs	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3301      	adds	r3, #1
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001f12:	68ba      	ldr	r2, [r7, #8]
 8001f14:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <ETH_MACAddressConfig+0x6c>)
 8001f16:	4413      	add	r3, r2
 8001f18:	461a      	mov	r2, r3
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	6013      	str	r3, [r2, #0]
}
 8001f1e:	bf00      	nop
 8001f20:	371c      	adds	r7, #28
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	40028040 	.word	0x40028040
 8001f30:	40028044 	.word	0x40028044

08001f34 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	e03e      	b.n	8001fc0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68d9      	ldr	r1, [r3, #12]
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	009b      	lsls	r3, r3, #2
 8001f4c:	4413      	add	r3, r2
 8001f4e:	00db      	lsls	r3, r3, #3
 8001f50:	440b      	add	r3, r1
 8001f52:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	2200      	movs	r2, #0
 8001f58:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	2200      	movs	r2, #0
 8001f64:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001f6c:	68b9      	ldr	r1, [r7, #8]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	3206      	adds	r2, #6
 8001f74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d80c      	bhi.n	8001fa4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68d9      	ldr	r1, [r3, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	1c5a      	adds	r2, r3, #1
 8001f92:	4613      	mov	r3, r2
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	4413      	add	r3, r2
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	440b      	add	r3, r1
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	e004      	b.n	8001fae <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	461a      	mov	r2, r3
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	60fb      	str	r3, [r7, #12]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2b03      	cmp	r3, #3
 8001fc4:	d9bd      	bls.n	8001f42 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	68da      	ldr	r2, [r3, #12]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fd8:	611a      	str	r2, [r3, #16]
}
 8001fda:	bf00      	nop
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b085      	sub	sp, #20
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	e048      	b.n	8002086 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6919      	ldr	r1, [r3, #16]
 8001ff8:	68fa      	ldr	r2, [r7, #12]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	440b      	add	r3, r1
 8002004:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	2200      	movs	r2, #0
 8002010:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	2200      	movs	r2, #0
 800201c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	2200      	movs	r2, #0
 8002022:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	2200      	movs	r2, #0
 8002028:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002030:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800204a:	68b9      	ldr	r1, [r7, #8]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	3212      	adds	r2, #18
 8002052:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2b02      	cmp	r3, #2
 800205a:	d80c      	bhi.n	8002076 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6919      	ldr	r1, [r3, #16]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	1c5a      	adds	r2, r3, #1
 8002064:	4613      	mov	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	4413      	add	r3, r2
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	440b      	add	r3, r1
 800206e:	461a      	mov	r2, r3
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	60da      	str	r2, [r3, #12]
 8002074:	e004      	b.n	8002080 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	461a      	mov	r2, r3
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	3301      	adds	r3, #1
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2b03      	cmp	r3, #3
 800208a:	d9b3      	bls.n	8001ff4 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	691a      	ldr	r2, [r3, #16]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020b6:	60da      	str	r2, [r3, #12]
}
 80020b8:	bf00      	nop
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b089      	sub	sp, #36	@ 0x24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020ce:	2300      	movs	r3, #0
 80020d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020d6:	2300      	movs	r3, #0
 80020d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020da:	2300      	movs	r3, #0
 80020dc:	61fb      	str	r3, [r7, #28]
 80020de:	e177      	b.n	80023d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020e0:	2201      	movs	r2, #1
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	697a      	ldr	r2, [r7, #20]
 80020f0:	4013      	ands	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	f040 8166 	bne.w	80023ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f003 0303 	and.w	r3, r3, #3
 8002106:	2b01      	cmp	r3, #1
 8002108:	d005      	beq.n	8002116 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002112:	2b02      	cmp	r3, #2
 8002114:	d130      	bne.n	8002178 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	2203      	movs	r2, #3
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	43db      	mvns	r3, r3
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	4013      	ands	r3, r2
 800212c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	fa02 f303 	lsl.w	r3, r2, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4313      	orrs	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	69ba      	ldr	r2, [r7, #24]
 8002144:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800214c:	2201      	movs	r2, #1
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4013      	ands	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	091b      	lsrs	r3, r3, #4
 8002162:	f003 0201 	and.w	r2, r3, #1
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4313      	orrs	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 0303 	and.w	r3, r3, #3
 8002180:	2b03      	cmp	r3, #3
 8002182:	d017      	beq.n	80021b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	2203      	movs	r2, #3
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4013      	ands	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f003 0303 	and.w	r3, r3, #3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d123      	bne.n	8002208 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	08da      	lsrs	r2, r3, #3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	3208      	adds	r2, #8
 80021c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	f003 0307 	and.w	r3, r3, #7
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	220f      	movs	r2, #15
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	43db      	mvns	r3, r3
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4013      	ands	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	691a      	ldr	r2, [r3, #16]
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f003 0307 	and.w	r3, r3, #7
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	08da      	lsrs	r2, r3, #3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	3208      	adds	r2, #8
 8002202:	69b9      	ldr	r1, [r7, #24]
 8002204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	2203      	movs	r2, #3
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	43db      	mvns	r3, r3
 800221a:	69ba      	ldr	r2, [r7, #24]
 800221c:	4013      	ands	r3, r2
 800221e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f003 0203 	and.w	r2, r3, #3
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	4313      	orrs	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002244:	2b00      	cmp	r3, #0
 8002246:	f000 80c0 	beq.w	80023ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	60fb      	str	r3, [r7, #12]
 800224e:	4b66      	ldr	r3, [pc, #408]	@ (80023e8 <HAL_GPIO_Init+0x324>)
 8002250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002252:	4a65      	ldr	r2, [pc, #404]	@ (80023e8 <HAL_GPIO_Init+0x324>)
 8002254:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002258:	6453      	str	r3, [r2, #68]	@ 0x44
 800225a:	4b63      	ldr	r3, [pc, #396]	@ (80023e8 <HAL_GPIO_Init+0x324>)
 800225c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002266:	4a61      	ldr	r2, [pc, #388]	@ (80023ec <HAL_GPIO_Init+0x328>)
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	089b      	lsrs	r3, r3, #2
 800226c:	3302      	adds	r3, #2
 800226e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002272:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	220f      	movs	r2, #15
 800227e:	fa02 f303 	lsl.w	r3, r2, r3
 8002282:	43db      	mvns	r3, r3
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4013      	ands	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a58      	ldr	r2, [pc, #352]	@ (80023f0 <HAL_GPIO_Init+0x32c>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d037      	beq.n	8002302 <HAL_GPIO_Init+0x23e>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a57      	ldr	r2, [pc, #348]	@ (80023f4 <HAL_GPIO_Init+0x330>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d031      	beq.n	80022fe <HAL_GPIO_Init+0x23a>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a56      	ldr	r2, [pc, #344]	@ (80023f8 <HAL_GPIO_Init+0x334>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d02b      	beq.n	80022fa <HAL_GPIO_Init+0x236>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a55      	ldr	r2, [pc, #340]	@ (80023fc <HAL_GPIO_Init+0x338>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d025      	beq.n	80022f6 <HAL_GPIO_Init+0x232>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a54      	ldr	r2, [pc, #336]	@ (8002400 <HAL_GPIO_Init+0x33c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d01f      	beq.n	80022f2 <HAL_GPIO_Init+0x22e>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a53      	ldr	r2, [pc, #332]	@ (8002404 <HAL_GPIO_Init+0x340>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d019      	beq.n	80022ee <HAL_GPIO_Init+0x22a>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a52      	ldr	r2, [pc, #328]	@ (8002408 <HAL_GPIO_Init+0x344>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d013      	beq.n	80022ea <HAL_GPIO_Init+0x226>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a51      	ldr	r2, [pc, #324]	@ (800240c <HAL_GPIO_Init+0x348>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d00d      	beq.n	80022e6 <HAL_GPIO_Init+0x222>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a50      	ldr	r2, [pc, #320]	@ (8002410 <HAL_GPIO_Init+0x34c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d007      	beq.n	80022e2 <HAL_GPIO_Init+0x21e>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a4f      	ldr	r2, [pc, #316]	@ (8002414 <HAL_GPIO_Init+0x350>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d101      	bne.n	80022de <HAL_GPIO_Init+0x21a>
 80022da:	2309      	movs	r3, #9
 80022dc:	e012      	b.n	8002304 <HAL_GPIO_Init+0x240>
 80022de:	230a      	movs	r3, #10
 80022e0:	e010      	b.n	8002304 <HAL_GPIO_Init+0x240>
 80022e2:	2308      	movs	r3, #8
 80022e4:	e00e      	b.n	8002304 <HAL_GPIO_Init+0x240>
 80022e6:	2307      	movs	r3, #7
 80022e8:	e00c      	b.n	8002304 <HAL_GPIO_Init+0x240>
 80022ea:	2306      	movs	r3, #6
 80022ec:	e00a      	b.n	8002304 <HAL_GPIO_Init+0x240>
 80022ee:	2305      	movs	r3, #5
 80022f0:	e008      	b.n	8002304 <HAL_GPIO_Init+0x240>
 80022f2:	2304      	movs	r3, #4
 80022f4:	e006      	b.n	8002304 <HAL_GPIO_Init+0x240>
 80022f6:	2303      	movs	r3, #3
 80022f8:	e004      	b.n	8002304 <HAL_GPIO_Init+0x240>
 80022fa:	2302      	movs	r3, #2
 80022fc:	e002      	b.n	8002304 <HAL_GPIO_Init+0x240>
 80022fe:	2301      	movs	r3, #1
 8002300:	e000      	b.n	8002304 <HAL_GPIO_Init+0x240>
 8002302:	2300      	movs	r3, #0
 8002304:	69fa      	ldr	r2, [r7, #28]
 8002306:	f002 0203 	and.w	r2, r2, #3
 800230a:	0092      	lsls	r2, r2, #2
 800230c:	4093      	lsls	r3, r2
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002314:	4935      	ldr	r1, [pc, #212]	@ (80023ec <HAL_GPIO_Init+0x328>)
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	089b      	lsrs	r3, r3, #2
 800231a:	3302      	adds	r3, #2
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002322:	4b3d      	ldr	r3, [pc, #244]	@ (8002418 <HAL_GPIO_Init+0x354>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	43db      	mvns	r3, r3
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	4013      	ands	r3, r2
 8002330:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4313      	orrs	r3, r2
 8002344:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002346:	4a34      	ldr	r2, [pc, #208]	@ (8002418 <HAL_GPIO_Init+0x354>)
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800234c:	4b32      	ldr	r3, [pc, #200]	@ (8002418 <HAL_GPIO_Init+0x354>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	43db      	mvns	r3, r3
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	4013      	ands	r3, r2
 800235a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d003      	beq.n	8002370 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4313      	orrs	r3, r2
 800236e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002370:	4a29      	ldr	r2, [pc, #164]	@ (8002418 <HAL_GPIO_Init+0x354>)
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002376:	4b28      	ldr	r3, [pc, #160]	@ (8002418 <HAL_GPIO_Init+0x354>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	43db      	mvns	r3, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4013      	ands	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	4313      	orrs	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800239a:	4a1f      	ldr	r2, [pc, #124]	@ (8002418 <HAL_GPIO_Init+0x354>)
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002418 <HAL_GPIO_Init+0x354>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	43db      	mvns	r3, r3
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	4013      	ands	r3, r2
 80023ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d003      	beq.n	80023c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023c4:	4a14      	ldr	r2, [pc, #80]	@ (8002418 <HAL_GPIO_Init+0x354>)
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	3301      	adds	r3, #1
 80023ce:	61fb      	str	r3, [r7, #28]
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	2b0f      	cmp	r3, #15
 80023d4:	f67f ae84 	bls.w	80020e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023d8:	bf00      	nop
 80023da:	bf00      	nop
 80023dc:	3724      	adds	r7, #36	@ 0x24
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800
 80023ec:	40013800 	.word	0x40013800
 80023f0:	40020000 	.word	0x40020000
 80023f4:	40020400 	.word	0x40020400
 80023f8:	40020800 	.word	0x40020800
 80023fc:	40020c00 	.word	0x40020c00
 8002400:	40021000 	.word	0x40021000
 8002404:	40021400 	.word	0x40021400
 8002408:	40021800 	.word	0x40021800
 800240c:	40021c00 	.word	0x40021c00
 8002410:	40022000 	.word	0x40022000
 8002414:	40022400 	.word	0x40022400
 8002418:	40013c00 	.word	0x40013c00

0800241c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	807b      	strh	r3, [r7, #2]
 8002428:	4613      	mov	r3, r2
 800242a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800242c:	787b      	ldrb	r3, [r7, #1]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002432:	887a      	ldrh	r2, [r7, #2]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002438:	e003      	b.n	8002442 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800243a:	887b      	ldrh	r3, [r7, #2]
 800243c:	041a      	lsls	r2, r3, #16
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	619a      	str	r2, [r3, #24]
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
	...

08002450 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b088      	sub	sp, #32
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d101      	bne.n	8002462 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e128      	b.n	80026b4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b00      	cmp	r3, #0
 800246c:	d109      	bne.n	8002482 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a90      	ldr	r2, [pc, #576]	@ (80026bc <HAL_I2S_Init+0x26c>)
 800247a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800247c:	6878      	ldr	r0, [r7, #4]
 800247e:	f7fe fb4f 	bl	8000b20 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2202      	movs	r2, #2
 8002486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	69db      	ldr	r3, [r3, #28]
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6812      	ldr	r2, [r2, #0]
 8002494:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002498:	f023 030f 	bic.w	r3, r3, #15
 800249c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2202      	movs	r2, #2
 80024a4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	695b      	ldr	r3, [r3, #20]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d060      	beq.n	8002570 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d102      	bne.n	80024bc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80024b6:	2310      	movs	r3, #16
 80024b8:	617b      	str	r3, [r7, #20]
 80024ba:	e001      	b.n	80024c0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80024bc:	2320      	movs	r3, #32
 80024be:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	2b20      	cmp	r3, #32
 80024c6:	d802      	bhi.n	80024ce <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80024ce:	2001      	movs	r0, #1
 80024d0:	f003 f80a 	bl	80054e8 <HAL_RCCEx_GetPeriphCLKFreq>
 80024d4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80024de:	d125      	bne.n	800252c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d010      	beq.n	800250a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	68fa      	ldr	r2, [r7, #12]
 80024ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80024f2:	4613      	mov	r3, r2
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	4413      	add	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	461a      	mov	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	695b      	ldr	r3, [r3, #20]
 8002500:	fbb2 f3f3 	udiv	r3, r2, r3
 8002504:	3305      	adds	r3, #5
 8002506:	613b      	str	r3, [r7, #16]
 8002508:	e01f      	b.n	800254a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	00db      	lsls	r3, r3, #3
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	fbb2 f2f3 	udiv	r2, r2, r3
 8002514:	4613      	mov	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	461a      	mov	r2, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	fbb2 f3f3 	udiv	r3, r2, r3
 8002526:	3305      	adds	r3, #5
 8002528:	613b      	str	r3, [r7, #16]
 800252a:	e00e      	b.n	800254a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800252c:	68fa      	ldr	r2, [r7, #12]
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	fbb2 f2f3 	udiv	r2, r2, r3
 8002534:	4613      	mov	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4413      	add	r3, r2
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	461a      	mov	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	695b      	ldr	r3, [r3, #20]
 8002542:	fbb2 f3f3 	udiv	r3, r2, r3
 8002546:	3305      	adds	r3, #5
 8002548:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	4a5c      	ldr	r2, [pc, #368]	@ (80026c0 <HAL_I2S_Init+0x270>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	08db      	lsrs	r3, r3, #3
 8002554:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	085b      	lsrs	r3, r3, #1
 8002566:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	021b      	lsls	r3, r3, #8
 800256c:	61bb      	str	r3, [r7, #24]
 800256e:	e003      	b.n	8002578 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002570:	2302      	movs	r3, #2
 8002572:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002574:	2300      	movs	r3, #0
 8002576:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d902      	bls.n	8002584 <HAL_I2S_Init+0x134>
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	2bff      	cmp	r3, #255	@ 0xff
 8002582:	d907      	bls.n	8002594 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002588:	f043 0210 	orr.w	r2, r3, #16
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e08f      	b.n	80026b4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	691a      	ldr	r2, [r3, #16]
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	ea42 0103 	orr.w	r1, r2, r3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	69fa      	ldr	r2, [r7, #28]
 80025a4:	430a      	orrs	r2, r1
 80025a6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	69db      	ldr	r3, [r3, #28]
 80025ae:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80025b2:	f023 030f 	bic.w	r3, r3, #15
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	6851      	ldr	r1, [r2, #4]
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	6892      	ldr	r2, [r2, #8]
 80025be:	4311      	orrs	r1, r2
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	68d2      	ldr	r2, [r2, #12]
 80025c4:	4311      	orrs	r1, r2
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	6992      	ldr	r2, [r2, #24]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	431a      	orrs	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025d6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d161      	bne.n	80026a4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a38      	ldr	r2, [pc, #224]	@ (80026c4 <HAL_I2S_Init+0x274>)
 80025e4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a37      	ldr	r2, [pc, #220]	@ (80026c8 <HAL_I2S_Init+0x278>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d101      	bne.n	80025f4 <HAL_I2S_Init+0x1a4>
 80025f0:	4b36      	ldr	r3, [pc, #216]	@ (80026cc <HAL_I2S_Init+0x27c>)
 80025f2:	e001      	b.n	80025f8 <HAL_I2S_Init+0x1a8>
 80025f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80025f8:	69db      	ldr	r3, [r3, #28]
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	6812      	ldr	r2, [r2, #0]
 80025fe:	4932      	ldr	r1, [pc, #200]	@ (80026c8 <HAL_I2S_Init+0x278>)
 8002600:	428a      	cmp	r2, r1
 8002602:	d101      	bne.n	8002608 <HAL_I2S_Init+0x1b8>
 8002604:	4a31      	ldr	r2, [pc, #196]	@ (80026cc <HAL_I2S_Init+0x27c>)
 8002606:	e001      	b.n	800260c <HAL_I2S_Init+0x1bc>
 8002608:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800260c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002610:	f023 030f 	bic.w	r3, r3, #15
 8002614:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a2b      	ldr	r2, [pc, #172]	@ (80026c8 <HAL_I2S_Init+0x278>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d101      	bne.n	8002624 <HAL_I2S_Init+0x1d4>
 8002620:	4b2a      	ldr	r3, [pc, #168]	@ (80026cc <HAL_I2S_Init+0x27c>)
 8002622:	e001      	b.n	8002628 <HAL_I2S_Init+0x1d8>
 8002624:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002628:	2202      	movs	r2, #2
 800262a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a25      	ldr	r2, [pc, #148]	@ (80026c8 <HAL_I2S_Init+0x278>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d101      	bne.n	800263a <HAL_I2S_Init+0x1ea>
 8002636:	4b25      	ldr	r3, [pc, #148]	@ (80026cc <HAL_I2S_Init+0x27c>)
 8002638:	e001      	b.n	800263e <HAL_I2S_Init+0x1ee>
 800263a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800263e:	69db      	ldr	r3, [r3, #28]
 8002640:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800264a:	d003      	beq.n	8002654 <HAL_I2S_Init+0x204>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d103      	bne.n	800265c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002654:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002658:	613b      	str	r3, [r7, #16]
 800265a:	e001      	b.n	8002660 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800265c:	2300      	movs	r3, #0
 800265e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800266a:	4313      	orrs	r3, r2
 800266c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002674:	4313      	orrs	r3, r2
 8002676:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800267e:	4313      	orrs	r3, r2
 8002680:	b29a      	uxth	r2, r3
 8002682:	897b      	ldrh	r3, [r7, #10]
 8002684:	4313      	orrs	r3, r2
 8002686:	b29b      	uxth	r3, r3
 8002688:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800268c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a0d      	ldr	r2, [pc, #52]	@ (80026c8 <HAL_I2S_Init+0x278>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d101      	bne.n	800269c <HAL_I2S_Init+0x24c>
 8002698:	4b0c      	ldr	r3, [pc, #48]	@ (80026cc <HAL_I2S_Init+0x27c>)
 800269a:	e001      	b.n	80026a0 <HAL_I2S_Init+0x250>
 800269c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80026a0:	897a      	ldrh	r2, [r7, #10]
 80026a2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2201      	movs	r2, #1
 80026ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3720      	adds	r7, #32
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	08002d59 	.word	0x08002d59
 80026c0:	cccccccd 	.word	0xcccccccd
 80026c4:	08002ee1 	.word	0x08002ee1
 80026c8:	40003800 	.word	0x40003800
 80026cc:	40003400 	.word	0x40003400

080026d0 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	4613      	mov	r3, r2
 80026dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d002      	beq.n	80026ea <HAL_I2S_Transmit_DMA+0x1a>
 80026e4:	88fb      	ldrh	r3, [r7, #6]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e08a      	b.n	8002804 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d001      	beq.n	80026fe <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 80026fa:	2302      	movs	r3, #2
 80026fc:	e082      	b.n	8002804 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b01      	cmp	r3, #1
 8002708:	d101      	bne.n	800270e <HAL_I2S_Transmit_DMA+0x3e>
 800270a:	2302      	movs	r3, #2
 800270c:	e07a      	b.n	8002804 <HAL_I2S_Transmit_DMA+0x134>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2201      	movs	r2, #1
 8002712:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2203      	movs	r2, #3
 800271a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	69db      	ldr	r3, [r3, #28]
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	2b03      	cmp	r3, #3
 800273a:	d002      	beq.n	8002742 <HAL_I2S_Transmit_DMA+0x72>
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	2b05      	cmp	r3, #5
 8002740:	d10a      	bne.n	8002758 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8002742:	88fb      	ldrh	r3, [r7, #6]
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	b29a      	uxth	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 800274c:	88fb      	ldrh	r3, [r7, #6]
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	b29a      	uxth	r2, r3
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002756:	e005      	b.n	8002764 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	88fa      	ldrh	r2, [r7, #6]
 800275c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	88fa      	ldrh	r2, [r7, #6]
 8002762:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002768:	4a28      	ldr	r2, [pc, #160]	@ (800280c <HAL_I2S_Transmit_DMA+0x13c>)
 800276a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002770:	4a27      	ldr	r2, [pc, #156]	@ (8002810 <HAL_I2S_Transmit_DMA+0x140>)
 8002772:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002778:	4a26      	ldr	r2, [pc, #152]	@ (8002814 <HAL_I2S_Transmit_DMA+0x144>)
 800277a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002784:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 800278c:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002792:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8002794:	f7fe fe14 	bl	80013c0 <HAL_DMA_Start_IT>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00f      	beq.n	80027be <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a2:	f043 0208 	orr.w	r2, r3, #8
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e022      	b.n	8002804 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d107      	bne.n	80027e4 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f042 0202 	orr.w	r2, r2, #2
 80027e2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d107      	bne.n	8002802 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	69da      	ldr	r2, [r3, #28]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002800:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3718      	adds	r7, #24
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	08002c37 	.word	0x08002c37
 8002810:	08002bf5 	.word	0x08002bf5
 8002814:	08002c53 	.word	0x08002c53

08002818 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002820:	2300      	movs	r3, #0
 8002822:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800282c:	d004      	beq.n	8002838 <HAL_I2S_DMAStop+0x20>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	f040 80d1 	bne.w	80029da <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00f      	beq.n	8002860 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002844:	4618      	mov	r0, r3
 8002846:	f7fe fe13 	bl	8001470 <HAL_DMA_Abort>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d007      	beq.n	8002860 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002854:	f043 0208 	orr.w	r2, r3, #8
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8002860:	2364      	movs	r3, #100	@ 0x64
 8002862:	2201      	movs	r2, #1
 8002864:	2102      	movs	r1, #2
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 fb00 	bl	8002e6c <I2S_WaitFlagStateUntilTimeout>
 800286c:	4603      	mov	r3, r0
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00b      	beq.n	800288a <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002876:	f043 0201 	orr.w	r2, r3, #1
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2201      	movs	r2, #1
 8002882:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800288a:	2364      	movs	r3, #100	@ 0x64
 800288c:	2200      	movs	r2, #0
 800288e:	2180      	movs	r1, #128	@ 0x80
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f000 faeb 	bl	8002e6c <I2S_WaitFlagStateUntilTimeout>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d00b      	beq.n	80028b4 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a0:	f043 0201 	orr.w	r2, r3, #1
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	69da      	ldr	r2, [r3, #28]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028c2:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80028c4:	2300      	movs	r3, #0
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0202 	bic.w	r2, r2, #2
 80028e0:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b05      	cmp	r3, #5
 80028ec:	f040 8165 	bne.w	8002bba <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d00f      	beq.n	8002918 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fe fdb7 	bl	8001470 <HAL_DMA_Abort>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d007      	beq.n	8002918 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290c:	f043 0208 	orr.w	r2, r3, #8
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a8a      	ldr	r2, [pc, #552]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d101      	bne.n	8002926 <HAL_I2S_DMAStop+0x10e>
 8002922:	4b8a      	ldr	r3, [pc, #552]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002924:	e001      	b.n	800292a <HAL_I2S_DMAStop+0x112>
 8002926:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800292a:	69da      	ldr	r2, [r3, #28]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4985      	ldr	r1, [pc, #532]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002932:	428b      	cmp	r3, r1
 8002934:	d101      	bne.n	800293a <HAL_I2S_DMAStop+0x122>
 8002936:	4b85      	ldr	r3, [pc, #532]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002938:	e001      	b.n	800293e <HAL_I2S_DMAStop+0x126>
 800293a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800293e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002942:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 8002944:	2300      	movs	r3, #0
 8002946:	613b      	str	r3, [r7, #16]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a7e      	ldr	r2, [pc, #504]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d101      	bne.n	8002956 <HAL_I2S_DMAStop+0x13e>
 8002952:	4b7e      	ldr	r3, [pc, #504]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002954:	e001      	b.n	800295a <HAL_I2S_DMAStop+0x142>
 8002956:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a79      	ldr	r2, [pc, #484]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d101      	bne.n	800296c <HAL_I2S_DMAStop+0x154>
 8002968:	4b78      	ldr	r3, [pc, #480]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 800296a:	e001      	b.n	8002970 <HAL_I2S_DMAStop+0x158>
 800296c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a73      	ldr	r2, [pc, #460]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d101      	bne.n	8002984 <HAL_I2S_DMAStop+0x16c>
 8002980:	4b72      	ldr	r3, [pc, #456]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002982:	e001      	b.n	8002988 <HAL_I2S_DMAStop+0x170>
 8002984:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002988:	685a      	ldr	r2, [r3, #4]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	496e      	ldr	r1, [pc, #440]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002990:	428b      	cmp	r3, r1
 8002992:	d101      	bne.n	8002998 <HAL_I2S_DMAStop+0x180>
 8002994:	4b6d      	ldr	r3, [pc, #436]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002996:	e001      	b.n	800299c <HAL_I2S_DMAStop+0x184>
 8002998:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800299c:	f022 0201 	bic.w	r2, r2, #1
 80029a0:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10c      	bne.n	80029c4 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80029c2:	e0fa      	b.n	8002bba <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a5f      	ldr	r2, [pc, #380]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d101      	bne.n	80029d2 <HAL_I2S_DMAStop+0x1ba>
 80029ce:	4b5f      	ldr	r3, [pc, #380]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 80029d0:	e001      	b.n	80029d6 <HAL_I2S_DMAStop+0x1be>
 80029d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80029d6:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80029d8:	e0ef      	b.n	8002bba <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029e2:	d005      	beq.n	80029f0 <HAL_I2S_DMAStop+0x1d8>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029ec:	f040 80e5 	bne.w	8002bba <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00f      	beq.n	8002a18 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7fe fd37 	bl	8001470 <HAL_DMA_Abort>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d007      	beq.n	8002a18 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0c:	f043 0208 	orr.w	r2, r3, #8
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2b05      	cmp	r3, #5
 8002a22:	f040 809a 	bne.w	8002b5a <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d00f      	beq.n	8002a4e <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe fd1c 	bl	8001470 <HAL_DMA_Abort>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d007      	beq.n	8002a4e <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a42:	f043 0208 	orr.w	r2, r3, #8
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 8002a4e:	f7fe fac7 	bl	8000fe0 <HAL_GetTick>
 8002a52:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8002a54:	e012      	b.n	8002a7c <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002a56:	f7fe fac3 	bl	8000fe0 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b64      	cmp	r3, #100	@ 0x64
 8002a62:	d90b      	bls.n	8002a7c <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a68:	f043 0201 	orr.w	r2, r3, #1
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2201      	movs	r2, #1
 8002a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a31      	ldr	r2, [pc, #196]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d101      	bne.n	8002a8a <HAL_I2S_DMAStop+0x272>
 8002a86:	4b31      	ldr	r3, [pc, #196]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002a88:	e001      	b.n	8002a8e <HAL_I2S_DMAStop+0x276>
 8002a8a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d1de      	bne.n	8002a56 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8002a98:	e012      	b.n	8002ac0 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8002a9a:	f7fe faa1 	bl	8000fe0 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b64      	cmp	r3, #100	@ 0x64
 8002aa6:	d90b      	bls.n	8002ac0 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aac:	f043 0201 	orr.w	r2, r3, #1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a20      	ldr	r2, [pc, #128]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d101      	bne.n	8002ace <HAL_I2S_DMAStop+0x2b6>
 8002aca:	4b20      	ldr	r3, [pc, #128]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002acc:	e001      	b.n	8002ad2 <HAL_I2S_DMAStop+0x2ba>
 8002ace:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ad8:	2b80      	cmp	r3, #128	@ 0x80
 8002ada:	d0de      	beq.n	8002a9a <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a19      	ldr	r2, [pc, #100]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d101      	bne.n	8002aea <HAL_I2S_DMAStop+0x2d2>
 8002ae6:	4b19      	ldr	r3, [pc, #100]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002ae8:	e001      	b.n	8002aee <HAL_I2S_DMAStop+0x2d6>
 8002aea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002aee:	69da      	ldr	r2, [r3, #28]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4914      	ldr	r1, [pc, #80]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002af6:	428b      	cmp	r3, r1
 8002af8:	d101      	bne.n	8002afe <HAL_I2S_DMAStop+0x2e6>
 8002afa:	4b14      	ldr	r3, [pc, #80]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002afc:	e001      	b.n	8002b02 <HAL_I2S_DMAStop+0x2ea>
 8002afe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b06:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a0d      	ldr	r2, [pc, #52]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d101      	bne.n	8002b1a <HAL_I2S_DMAStop+0x302>
 8002b16:	4b0d      	ldr	r3, [pc, #52]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002b18:	e001      	b.n	8002b1e <HAL_I2S_DMAStop+0x306>
 8002b1a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a07      	ldr	r2, [pc, #28]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d101      	bne.n	8002b32 <HAL_I2S_DMAStop+0x31a>
 8002b2e:	4b07      	ldr	r3, [pc, #28]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002b30:	e001      	b.n	8002b36 <HAL_I2S_DMAStop+0x31e>
 8002b32:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4902      	ldr	r1, [pc, #8]	@ (8002b48 <HAL_I2S_DMAStop+0x330>)
 8002b3e:	428b      	cmp	r3, r1
 8002b40:	d106      	bne.n	8002b50 <HAL_I2S_DMAStop+0x338>
 8002b42:	4b02      	ldr	r3, [pc, #8]	@ (8002b4c <HAL_I2S_DMAStop+0x334>)
 8002b44:	e006      	b.n	8002b54 <HAL_I2S_DMAStop+0x33c>
 8002b46:	bf00      	nop
 8002b48:	40003800 	.word	0x40003800
 8002b4c:	40003400 	.word	0x40003400
 8002b50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002b54:	f022 0202 	bic.w	r2, r2, #2
 8002b58:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	69da      	ldr	r2, [r3, #28]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b68:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	60bb      	str	r3, [r7, #8]
 8002b7e:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f022 0201 	bic.w	r2, r2, #1
 8002b8e:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b98:	d10c      	bne.n	8002bb4 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	77fb      	strb	r3, [r7, #31]
 8002bb2:	e002      	b.n	8002bba <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8002bc2:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3720      	adds	r7, #32
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c00:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10e      	bne.n	8002c28 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685a      	ldr	r2, [r3, #4]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 0202 	bic.w	r2, r2, #2
 8002c18:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f006 fc5b 	bl	80094e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002c2e:	bf00      	nop
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b084      	sub	sp, #16
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c42:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f006 fc3b 	bl	80094c0 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002c4a:	bf00      	nop
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b084      	sub	sp, #16
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	685a      	ldr	r2, [r3, #4]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 0203 	bic.w	r2, r2, #3
 8002c6e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c88:	f043 0208 	orr.w	r2, r3, #8
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f7ff ffa5 	bl	8002be0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002c96:	bf00      	nop
 8002c98:	3710      	adds	r7, #16
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002caa:	881a      	ldrh	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb6:	1c9a      	adds	r2, r3, #2
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d10e      	bne.n	8002cf2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002ce2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f006 fbf9 	bl	80094e4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002cf2:	bf00      	nop
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b082      	sub	sp, #8
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68da      	ldr	r2, [r3, #12]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0c:	b292      	uxth	r2, r2
 8002d0e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d14:	1c9a      	adds	r2, r3, #2
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	3b01      	subs	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10e      	bne.n	8002d50 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d40:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7ff ff3e 	bl	8002bcc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002d50:	bf00      	nop
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2b04      	cmp	r3, #4
 8002d72:	d13a      	bne.n	8002dea <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d109      	bne.n	8002d92 <I2S_IRQHandler+0x3a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d88:	2b40      	cmp	r3, #64	@ 0x40
 8002d8a:	d102      	bne.n	8002d92 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f7ff ffb4 	bl	8002cfa <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d98:	2b40      	cmp	r3, #64	@ 0x40
 8002d9a:	d126      	bne.n	8002dea <I2S_IRQHandler+0x92>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f003 0320 	and.w	r3, r3, #32
 8002da6:	2b20      	cmp	r3, #32
 8002da8:	d11f      	bne.n	8002dea <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	685a      	ldr	r2, [r3, #4]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002db8:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002dba:	2300      	movs	r3, #0
 8002dbc:	613b      	str	r3, [r7, #16]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	613b      	str	r3, [r7, #16]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	613b      	str	r3, [r7, #16]
 8002dce:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ddc:	f043 0202 	orr.w	r2, r3, #2
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002de4:	6878      	ldr	r0, [r7, #4]
 8002de6:	f7ff fefb 	bl	8002be0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b03      	cmp	r3, #3
 8002df4:	d136      	bne.n	8002e64 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d109      	bne.n	8002e14 <I2S_IRQHandler+0xbc>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e0a:	2b80      	cmp	r3, #128	@ 0x80
 8002e0c:	d102      	bne.n	8002e14 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f7ff ff45 	bl	8002c9e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	f003 0308 	and.w	r3, r3, #8
 8002e1a:	2b08      	cmp	r3, #8
 8002e1c:	d122      	bne.n	8002e64 <I2S_IRQHandler+0x10c>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f003 0320 	and.w	r3, r3, #32
 8002e28:	2b20      	cmp	r3, #32
 8002e2a:	d11b      	bne.n	8002e64 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002e3a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	60fb      	str	r3, [r7, #12]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	60fb      	str	r3, [r7, #12]
 8002e48:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e56:	f043 0204 	orr.w	r2, r3, #4
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f7ff febe 	bl	8002be0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e64:	bf00      	nop
 8002e66:	3718      	adds	r7, #24
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	60b9      	str	r1, [r7, #8]
 8002e76:	603b      	str	r3, [r7, #0]
 8002e78:	4613      	mov	r3, r2
 8002e7a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e7c:	f7fe f8b0 	bl	8000fe0 <HAL_GetTick>
 8002e80:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8002e82:	e018      	b.n	8002eb6 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e8a:	d014      	beq.n	8002eb6 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8002e8c:	f7fe f8a8 	bl	8000fe0 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d902      	bls.n	8002ea2 <I2S_WaitFlagStateUntilTimeout+0x36>
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d109      	bne.n	8002eb6 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e00f      	b.n	8002ed6 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	68ba      	ldr	r2, [r7, #8]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	bf0c      	ite	eq
 8002ec6:	2301      	moveq	r3, #1
 8002ec8:	2300      	movne	r3, #0
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	461a      	mov	r2, r3
 8002ece:	79fb      	ldrb	r3, [r7, #7]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d1d7      	bne.n	8002e84 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
	...

08002ee0 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b088      	sub	sp, #32
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a92      	ldr	r2, [pc, #584]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d101      	bne.n	8002efe <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002efa:	4b92      	ldr	r3, [pc, #584]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002efc:	e001      	b.n	8002f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002efe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a8b      	ldr	r2, [pc, #556]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d101      	bne.n	8002f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002f18:	4b8a      	ldr	r3, [pc, #552]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f1a:	e001      	b.n	8002f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002f1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f2c:	d004      	beq.n	8002f38 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	f040 8099 	bne.w	800306a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d107      	bne.n	8002f52 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d002      	beq.n	8002f52 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002f4c:	6878      	ldr	r0, [r7, #4]
 8002f4e:	f000 f925 	bl	800319c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	f003 0301 	and.w	r3, r3, #1
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d107      	bne.n	8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d002      	beq.n	8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 f9c8 	bl	80032fc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f72:	2b40      	cmp	r3, #64	@ 0x40
 8002f74:	d13a      	bne.n	8002fec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	f003 0320 	and.w	r3, r3, #32
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d035      	beq.n	8002fec <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a6e      	ldr	r2, [pc, #440]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d101      	bne.n	8002f8e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002f8a:	4b6e      	ldr	r3, [pc, #440]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f8c:	e001      	b.n	8002f92 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002f8e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f92:	685a      	ldr	r2, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4969      	ldr	r1, [pc, #420]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f9a:	428b      	cmp	r3, r1
 8002f9c:	d101      	bne.n	8002fa2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002f9e:	4b69      	ldr	r3, [pc, #420]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002fa0:	e001      	b.n	8002fa6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002fa2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002fa6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002faa:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	685a      	ldr	r2, [r3, #4]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002fba:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	60fb      	str	r3, [r7, #12]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	60fb      	str	r3, [r7, #12]
 8002fd0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fde:	f043 0202 	orr.w	r2, r3, #2
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7ff fdfa 	bl	8002be0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	f040 80c3 	bne.w	800317e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	f003 0320 	and.w	r3, r3, #32
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	f000 80bd 	beq.w	800317e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685a      	ldr	r2, [r3, #4]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003012:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a49      	ldr	r2, [pc, #292]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d101      	bne.n	8003022 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800301e:	4b49      	ldr	r3, [pc, #292]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003020:	e001      	b.n	8003026 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003022:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4944      	ldr	r1, [pc, #272]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800302e:	428b      	cmp	r3, r1
 8003030:	d101      	bne.n	8003036 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003032:	4b44      	ldr	r3, [pc, #272]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003034:	e001      	b.n	800303a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003036:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800303a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800303e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003040:	2300      	movs	r3, #0
 8003042:	60bb      	str	r3, [r7, #8]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	60bb      	str	r3, [r7, #8]
 800304c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305a:	f043 0204 	orr.w	r2, r3, #4
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7ff fdbc 	bl	8002be0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003068:	e089      	b.n	800317e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	f003 0302 	and.w	r3, r3, #2
 8003070:	2b02      	cmp	r3, #2
 8003072:	d107      	bne.n	8003084 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f8be 	bl	8003200 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b01      	cmp	r3, #1
 800308c:	d107      	bne.n	800309e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003094:	2b00      	cmp	r3, #0
 8003096:	d002      	beq.n	800309e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f000 f8fd 	bl	8003298 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030a4:	2b40      	cmp	r3, #64	@ 0x40
 80030a6:	d12f      	bne.n	8003108 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	f003 0320 	and.w	r3, r3, #32
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d02a      	beq.n	8003108 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685a      	ldr	r2, [r3, #4]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80030c0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d101      	bne.n	80030d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80030cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80030ce:	e001      	b.n	80030d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80030d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030d4:	685a      	ldr	r2, [r3, #4]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4919      	ldr	r1, [pc, #100]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80030dc:	428b      	cmp	r3, r1
 80030de:	d101      	bne.n	80030e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80030e0:	4b18      	ldr	r3, [pc, #96]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80030e2:	e001      	b.n	80030e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80030e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030e8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80030ec:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030fa:	f043 0202 	orr.w	r2, r3, #2
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff fd6c 	bl	8002be0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	f003 0308 	and.w	r3, r3, #8
 800310e:	2b08      	cmp	r3, #8
 8003110:	d136      	bne.n	8003180 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f003 0320 	and.w	r3, r3, #32
 8003118:	2b00      	cmp	r3, #0
 800311a:	d031      	beq.n	8003180 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a07      	ldr	r2, [pc, #28]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d101      	bne.n	800312a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003126:	4b07      	ldr	r3, [pc, #28]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003128:	e001      	b.n	800312e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800312a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800312e:	685a      	ldr	r2, [r3, #4]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4902      	ldr	r1, [pc, #8]	@ (8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003136:	428b      	cmp	r3, r1
 8003138:	d106      	bne.n	8003148 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800313a:	4b02      	ldr	r3, [pc, #8]	@ (8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800313c:	e006      	b.n	800314c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800313e:	bf00      	nop
 8003140:	40003800 	.word	0x40003800
 8003144:	40003400 	.word	0x40003400
 8003148:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800314c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003150:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	685a      	ldr	r2, [r3, #4]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003160:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800316e:	f043 0204 	orr.w	r2, r3, #4
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7ff fd32 	bl	8002be0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800317c:	e000      	b.n	8003180 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800317e:	bf00      	nop
}
 8003180:	bf00      	nop
 8003182:	3720      	adds	r7, #32
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a8:	1c99      	adds	r1, r3, #2
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	6251      	str	r1, [r2, #36]	@ 0x24
 80031ae:	881a      	ldrh	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d113      	bne.n	80031f6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80031dc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d106      	bne.n	80031f6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f7ff ffc9 	bl	8003188 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80031f6:	bf00      	nop
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	1c99      	adds	r1, r3, #2
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6251      	str	r1, [r2, #36]	@ 0x24
 8003212:	8819      	ldrh	r1, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a1d      	ldr	r2, [pc, #116]	@ (8003290 <I2SEx_TxISR_I2SExt+0x90>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d101      	bne.n	8003222 <I2SEx_TxISR_I2SExt+0x22>
 800321e:	4b1d      	ldr	r3, [pc, #116]	@ (8003294 <I2SEx_TxISR_I2SExt+0x94>)
 8003220:	e001      	b.n	8003226 <I2SEx_TxISR_I2SExt+0x26>
 8003222:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003226:	460a      	mov	r2, r1
 8003228:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800322e:	b29b      	uxth	r3, r3
 8003230:	3b01      	subs	r3, #1
 8003232:	b29a      	uxth	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800323c:	b29b      	uxth	r3, r3
 800323e:	2b00      	cmp	r3, #0
 8003240:	d121      	bne.n	8003286 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a12      	ldr	r2, [pc, #72]	@ (8003290 <I2SEx_TxISR_I2SExt+0x90>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d101      	bne.n	8003250 <I2SEx_TxISR_I2SExt+0x50>
 800324c:	4b11      	ldr	r3, [pc, #68]	@ (8003294 <I2SEx_TxISR_I2SExt+0x94>)
 800324e:	e001      	b.n	8003254 <I2SEx_TxISR_I2SExt+0x54>
 8003250:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	490d      	ldr	r1, [pc, #52]	@ (8003290 <I2SEx_TxISR_I2SExt+0x90>)
 800325c:	428b      	cmp	r3, r1
 800325e:	d101      	bne.n	8003264 <I2SEx_TxISR_I2SExt+0x64>
 8003260:	4b0c      	ldr	r3, [pc, #48]	@ (8003294 <I2SEx_TxISR_I2SExt+0x94>)
 8003262:	e001      	b.n	8003268 <I2SEx_TxISR_I2SExt+0x68>
 8003264:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003268:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800326c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003272:	b29b      	uxth	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	d106      	bne.n	8003286 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003280:	6878      	ldr	r0, [r7, #4]
 8003282:	f7ff ff81 	bl	8003188 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003286:	bf00      	nop
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	40003800 	.word	0x40003800
 8003294:	40003400 	.word	0x40003400

08003298 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68d8      	ldr	r0, [r3, #12]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032aa:	1c99      	adds	r1, r3, #2
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80032b0:	b282      	uxth	r2, r0
 80032b2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	3b01      	subs	r3, #1
 80032bc:	b29a      	uxth	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d113      	bne.n	80032f4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685a      	ldr	r2, [r3, #4]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80032da:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d106      	bne.n	80032f4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff ff4a 	bl	8003188 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80032f4:	bf00      	nop
 80032f6:	3708      	adds	r7, #8
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a20      	ldr	r2, [pc, #128]	@ (800338c <I2SEx_RxISR_I2SExt+0x90>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d101      	bne.n	8003312 <I2SEx_RxISR_I2SExt+0x16>
 800330e:	4b20      	ldr	r3, [pc, #128]	@ (8003390 <I2SEx_RxISR_I2SExt+0x94>)
 8003310:	e001      	b.n	8003316 <I2SEx_RxISR_I2SExt+0x1a>
 8003312:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003316:	68d8      	ldr	r0, [r3, #12]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800331c:	1c99      	adds	r1, r3, #2
 800331e:	687a      	ldr	r2, [r7, #4]
 8003320:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003322:	b282      	uxth	r2, r0
 8003324:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800332a:	b29b      	uxth	r3, r3
 800332c:	3b01      	subs	r3, #1
 800332e:	b29a      	uxth	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003338:	b29b      	uxth	r3, r3
 800333a:	2b00      	cmp	r3, #0
 800333c:	d121      	bne.n	8003382 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a12      	ldr	r2, [pc, #72]	@ (800338c <I2SEx_RxISR_I2SExt+0x90>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d101      	bne.n	800334c <I2SEx_RxISR_I2SExt+0x50>
 8003348:	4b11      	ldr	r3, [pc, #68]	@ (8003390 <I2SEx_RxISR_I2SExt+0x94>)
 800334a:	e001      	b.n	8003350 <I2SEx_RxISR_I2SExt+0x54>
 800334c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	490d      	ldr	r1, [pc, #52]	@ (800338c <I2SEx_RxISR_I2SExt+0x90>)
 8003358:	428b      	cmp	r3, r1
 800335a:	d101      	bne.n	8003360 <I2SEx_RxISR_I2SExt+0x64>
 800335c:	4b0c      	ldr	r3, [pc, #48]	@ (8003390 <I2SEx_RxISR_I2SExt+0x94>)
 800335e:	e001      	b.n	8003364 <I2SEx_RxISR_I2SExt+0x68>
 8003360:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003364:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003368:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800336e:	b29b      	uxth	r3, r3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d106      	bne.n	8003382 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f7ff ff03 	bl	8003188 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003382:	bf00      	nop
 8003384:	3708      	adds	r7, #8
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40003800 	.word	0x40003800
 8003390:	40003400 	.word	0x40003400

08003394 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b086      	sub	sp, #24
 8003398:	af02      	add	r7, sp, #8
 800339a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e101      	b.n	80035aa <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d106      	bne.n	80033c6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f006 f9b1 	bl	8009728 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2203      	movs	r2, #3
 80033ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80033d4:	d102      	bne.n	80033dc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f002 fe04 	bl	8005fee <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6818      	ldr	r0, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	7c1a      	ldrb	r2, [r3, #16]
 80033ee:	f88d 2000 	strb.w	r2, [sp]
 80033f2:	3304      	adds	r3, #4
 80033f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033f6:	f002 fce3 	bl	8005dc0 <USB_CoreInit>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d005      	beq.n	800340c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2202      	movs	r2, #2
 8003404:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e0ce      	b.n	80035aa <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2100      	movs	r1, #0
 8003412:	4618      	mov	r0, r3
 8003414:	f002 fdfc 	bl	8006010 <USB_SetCurrentMode>
 8003418:	4603      	mov	r3, r0
 800341a:	2b00      	cmp	r3, #0
 800341c:	d005      	beq.n	800342a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2202      	movs	r2, #2
 8003422:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e0bf      	b.n	80035aa <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800342a:	2300      	movs	r3, #0
 800342c:	73fb      	strb	r3, [r7, #15]
 800342e:	e04a      	b.n	80034c6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003430:	7bfa      	ldrb	r2, [r7, #15]
 8003432:	6879      	ldr	r1, [r7, #4]
 8003434:	4613      	mov	r3, r2
 8003436:	00db      	lsls	r3, r3, #3
 8003438:	4413      	add	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	440b      	add	r3, r1
 800343e:	3315      	adds	r3, #21
 8003440:	2201      	movs	r2, #1
 8003442:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003444:	7bfa      	ldrb	r2, [r7, #15]
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	4613      	mov	r3, r2
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	4413      	add	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	3314      	adds	r3, #20
 8003454:	7bfa      	ldrb	r2, [r7, #15]
 8003456:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003458:	7bfa      	ldrb	r2, [r7, #15]
 800345a:	7bfb      	ldrb	r3, [r7, #15]
 800345c:	b298      	uxth	r0, r3
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	4613      	mov	r3, r2
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	4413      	add	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	440b      	add	r3, r1
 800346a:	332e      	adds	r3, #46	@ 0x2e
 800346c:	4602      	mov	r2, r0
 800346e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003470:	7bfa      	ldrb	r2, [r7, #15]
 8003472:	6879      	ldr	r1, [r7, #4]
 8003474:	4613      	mov	r3, r2
 8003476:	00db      	lsls	r3, r3, #3
 8003478:	4413      	add	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	440b      	add	r3, r1
 800347e:	3318      	adds	r3, #24
 8003480:	2200      	movs	r2, #0
 8003482:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003484:	7bfa      	ldrb	r2, [r7, #15]
 8003486:	6879      	ldr	r1, [r7, #4]
 8003488:	4613      	mov	r3, r2
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	4413      	add	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	440b      	add	r3, r1
 8003492:	331c      	adds	r3, #28
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003498:	7bfa      	ldrb	r2, [r7, #15]
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	4413      	add	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	3320      	adds	r3, #32
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80034ac:	7bfa      	ldrb	r2, [r7, #15]
 80034ae:	6879      	ldr	r1, [r7, #4]
 80034b0:	4613      	mov	r3, r2
 80034b2:	00db      	lsls	r3, r3, #3
 80034b4:	4413      	add	r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	440b      	add	r3, r1
 80034ba:	3324      	adds	r3, #36	@ 0x24
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034c0:	7bfb      	ldrb	r3, [r7, #15]
 80034c2:	3301      	adds	r3, #1
 80034c4:	73fb      	strb	r3, [r7, #15]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	791b      	ldrb	r3, [r3, #4]
 80034ca:	7bfa      	ldrb	r2, [r7, #15]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d3af      	bcc.n	8003430 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034d0:	2300      	movs	r3, #0
 80034d2:	73fb      	strb	r3, [r7, #15]
 80034d4:	e044      	b.n	8003560 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80034d6:	7bfa      	ldrb	r2, [r7, #15]
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	00db      	lsls	r3, r3, #3
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80034e8:	2200      	movs	r2, #0
 80034ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80034ec:	7bfa      	ldrb	r2, [r7, #15]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	4413      	add	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80034fe:	7bfa      	ldrb	r2, [r7, #15]
 8003500:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003502:	7bfa      	ldrb	r2, [r7, #15]
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	4413      	add	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003514:	2200      	movs	r2, #0
 8003516:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003518:	7bfa      	ldrb	r2, [r7, #15]
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	00db      	lsls	r3, r3, #3
 8003520:	4413      	add	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800352e:	7bfa      	ldrb	r2, [r7, #15]
 8003530:	6879      	ldr	r1, [r7, #4]
 8003532:	4613      	mov	r3, r2
 8003534:	00db      	lsls	r3, r3, #3
 8003536:	4413      	add	r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	440b      	add	r3, r1
 800353c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003540:	2200      	movs	r2, #0
 8003542:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003544:	7bfa      	ldrb	r2, [r7, #15]
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	4613      	mov	r3, r2
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	4413      	add	r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	440b      	add	r3, r1
 8003552:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003556:	2200      	movs	r2, #0
 8003558:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	3301      	adds	r3, #1
 800355e:	73fb      	strb	r3, [r7, #15]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	791b      	ldrb	r3, [r3, #4]
 8003564:	7bfa      	ldrb	r2, [r7, #15]
 8003566:	429a      	cmp	r2, r3
 8003568:	d3b5      	bcc.n	80034d6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6818      	ldr	r0, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	7c1a      	ldrb	r2, [r3, #16]
 8003572:	f88d 2000 	strb.w	r2, [sp]
 8003576:	3304      	adds	r3, #4
 8003578:	cb0e      	ldmia	r3, {r1, r2, r3}
 800357a:	f002 fd95 	bl	80060a8 <USB_DevInit>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d005      	beq.n	8003590 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2202      	movs	r2, #2
 8003588:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e00c      	b.n	80035aa <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2201      	movs	r2, #1
 800359a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f003 fddf 	bl	8007166 <USB_DevDisconnect>

  return HAL_OK;
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3710      	adds	r7, #16
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b084      	sub	sp, #16
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d101      	bne.n	80035ce <HAL_PCD_Start+0x1c>
 80035ca:	2302      	movs	r3, #2
 80035cc:	e022      	b.n	8003614 <HAL_PCD_Start+0x62>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d009      	beq.n	80035f6 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d105      	bne.n	80035f6 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4618      	mov	r0, r3
 80035fc:	f002 fce6 	bl	8005fcc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f003 fd8d 	bl	8007124 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800361c:	b590      	push	{r4, r7, lr}
 800361e:	b08d      	sub	sp, #52	@ 0x34
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800362a:	6a3b      	ldr	r3, [r7, #32]
 800362c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f003 fe4b 	bl	80072ce <USB_GetMode>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	f040 848c 	bne.w	8003f58 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4618      	mov	r0, r3
 8003646:	f003 fdaf 	bl	80071a8 <USB_ReadInterrupts>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	f000 8482 	beq.w	8003f56 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003652:	69fb      	ldr	r3, [r7, #28]
 8003654:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	0a1b      	lsrs	r3, r3, #8
 800365c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f003 fd9c 	bl	80071a8 <USB_ReadInterrupts>
 8003670:	4603      	mov	r3, r0
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b02      	cmp	r3, #2
 8003678:	d107      	bne.n	800368a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	695a      	ldr	r2, [r3, #20]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f002 0202 	and.w	r2, r2, #2
 8003688:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f003 fd8a 	bl	80071a8 <USB_ReadInterrupts>
 8003694:	4603      	mov	r3, r0
 8003696:	f003 0310 	and.w	r3, r3, #16
 800369a:	2b10      	cmp	r3, #16
 800369c:	d161      	bne.n	8003762 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	699a      	ldr	r2, [r3, #24]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 0210 	bic.w	r2, r2, #16
 80036ac:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80036ae:	6a3b      	ldr	r3, [r7, #32]
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	f003 020f 	and.w	r2, r3, #15
 80036ba:	4613      	mov	r3, r2
 80036bc:	00db      	lsls	r3, r3, #3
 80036be:	4413      	add	r3, r2
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80036c6:	687a      	ldr	r2, [r7, #4]
 80036c8:	4413      	add	r3, r2
 80036ca:	3304      	adds	r3, #4
 80036cc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80036d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80036d8:	d124      	bne.n	8003724 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80036e0:	4013      	ands	r3, r2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d035      	beq.n	8003752 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	091b      	lsrs	r3, r3, #4
 80036ee:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80036f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	461a      	mov	r2, r3
 80036f8:	6a38      	ldr	r0, [r7, #32]
 80036fa:	f003 fbc1 	bl	8006e80 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	68da      	ldr	r2, [r3, #12]
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	091b      	lsrs	r3, r3, #4
 8003706:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800370a:	441a      	add	r2, r3
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	695a      	ldr	r2, [r3, #20]
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	091b      	lsrs	r3, r3, #4
 8003718:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800371c:	441a      	add	r2, r3
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	615a      	str	r2, [r3, #20]
 8003722:	e016      	b.n	8003752 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800372a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800372e:	d110      	bne.n	8003752 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003736:	2208      	movs	r2, #8
 8003738:	4619      	mov	r1, r3
 800373a:	6a38      	ldr	r0, [r7, #32]
 800373c:	f003 fba0 	bl	8006e80 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	695a      	ldr	r2, [r3, #20]
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	091b      	lsrs	r3, r3, #4
 8003748:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800374c:	441a      	add	r2, r3
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	699a      	ldr	r2, [r3, #24]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f042 0210 	orr.w	r2, r2, #16
 8003760:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f003 fd1e 	bl	80071a8 <USB_ReadInterrupts>
 800376c:	4603      	mov	r3, r0
 800376e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003772:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003776:	f040 80a7 	bne.w	80038c8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f003 fd23 	bl	80071ce <USB_ReadDevAllOutEpInterrupt>
 8003788:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800378a:	e099      	b.n	80038c0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800378c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	f000 808e 	beq.w	80038b4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800379e:	b2d2      	uxtb	r2, r2
 80037a0:	4611      	mov	r1, r2
 80037a2:	4618      	mov	r0, r3
 80037a4:	f003 fd47 	bl	8007236 <USB_ReadDevOutEPInterrupt>
 80037a8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00c      	beq.n	80037ce <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80037b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b6:	015a      	lsls	r2, r3, #5
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	4413      	add	r3, r2
 80037bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037c0:	461a      	mov	r2, r3
 80037c2:	2301      	movs	r3, #1
 80037c4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80037c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f000 fea3 	bl	8004514 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	f003 0308 	and.w	r3, r3, #8
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00c      	beq.n	80037f2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80037d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037da:	015a      	lsls	r2, r3, #5
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	4413      	add	r3, r2
 80037e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037e4:	461a      	mov	r2, r3
 80037e6:	2308      	movs	r3, #8
 80037e8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80037ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 ff79 	bl	80046e4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	f003 0310 	and.w	r3, r3, #16
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d008      	beq.n	800380e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80037fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037fe:	015a      	lsls	r2, r3, #5
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	4413      	add	r3, r2
 8003804:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003808:	461a      	mov	r2, r3
 800380a:	2310      	movs	r3, #16
 800380c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	f003 0302 	and.w	r3, r3, #2
 8003814:	2b00      	cmp	r3, #0
 8003816:	d030      	beq.n	800387a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003818:	6a3b      	ldr	r3, [r7, #32]
 800381a:	695b      	ldr	r3, [r3, #20]
 800381c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003820:	2b80      	cmp	r3, #128	@ 0x80
 8003822:	d109      	bne.n	8003838 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	69fa      	ldr	r2, [r7, #28]
 800382e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003832:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003836:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800383a:	4613      	mov	r3, r2
 800383c:	00db      	lsls	r3, r3, #3
 800383e:	4413      	add	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	4413      	add	r3, r2
 800384a:	3304      	adds	r3, #4
 800384c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	78db      	ldrb	r3, [r3, #3]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d108      	bne.n	8003868 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2200      	movs	r2, #0
 800385a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800385c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385e:	b2db      	uxtb	r3, r3
 8003860:	4619      	mov	r1, r3
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f006 f874 	bl	8009950 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386a:	015a      	lsls	r2, r3, #5
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	4413      	add	r3, r2
 8003870:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003874:	461a      	mov	r2, r3
 8003876:	2302      	movs	r3, #2
 8003878:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	f003 0320 	and.w	r3, r3, #32
 8003880:	2b00      	cmp	r3, #0
 8003882:	d008      	beq.n	8003896 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003886:	015a      	lsls	r2, r3, #5
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	4413      	add	r3, r2
 800388c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003890:	461a      	mov	r2, r3
 8003892:	2320      	movs	r3, #32
 8003894:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d009      	beq.n	80038b4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80038a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a2:	015a      	lsls	r2, r3, #5
 80038a4:	69fb      	ldr	r3, [r7, #28]
 80038a6:	4413      	add	r3, r2
 80038a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038ac:	461a      	mov	r2, r3
 80038ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80038b2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80038b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b6:	3301      	adds	r3, #1
 80038b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80038ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038bc:	085b      	lsrs	r3, r3, #1
 80038be:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80038c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f47f af62 	bne.w	800378c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f003 fc6b 	bl	80071a8 <USB_ReadInterrupts>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80038dc:	f040 80db 	bne.w	8003a96 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f003 fc8c 	bl	8007202 <USB_ReadDevAllInEpInterrupt>
 80038ea:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80038ec:	2300      	movs	r3, #0
 80038ee:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80038f0:	e0cd      	b.n	8003a8e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80038f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 80c2 	beq.w	8003a82 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003904:	b2d2      	uxtb	r2, r2
 8003906:	4611      	mov	r1, r2
 8003908:	4618      	mov	r0, r3
 800390a:	f003 fcb2 	bl	8007272 <USB_ReadDevInEPInterrupt>
 800390e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	f003 0301 	and.w	r3, r3, #1
 8003916:	2b00      	cmp	r3, #0
 8003918:	d057      	beq.n	80039ca <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800391a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391c:	f003 030f 	and.w	r3, r3, #15
 8003920:	2201      	movs	r2, #1
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800392e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	43db      	mvns	r3, r3
 8003934:	69f9      	ldr	r1, [r7, #28]
 8003936:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800393a:	4013      	ands	r3, r2
 800393c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800393e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003940:	015a      	lsls	r2, r3, #5
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	4413      	add	r3, r2
 8003946:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800394a:	461a      	mov	r2, r3
 800394c:	2301      	movs	r3, #1
 800394e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	799b      	ldrb	r3, [r3, #6]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d132      	bne.n	80039be <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800395c:	4613      	mov	r3, r2
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	4413      	add	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	440b      	add	r3, r1
 8003966:	3320      	adds	r3, #32
 8003968:	6819      	ldr	r1, [r3, #0]
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800396e:	4613      	mov	r3, r2
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	4413      	add	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4403      	add	r3, r0
 8003978:	331c      	adds	r3, #28
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4419      	add	r1, r3
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003982:	4613      	mov	r3, r2
 8003984:	00db      	lsls	r3, r3, #3
 8003986:	4413      	add	r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	4403      	add	r3, r0
 800398c:	3320      	adds	r3, #32
 800398e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003992:	2b00      	cmp	r3, #0
 8003994:	d113      	bne.n	80039be <HAL_PCD_IRQHandler+0x3a2>
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800399a:	4613      	mov	r3, r2
 800399c:	00db      	lsls	r3, r3, #3
 800399e:	4413      	add	r3, r2
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	440b      	add	r3, r1
 80039a4:	3324      	adds	r3, #36	@ 0x24
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d108      	bne.n	80039be <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6818      	ldr	r0, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80039b6:	461a      	mov	r2, r3
 80039b8:	2101      	movs	r1, #1
 80039ba:	f003 fcb9 	bl	8007330 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80039be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	4619      	mov	r1, r3
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f005 ff3e 	bl	8009846 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	f003 0308 	and.w	r3, r3, #8
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d008      	beq.n	80039e6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80039d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d6:	015a      	lsls	r2, r3, #5
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	4413      	add	r3, r2
 80039dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039e0:	461a      	mov	r2, r3
 80039e2:	2308      	movs	r3, #8
 80039e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	f003 0310 	and.w	r3, r3, #16
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d008      	beq.n	8003a02 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80039f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f2:	015a      	lsls	r2, r3, #5
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	4413      	add	r3, r2
 80039f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039fc:	461a      	mov	r2, r3
 80039fe:	2310      	movs	r3, #16
 8003a00:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d008      	beq.n	8003a1e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0e:	015a      	lsls	r2, r3, #5
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	4413      	add	r3, r2
 8003a14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a18:	461a      	mov	r2, r3
 8003a1a:	2340      	movs	r3, #64	@ 0x40
 8003a1c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d023      	beq.n	8003a70 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003a28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a2a:	6a38      	ldr	r0, [r7, #32]
 8003a2c:	f002 fca0 	bl	8006370 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a32:	4613      	mov	r3, r2
 8003a34:	00db      	lsls	r3, r3, #3
 8003a36:	4413      	add	r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	3310      	adds	r3, #16
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	4413      	add	r3, r2
 8003a40:	3304      	adds	r3, #4
 8003a42:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	78db      	ldrb	r3, [r3, #3]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d108      	bne.n	8003a5e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	4619      	mov	r1, r3
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f005 ff8b 	bl	8009974 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a60:	015a      	lsls	r2, r3, #5
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	4413      	add	r3, r2
 8003a66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003a7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 fcbd 	bl	80043fc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a84:	3301      	adds	r3, #1
 8003a86:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8a:	085b      	lsrs	r3, r3, #1
 8003a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f47f af2e 	bne.w	80038f2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f003 fb84 	bl	80071a8 <USB_ReadInterrupts>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003aa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003aaa:	d122      	bne.n	8003af2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	69fa      	ldr	r2, [r7, #28]
 8003ab6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003aba:	f023 0301 	bic.w	r3, r3, #1
 8003abe:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d108      	bne.n	8003adc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 fea3 	bl	8004820 <HAL_PCDEx_LPM_Callback>
 8003ada:	e002      	b.n	8003ae2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f005 ff29 	bl	8009934 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695a      	ldr	r2, [r3, #20]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003af0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f003 fb56 	bl	80071a8 <USB_ReadInterrupts>
 8003afc:	4603      	mov	r3, r0
 8003afe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b06:	d112      	bne.n	8003b2e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d102      	bne.n	8003b1e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f005 fee5 	bl	80098e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	695a      	ldr	r2, [r3, #20]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003b2c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4618      	mov	r0, r3
 8003b34:	f003 fb38 	bl	80071a8 <USB_ReadInterrupts>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b42:	f040 80b7 	bne.w	8003cb4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	69fa      	ldr	r2, [r7, #28]
 8003b50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b54:	f023 0301 	bic.w	r3, r3, #1
 8003b58:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2110      	movs	r1, #16
 8003b60:	4618      	mov	r0, r3
 8003b62:	f002 fc05 	bl	8006370 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b66:	2300      	movs	r3, #0
 8003b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b6a:	e046      	b.n	8003bfa <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b6e:	015a      	lsls	r2, r3, #5
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	4413      	add	r3, r2
 8003b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b78:	461a      	mov	r2, r3
 8003b7a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003b7e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003b80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b82:	015a      	lsls	r2, r3, #5
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	4413      	add	r3, r2
 8003b88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b90:	0151      	lsls	r1, r2, #5
 8003b92:	69fa      	ldr	r2, [r7, #28]
 8003b94:	440a      	add	r2, r1
 8003b96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003b9a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b9e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ba2:	015a      	lsls	r2, r3, #5
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003bac:	461a      	mov	r2, r3
 8003bae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003bb2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb6:	015a      	lsls	r2, r3, #5
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	4413      	add	r3, r2
 8003bbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bc4:	0151      	lsls	r1, r2, #5
 8003bc6:	69fa      	ldr	r2, [r7, #28]
 8003bc8:	440a      	add	r2, r1
 8003bca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003bce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003bd2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bd6:	015a      	lsls	r2, r3, #5
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	4413      	add	r3, r2
 8003bdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003be4:	0151      	lsls	r1, r2, #5
 8003be6:	69fa      	ldr	r2, [r7, #28]
 8003be8:	440a      	add	r2, r1
 8003bea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003bee:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003bf2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	791b      	ldrb	r3, [r3, #4]
 8003bfe:	461a      	mov	r2, r3
 8003c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d3b2      	bcc.n	8003b6c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c0c:	69db      	ldr	r3, [r3, #28]
 8003c0e:	69fa      	ldr	r2, [r7, #28]
 8003c10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c14:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003c18:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	7bdb      	ldrb	r3, [r3, #15]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d016      	beq.n	8003c50 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c2c:	69fa      	ldr	r2, [r7, #28]
 8003c2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c32:	f043 030b 	orr.w	r3, r3, #11
 8003c36:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c42:	69fa      	ldr	r2, [r7, #28]
 8003c44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c48:	f043 030b 	orr.w	r3, r3, #11
 8003c4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c4e:	e015      	b.n	8003c7c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c56:	695b      	ldr	r3, [r3, #20]
 8003c58:	69fa      	ldr	r2, [r7, #28]
 8003c5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c5e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003c62:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003c66:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	69fa      	ldr	r2, [r7, #28]
 8003c72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c76:	f043 030b 	orr.w	r3, r3, #11
 8003c7a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	69fa      	ldr	r2, [r7, #28]
 8003c86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c8a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003c8e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6818      	ldr	r0, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	f003 fb46 	bl	8007330 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	695a      	ldr	r2, [r3, #20]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003cb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f003 fa75 	bl	80071a8 <USB_ReadInterrupts>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cc8:	d123      	bne.n	8003d12 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f003 fb0b 	bl	80072ea <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f002 fbc2 	bl	8006462 <USB_GetDevSpeed>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681c      	ldr	r4, [r3, #0]
 8003cea:	f001 fa09 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 8003cee:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	f002 f8c6 	bl	8005e88 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f005 fdca 	bl	8009896 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695a      	ldr	r2, [r3, #20]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003d10:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4618      	mov	r0, r3
 8003d18:	f003 fa46 	bl	80071a8 <USB_ReadInterrupts>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f003 0308 	and.w	r3, r3, #8
 8003d22:	2b08      	cmp	r3, #8
 8003d24:	d10a      	bne.n	8003d3c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f005 fda7 	bl	800987a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	695a      	ldr	r2, [r3, #20]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f002 0208 	and.w	r2, r2, #8
 8003d3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4618      	mov	r0, r3
 8003d42:	f003 fa31 	bl	80071a8 <USB_ReadInterrupts>
 8003d46:	4603      	mov	r3, r0
 8003d48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d4c:	2b80      	cmp	r3, #128	@ 0x80
 8003d4e:	d123      	bne.n	8003d98 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003d50:	6a3b      	ldr	r3, [r7, #32]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d58:	6a3b      	ldr	r3, [r7, #32]
 8003d5a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d60:	e014      	b.n	8003d8c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003d62:	6879      	ldr	r1, [r7, #4]
 8003d64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d66:	4613      	mov	r3, r2
 8003d68:	00db      	lsls	r3, r3, #3
 8003d6a:	4413      	add	r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	440b      	add	r3, r1
 8003d70:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003d74:	781b      	ldrb	r3, [r3, #0]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d105      	bne.n	8003d86 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	4619      	mov	r1, r3
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f000 fb0a 	bl	800439a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d88:	3301      	adds	r3, #1
 8003d8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	791b      	ldrb	r3, [r3, #4]
 8003d90:	461a      	mov	r2, r3
 8003d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d3e4      	bcc.n	8003d62 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f003 fa03 	bl	80071a8 <USB_ReadInterrupts>
 8003da2:	4603      	mov	r3, r0
 8003da4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003da8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dac:	d13c      	bne.n	8003e28 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dae:	2301      	movs	r3, #1
 8003db0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003db2:	e02b      	b.n	8003e0c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db6:	015a      	lsls	r2, r3, #5
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	4413      	add	r3, r2
 8003dbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003dc4:	6879      	ldr	r1, [r7, #4]
 8003dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc8:	4613      	mov	r3, r2
 8003dca:	00db      	lsls	r3, r3, #3
 8003dcc:	4413      	add	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	3318      	adds	r3, #24
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d115      	bne.n	8003e06 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003dda:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	da12      	bge.n	8003e06 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003de0:	6879      	ldr	r1, [r7, #4]
 8003de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003de4:	4613      	mov	r3, r2
 8003de6:	00db      	lsls	r3, r3, #3
 8003de8:	4413      	add	r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	440b      	add	r3, r1
 8003dee:	3317      	adds	r3, #23
 8003df0:	2201      	movs	r2, #1
 8003df2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	4619      	mov	r1, r3
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f000 faca 	bl	800439a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e08:	3301      	adds	r3, #1
 8003e0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	791b      	ldrb	r3, [r3, #4]
 8003e10:	461a      	mov	r2, r3
 8003e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d3cd      	bcc.n	8003db4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695a      	ldr	r2, [r3, #20]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003e26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f003 f9bb 	bl	80071a8 <USB_ReadInterrupts>
 8003e32:	4603      	mov	r3, r0
 8003e34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e3c:	d156      	bne.n	8003eec <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e3e:	2301      	movs	r3, #1
 8003e40:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e42:	e045      	b.n	8003ed0 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e46:	015a      	lsls	r2, r3, #5
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e54:	6879      	ldr	r1, [r7, #4]
 8003e56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e58:	4613      	mov	r3, r2
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	4413      	add	r3, r2
 8003e5e:	009b      	lsls	r3, r3, #2
 8003e60:	440b      	add	r3, r1
 8003e62:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d12e      	bne.n	8003eca <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003e6c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	da2b      	bge.n	8003eca <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	0c1a      	lsrs	r2, r3, #16
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003e7c:	4053      	eors	r3, r2
 8003e7e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d121      	bne.n	8003eca <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003e86:	6879      	ldr	r1, [r7, #4]
 8003e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	00db      	lsls	r3, r3, #3
 8003e8e:	4413      	add	r3, r2
 8003e90:	009b      	lsls	r3, r3, #2
 8003e92:	440b      	add	r3, r1
 8003e94:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003e98:	2201      	movs	r2, #1
 8003e9a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003e9c:	6a3b      	ldr	r3, [r7, #32]
 8003e9e:	699b      	ldr	r3, [r3, #24]
 8003ea0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003ea4:	6a3b      	ldr	r3, [r7, #32]
 8003ea6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003ea8:	6a3b      	ldr	r3, [r7, #32]
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10a      	bne.n	8003eca <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	69fa      	ldr	r2, [r7, #28]
 8003ebe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ec2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ec6:	6053      	str	r3, [r2, #4]
            break;
 8003ec8:	e008      	b.n	8003edc <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ecc:	3301      	adds	r3, #1
 8003ece:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	791b      	ldrb	r3, [r3, #4]
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d3b3      	bcc.n	8003e44 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	695a      	ldr	r2, [r3, #20]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003eea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f003 f959 	bl	80071a8 <USB_ReadInterrupts>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f00:	d10a      	bne.n	8003f18 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f005 fd48 	bl	8009998 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	695a      	ldr	r2, [r3, #20]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003f16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f003 f943 	bl	80071a8 <USB_ReadInterrupts>
 8003f22:	4603      	mov	r3, r0
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d115      	bne.n	8003f58 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	f003 0304 	and.w	r3, r3, #4
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d002      	beq.n	8003f44 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f005 fd38 	bl	80099b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6859      	ldr	r1, [r3, #4]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	430a      	orrs	r2, r1
 8003f52:	605a      	str	r2, [r3, #4]
 8003f54:	e000      	b.n	8003f58 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003f56:	bf00      	nop
    }
  }
}
 8003f58:	3734      	adds	r7, #52	@ 0x34
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd90      	pop	{r4, r7, pc}

08003f5e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b082      	sub	sp, #8
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
 8003f66:	460b      	mov	r3, r1
 8003f68:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d101      	bne.n	8003f78 <HAL_PCD_SetAddress+0x1a>
 8003f74:	2302      	movs	r3, #2
 8003f76:	e012      	b.n	8003f9e <HAL_PCD_SetAddress+0x40>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	78fa      	ldrb	r2, [r7, #3]
 8003f84:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	78fa      	ldrb	r2, [r7, #3]
 8003f8c:	4611      	mov	r1, r2
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f003 f8a2 	bl	80070d8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3708      	adds	r7, #8
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b084      	sub	sp, #16
 8003faa:	af00      	add	r7, sp, #0
 8003fac:	6078      	str	r0, [r7, #4]
 8003fae:	4608      	mov	r0, r1
 8003fb0:	4611      	mov	r1, r2
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	70fb      	strb	r3, [r7, #3]
 8003fb8:	460b      	mov	r3, r1
 8003fba:	803b      	strh	r3, [r7, #0]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003fc4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	da0f      	bge.n	8003fec <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fcc:	78fb      	ldrb	r3, [r7, #3]
 8003fce:	f003 020f 	and.w	r2, r3, #15
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	00db      	lsls	r3, r3, #3
 8003fd6:	4413      	add	r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	3310      	adds	r3, #16
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	4413      	add	r3, r2
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	705a      	strb	r2, [r3, #1]
 8003fea:	e00f      	b.n	800400c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fec:	78fb      	ldrb	r3, [r7, #3]
 8003fee:	f003 020f 	and.w	r2, r3, #15
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	4413      	add	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	4413      	add	r3, r2
 8004002:	3304      	adds	r3, #4
 8004004:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2200      	movs	r2, #0
 800400a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800400c:	78fb      	ldrb	r3, [r7, #3]
 800400e:	f003 030f 	and.w	r3, r3, #15
 8004012:	b2da      	uxtb	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004018:	883b      	ldrh	r3, [r7, #0]
 800401a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	78ba      	ldrb	r2, [r7, #2]
 8004026:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	785b      	ldrb	r3, [r3, #1]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d004      	beq.n	800403a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	461a      	mov	r2, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800403a:	78bb      	ldrb	r3, [r7, #2]
 800403c:	2b02      	cmp	r3, #2
 800403e:	d102      	bne.n	8004046 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800404c:	2b01      	cmp	r3, #1
 800404e:	d101      	bne.n	8004054 <HAL_PCD_EP_Open+0xae>
 8004050:	2302      	movs	r3, #2
 8004052:	e00e      	b.n	8004072 <HAL_PCD_EP_Open+0xcc>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68f9      	ldr	r1, [r7, #12]
 8004062:	4618      	mov	r0, r3
 8004064:	f002 fa22 	bl	80064ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004070:	7afb      	ldrb	r3, [r7, #11]
}
 8004072:	4618      	mov	r0, r3
 8004074:	3710      	adds	r7, #16
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b084      	sub	sp, #16
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
 8004082:	460b      	mov	r3, r1
 8004084:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004086:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800408a:	2b00      	cmp	r3, #0
 800408c:	da0f      	bge.n	80040ae <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800408e:	78fb      	ldrb	r3, [r7, #3]
 8004090:	f003 020f 	and.w	r2, r3, #15
 8004094:	4613      	mov	r3, r2
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4413      	add	r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	3310      	adds	r3, #16
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	4413      	add	r3, r2
 80040a2:	3304      	adds	r3, #4
 80040a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2201      	movs	r2, #1
 80040aa:	705a      	strb	r2, [r3, #1]
 80040ac:	e00f      	b.n	80040ce <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040ae:	78fb      	ldrb	r3, [r7, #3]
 80040b0:	f003 020f 	and.w	r2, r3, #15
 80040b4:	4613      	mov	r3, r2
 80040b6:	00db      	lsls	r3, r3, #3
 80040b8:	4413      	add	r3, r2
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	4413      	add	r3, r2
 80040c4:	3304      	adds	r3, #4
 80040c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80040ce:	78fb      	ldrb	r3, [r7, #3]
 80040d0:	f003 030f 	and.w	r3, r3, #15
 80040d4:	b2da      	uxtb	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d101      	bne.n	80040e8 <HAL_PCD_EP_Close+0x6e>
 80040e4:	2302      	movs	r3, #2
 80040e6:	e00e      	b.n	8004106 <HAL_PCD_EP_Close+0x8c>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68f9      	ldr	r1, [r7, #12]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f002 fa60 	bl	80065bc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b086      	sub	sp, #24
 8004112:	af00      	add	r7, sp, #0
 8004114:	60f8      	str	r0, [r7, #12]
 8004116:	607a      	str	r2, [r7, #4]
 8004118:	603b      	str	r3, [r7, #0]
 800411a:	460b      	mov	r3, r1
 800411c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800411e:	7afb      	ldrb	r3, [r7, #11]
 8004120:	f003 020f 	and.w	r2, r3, #15
 8004124:	4613      	mov	r3, r2
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	4413      	add	r3, r2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	4413      	add	r3, r2
 8004134:	3304      	adds	r3, #4
 8004136:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	683a      	ldr	r2, [r7, #0]
 8004142:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	2200      	movs	r2, #0
 8004148:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	2200      	movs	r2, #0
 800414e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004150:	7afb      	ldrb	r3, [r7, #11]
 8004152:	f003 030f 	and.w	r3, r3, #15
 8004156:	b2da      	uxtb	r2, r3
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	799b      	ldrb	r3, [r3, #6]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d102      	bne.n	800416a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6818      	ldr	r0, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	799b      	ldrb	r3, [r3, #6]
 8004172:	461a      	mov	r2, r3
 8004174:	6979      	ldr	r1, [r7, #20]
 8004176:	f002 fafd 	bl	8006774 <USB_EPStartXfer>

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	460b      	mov	r3, r1
 800418e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004190:	78fb      	ldrb	r3, [r7, #3]
 8004192:	f003 020f 	and.w	r2, r3, #15
 8004196:	6879      	ldr	r1, [r7, #4]
 8004198:	4613      	mov	r3, r2
 800419a:	00db      	lsls	r3, r3, #3
 800419c:	4413      	add	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80041a6:	681b      	ldr	r3, [r3, #0]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	607a      	str	r2, [r7, #4]
 80041be:	603b      	str	r3, [r7, #0]
 80041c0:	460b      	mov	r3, r1
 80041c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041c4:	7afb      	ldrb	r3, [r7, #11]
 80041c6:	f003 020f 	and.w	r2, r3, #15
 80041ca:	4613      	mov	r3, r2
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	4413      	add	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	3310      	adds	r3, #16
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	4413      	add	r3, r2
 80041d8:	3304      	adds	r3, #4
 80041da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	2200      	movs	r2, #0
 80041ec:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	2201      	movs	r2, #1
 80041f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041f4:	7afb      	ldrb	r3, [r7, #11]
 80041f6:	f003 030f 	and.w	r3, r3, #15
 80041fa:	b2da      	uxtb	r2, r3
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	799b      	ldrb	r3, [r3, #6]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d102      	bne.n	800420e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6818      	ldr	r0, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	799b      	ldrb	r3, [r3, #6]
 8004216:	461a      	mov	r2, r3
 8004218:	6979      	ldr	r1, [r7, #20]
 800421a:	f002 faab 	bl	8006774 <USB_EPStartXfer>

  return HAL_OK;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	3718      	adds	r7, #24
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	460b      	mov	r3, r1
 8004232:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004234:	78fb      	ldrb	r3, [r7, #3]
 8004236:	f003 030f 	and.w	r3, r3, #15
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	7912      	ldrb	r2, [r2, #4]
 800423e:	4293      	cmp	r3, r2
 8004240:	d901      	bls.n	8004246 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e04f      	b.n	80042e6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004246:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800424a:	2b00      	cmp	r3, #0
 800424c:	da0f      	bge.n	800426e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800424e:	78fb      	ldrb	r3, [r7, #3]
 8004250:	f003 020f 	and.w	r2, r3, #15
 8004254:	4613      	mov	r3, r2
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	4413      	add	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	3310      	adds	r3, #16
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	4413      	add	r3, r2
 8004262:	3304      	adds	r3, #4
 8004264:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2201      	movs	r2, #1
 800426a:	705a      	strb	r2, [r3, #1]
 800426c:	e00d      	b.n	800428a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800426e:	78fa      	ldrb	r2, [r7, #3]
 8004270:	4613      	mov	r3, r2
 8004272:	00db      	lsls	r3, r3, #3
 8004274:	4413      	add	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	4413      	add	r3, r2
 8004280:	3304      	adds	r3, #4
 8004282:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2201      	movs	r2, #1
 800428e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	b2da      	uxtb	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d101      	bne.n	80042aa <HAL_PCD_EP_SetStall+0x82>
 80042a6:	2302      	movs	r3, #2
 80042a8:	e01d      	b.n	80042e6 <HAL_PCD_EP_SetStall+0xbe>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68f9      	ldr	r1, [r7, #12]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f002 fe39 	bl	8006f30 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80042be:	78fb      	ldrb	r3, [r7, #3]
 80042c0:	f003 030f 	and.w	r3, r3, #15
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d109      	bne.n	80042dc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6818      	ldr	r0, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	7999      	ldrb	r1, [r3, #6]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80042d6:	461a      	mov	r2, r3
 80042d8:	f003 f82a 	bl	8007330 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b084      	sub	sp, #16
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
 80042f6:	460b      	mov	r3, r1
 80042f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80042fa:	78fb      	ldrb	r3, [r7, #3]
 80042fc:	f003 030f 	and.w	r3, r3, #15
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	7912      	ldrb	r2, [r2, #4]
 8004304:	4293      	cmp	r3, r2
 8004306:	d901      	bls.n	800430c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e042      	b.n	8004392 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800430c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004310:	2b00      	cmp	r3, #0
 8004312:	da0f      	bge.n	8004334 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004314:	78fb      	ldrb	r3, [r7, #3]
 8004316:	f003 020f 	and.w	r2, r3, #15
 800431a:	4613      	mov	r3, r2
 800431c:	00db      	lsls	r3, r3, #3
 800431e:	4413      	add	r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	3310      	adds	r3, #16
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	4413      	add	r3, r2
 8004328:	3304      	adds	r3, #4
 800432a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2201      	movs	r2, #1
 8004330:	705a      	strb	r2, [r3, #1]
 8004332:	e00f      	b.n	8004354 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004334:	78fb      	ldrb	r3, [r7, #3]
 8004336:	f003 020f 	and.w	r2, r3, #15
 800433a:	4613      	mov	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	4413      	add	r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	4413      	add	r3, r2
 800434a:	3304      	adds	r3, #4
 800434c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2200      	movs	r2, #0
 8004358:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800435a:	78fb      	ldrb	r3, [r7, #3]
 800435c:	f003 030f 	and.w	r3, r3, #15
 8004360:	b2da      	uxtb	r2, r3
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800436c:	2b01      	cmp	r3, #1
 800436e:	d101      	bne.n	8004374 <HAL_PCD_EP_ClrStall+0x86>
 8004370:	2302      	movs	r3, #2
 8004372:	e00e      	b.n	8004392 <HAL_PCD_EP_ClrStall+0xa4>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	68f9      	ldr	r1, [r7, #12]
 8004382:	4618      	mov	r0, r3
 8004384:	f002 fe42 	bl	800700c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b084      	sub	sp, #16
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
 80043a2:	460b      	mov	r3, r1
 80043a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80043a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	da0c      	bge.n	80043c8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043ae:	78fb      	ldrb	r3, [r7, #3]
 80043b0:	f003 020f 	and.w	r2, r3, #15
 80043b4:	4613      	mov	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	4413      	add	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	3310      	adds	r3, #16
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	4413      	add	r3, r2
 80043c2:	3304      	adds	r3, #4
 80043c4:	60fb      	str	r3, [r7, #12]
 80043c6:	e00c      	b.n	80043e2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043c8:	78fb      	ldrb	r3, [r7, #3]
 80043ca:	f003 020f 	and.w	r2, r3, #15
 80043ce:	4613      	mov	r3, r2
 80043d0:	00db      	lsls	r3, r3, #3
 80043d2:	4413      	add	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	4413      	add	r3, r2
 80043de:	3304      	adds	r3, #4
 80043e0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68f9      	ldr	r1, [r7, #12]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f002 fc61 	bl	8006cb0 <USB_EPStopXfer>
 80043ee:	4603      	mov	r3, r0
 80043f0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80043f2:	7afb      	ldrb	r3, [r7, #11]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08a      	sub	sp, #40	@ 0x28
 8004400:	af02      	add	r7, sp, #8
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	4613      	mov	r3, r2
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	4413      	add	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	3310      	adds	r3, #16
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	4413      	add	r3, r2
 8004420:	3304      	adds	r3, #4
 8004422:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	695a      	ldr	r2, [r3, #20]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	429a      	cmp	r2, r3
 800442e:	d901      	bls.n	8004434 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e06b      	b.n	800450c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	691a      	ldr	r2, [r3, #16]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	695b      	ldr	r3, [r3, #20]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	69fa      	ldr	r2, [r7, #28]
 8004446:	429a      	cmp	r2, r3
 8004448:	d902      	bls.n	8004450 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	3303      	adds	r3, #3
 8004454:	089b      	lsrs	r3, r3, #2
 8004456:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004458:	e02a      	b.n	80044b0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	691a      	ldr	r2, [r3, #16]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	1ad3      	subs	r3, r2, r3
 8004464:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	69fa      	ldr	r2, [r7, #28]
 800446c:	429a      	cmp	r2, r3
 800446e:	d902      	bls.n	8004476 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	3303      	adds	r3, #3
 800447a:	089b      	lsrs	r3, r3, #2
 800447c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	68d9      	ldr	r1, [r3, #12]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	b2da      	uxtb	r2, r3
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800448e:	9300      	str	r3, [sp, #0]
 8004490:	4603      	mov	r3, r0
 8004492:	6978      	ldr	r0, [r7, #20]
 8004494:	f002 fcb6 	bl	8006e04 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	68da      	ldr	r2, [r3, #12]
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	441a      	add	r2, r3
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	695a      	ldr	r2, [r3, #20]
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	441a      	add	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	015a      	lsls	r2, r3, #5
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	4413      	add	r3, r2
 80044b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80044c0:	69ba      	ldr	r2, [r7, #24]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d809      	bhi.n	80044da <PCD_WriteEmptyTxFifo+0xde>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	695a      	ldr	r2, [r3, #20]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d203      	bcs.n	80044da <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	691b      	ldr	r3, [r3, #16]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1bf      	bne.n	800445a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	691a      	ldr	r2, [r3, #16]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d811      	bhi.n	800450a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	f003 030f 	and.w	r3, r3, #15
 80044ec:	2201      	movs	r2, #1
 80044ee:	fa02 f303 	lsl.w	r3, r2, r3
 80044f2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	43db      	mvns	r3, r3
 8004500:	6939      	ldr	r1, [r7, #16]
 8004502:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004506:	4013      	ands	r3, r2
 8004508:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	4618      	mov	r0, r3
 800450e:	3720      	adds	r7, #32
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b088      	sub	sp, #32
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	333c      	adds	r3, #60	@ 0x3c
 800452c:	3304      	adds	r3, #4
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	015a      	lsls	r2, r3, #5
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	4413      	add	r3, r2
 800453a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	799b      	ldrb	r3, [r3, #6]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d17b      	bne.n	8004642 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	f003 0308 	and.w	r3, r3, #8
 8004550:	2b00      	cmp	r3, #0
 8004552:	d015      	beq.n	8004580 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	4a61      	ldr	r2, [pc, #388]	@ (80046dc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004558:	4293      	cmp	r3, r2
 800455a:	f240 80b9 	bls.w	80046d0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 80b3 	beq.w	80046d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	015a      	lsls	r2, r3, #5
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	4413      	add	r3, r2
 8004572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004576:	461a      	mov	r2, r3
 8004578:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800457c:	6093      	str	r3, [r2, #8]
 800457e:	e0a7      	b.n	80046d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	f003 0320 	and.w	r3, r3, #32
 8004586:	2b00      	cmp	r3, #0
 8004588:	d009      	beq.n	800459e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	015a      	lsls	r2, r3, #5
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	4413      	add	r3, r2
 8004592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004596:	461a      	mov	r2, r3
 8004598:	2320      	movs	r3, #32
 800459a:	6093      	str	r3, [r2, #8]
 800459c:	e098      	b.n	80046d0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f040 8093 	bne.w	80046d0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	4a4b      	ldr	r2, [pc, #300]	@ (80046dc <PCD_EP_OutXfrComplete_int+0x1c8>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d90f      	bls.n	80045d2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	015a      	lsls	r2, r3, #5
 80045c0:	69bb      	ldr	r3, [r7, #24]
 80045c2:	4413      	add	r3, r2
 80045c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045c8:	461a      	mov	r2, r3
 80045ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045ce:	6093      	str	r3, [r2, #8]
 80045d0:	e07e      	b.n	80046d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80045d2:	683a      	ldr	r2, [r7, #0]
 80045d4:	4613      	mov	r3, r2
 80045d6:	00db      	lsls	r3, r3, #3
 80045d8:	4413      	add	r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	4413      	add	r3, r2
 80045e4:	3304      	adds	r3, #4
 80045e6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6a1a      	ldr	r2, [r3, #32]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	0159      	lsls	r1, r3, #5
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	440b      	add	r3, r1
 80045f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045fe:	1ad2      	subs	r2, r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d114      	bne.n	8004634 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d109      	bne.n	8004626 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6818      	ldr	r0, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800461c:	461a      	mov	r2, r3
 800461e:	2101      	movs	r1, #1
 8004620:	f002 fe86 	bl	8007330 <USB_EP0_OutStart>
 8004624:	e006      	b.n	8004634 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	68da      	ldr	r2, [r3, #12]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	441a      	add	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	b2db      	uxtb	r3, r3
 8004638:	4619      	mov	r1, r3
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f005 f8e8 	bl	8009810 <HAL_PCD_DataOutStageCallback>
 8004640:	e046      	b.n	80046d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	4a26      	ldr	r2, [pc, #152]	@ (80046e0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d124      	bne.n	8004694 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00a      	beq.n	800466a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	015a      	lsls	r2, r3, #5
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	4413      	add	r3, r2
 800465c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004660:	461a      	mov	r2, r3
 8004662:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004666:	6093      	str	r3, [r2, #8]
 8004668:	e032      	b.n	80046d0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	f003 0320 	and.w	r3, r3, #32
 8004670:	2b00      	cmp	r3, #0
 8004672:	d008      	beq.n	8004686 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	015a      	lsls	r2, r3, #5
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	4413      	add	r3, r2
 800467c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004680:	461a      	mov	r2, r3
 8004682:	2320      	movs	r3, #32
 8004684:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	b2db      	uxtb	r3, r3
 800468a:	4619      	mov	r1, r3
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f005 f8bf 	bl	8009810 <HAL_PCD_DataOutStageCallback>
 8004692:	e01d      	b.n	80046d0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d114      	bne.n	80046c4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800469a:	6879      	ldr	r1, [r7, #4]
 800469c:	683a      	ldr	r2, [r7, #0]
 800469e:	4613      	mov	r3, r2
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	440b      	add	r3, r1
 80046a8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d108      	bne.n	80046c4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6818      	ldr	r0, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80046bc:	461a      	mov	r2, r3
 80046be:	2100      	movs	r1, #0
 80046c0:	f002 fe36 	bl	8007330 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	b2db      	uxtb	r3, r3
 80046c8:	4619      	mov	r1, r3
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f005 f8a0 	bl	8009810 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3720      	adds	r7, #32
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	4f54300a 	.word	0x4f54300a
 80046e0:	4f54310a 	.word	0x4f54310a

080046e4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	333c      	adds	r3, #60	@ 0x3c
 80046fc:	3304      	adds	r3, #4
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	015a      	lsls	r2, r3, #5
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	4413      	add	r3, r2
 800470a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	4a15      	ldr	r2, [pc, #84]	@ (800476c <PCD_EP_OutSetupPacket_int+0x88>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d90e      	bls.n	8004738 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004720:	2b00      	cmp	r3, #0
 8004722:	d009      	beq.n	8004738 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	015a      	lsls	r2, r3, #5
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	4413      	add	r3, r2
 800472c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004730:	461a      	mov	r2, r3
 8004732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004736:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f005 f857 	bl	80097ec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	4a0a      	ldr	r2, [pc, #40]	@ (800476c <PCD_EP_OutSetupPacket_int+0x88>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d90c      	bls.n	8004760 <PCD_EP_OutSetupPacket_int+0x7c>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	799b      	ldrb	r3, [r3, #6]
 800474a:	2b01      	cmp	r3, #1
 800474c:	d108      	bne.n	8004760 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6818      	ldr	r0, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004758:	461a      	mov	r2, r3
 800475a:	2101      	movs	r1, #1
 800475c:	f002 fde8 	bl	8007330 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3718      	adds	r7, #24
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	4f54300a 	.word	0x4f54300a

08004770 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	70fb      	strb	r3, [r7, #3]
 800477c:	4613      	mov	r3, r2
 800477e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004786:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004788:	78fb      	ldrb	r3, [r7, #3]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d107      	bne.n	800479e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800478e:	883b      	ldrh	r3, [r7, #0]
 8004790:	0419      	lsls	r1, r3, #16
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	430a      	orrs	r2, r1
 800479a:	629a      	str	r2, [r3, #40]	@ 0x28
 800479c:	e028      	b.n	80047f0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a4:	0c1b      	lsrs	r3, r3, #16
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	4413      	add	r3, r2
 80047aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80047ac:	2300      	movs	r3, #0
 80047ae:	73fb      	strb	r3, [r7, #15]
 80047b0:	e00d      	b.n	80047ce <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	7bfb      	ldrb	r3, [r7, #15]
 80047b8:	3340      	adds	r3, #64	@ 0x40
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4413      	add	r3, r2
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	0c1b      	lsrs	r3, r3, #16
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	4413      	add	r3, r2
 80047c6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80047c8:	7bfb      	ldrb	r3, [r7, #15]
 80047ca:	3301      	adds	r3, #1
 80047cc:	73fb      	strb	r3, [r7, #15]
 80047ce:	7bfa      	ldrb	r2, [r7, #15]
 80047d0:	78fb      	ldrb	r3, [r7, #3]
 80047d2:	3b01      	subs	r3, #1
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d3ec      	bcc.n	80047b2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80047d8:	883b      	ldrh	r3, [r7, #0]
 80047da:	0418      	lsls	r0, r3, #16
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6819      	ldr	r1, [r3, #0]
 80047e0:	78fb      	ldrb	r3, [r7, #3]
 80047e2:	3b01      	subs	r3, #1
 80047e4:	68ba      	ldr	r2, [r7, #8]
 80047e6:	4302      	orrs	r2, r0
 80047e8:	3340      	adds	r3, #64	@ 0x40
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	440b      	add	r3, r1
 80047ee:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3714      	adds	r7, #20
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr

080047fe <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80047fe:	b480      	push	{r7}
 8004800:	b083      	sub	sp, #12
 8004802:	af00      	add	r7, sp, #0
 8004804:	6078      	str	r0, [r7, #4]
 8004806:	460b      	mov	r3, r1
 8004808:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	887a      	ldrh	r2, [r7, #2]
 8004810:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004820:	b480      	push	{r7}
 8004822:	b083      	sub	sp, #12
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	460b      	mov	r3, r1
 800482a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b086      	sub	sp, #24
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d101      	bne.n	800484a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e267      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	2b00      	cmp	r3, #0
 8004854:	d075      	beq.n	8004942 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004856:	4b88      	ldr	r3, [pc, #544]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f003 030c 	and.w	r3, r3, #12
 800485e:	2b04      	cmp	r3, #4
 8004860:	d00c      	beq.n	800487c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004862:	4b85      	ldr	r3, [pc, #532]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800486a:	2b08      	cmp	r3, #8
 800486c:	d112      	bne.n	8004894 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800486e:	4b82      	ldr	r3, [pc, #520]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004876:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800487a:	d10b      	bne.n	8004894 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800487c:	4b7e      	ldr	r3, [pc, #504]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d05b      	beq.n	8004940 <HAL_RCC_OscConfig+0x108>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d157      	bne.n	8004940 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e242      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800489c:	d106      	bne.n	80048ac <HAL_RCC_OscConfig+0x74>
 800489e:	4b76      	ldr	r3, [pc, #472]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a75      	ldr	r2, [pc, #468]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048a8:	6013      	str	r3, [r2, #0]
 80048aa:	e01d      	b.n	80048e8 <HAL_RCC_OscConfig+0xb0>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048b4:	d10c      	bne.n	80048d0 <HAL_RCC_OscConfig+0x98>
 80048b6:	4b70      	ldr	r3, [pc, #448]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a6f      	ldr	r2, [pc, #444]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048c0:	6013      	str	r3, [r2, #0]
 80048c2:	4b6d      	ldr	r3, [pc, #436]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a6c      	ldr	r2, [pc, #432]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	e00b      	b.n	80048e8 <HAL_RCC_OscConfig+0xb0>
 80048d0:	4b69      	ldr	r3, [pc, #420]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a68      	ldr	r2, [pc, #416]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048da:	6013      	str	r3, [r2, #0]
 80048dc:	4b66      	ldr	r3, [pc, #408]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a65      	ldr	r2, [pc, #404]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80048e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d013      	beq.n	8004918 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f0:	f7fc fb76 	bl	8000fe0 <HAL_GetTick>
 80048f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f6:	e008      	b.n	800490a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f8:	f7fc fb72 	bl	8000fe0 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b64      	cmp	r3, #100	@ 0x64
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e207      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800490a:	4b5b      	ldr	r3, [pc, #364]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d0f0      	beq.n	80048f8 <HAL_RCC_OscConfig+0xc0>
 8004916:	e014      	b.n	8004942 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004918:	f7fc fb62 	bl	8000fe0 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004920:	f7fc fb5e 	bl	8000fe0 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b64      	cmp	r3, #100	@ 0x64
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e1f3      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004932:	4b51      	ldr	r3, [pc, #324]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1f0      	bne.n	8004920 <HAL_RCC_OscConfig+0xe8>
 800493e:	e000      	b.n	8004942 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d063      	beq.n	8004a16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800494e:	4b4a      	ldr	r3, [pc, #296]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 030c 	and.w	r3, r3, #12
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00b      	beq.n	8004972 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800495a:	4b47      	ldr	r3, [pc, #284]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004962:	2b08      	cmp	r3, #8
 8004964:	d11c      	bne.n	80049a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004966:	4b44      	ldr	r3, [pc, #272]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d116      	bne.n	80049a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004972:	4b41      	ldr	r3, [pc, #260]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d005      	beq.n	800498a <HAL_RCC_OscConfig+0x152>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d001      	beq.n	800498a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e1c7      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800498a:	4b3b      	ldr	r3, [pc, #236]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	4937      	ldr	r1, [pc, #220]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 800499a:	4313      	orrs	r3, r2
 800499c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499e:	e03a      	b.n	8004a16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d020      	beq.n	80049ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a8:	4b34      	ldr	r3, [pc, #208]	@ (8004a7c <HAL_RCC_OscConfig+0x244>)
 80049aa:	2201      	movs	r2, #1
 80049ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049ae:	f7fc fb17 	bl	8000fe0 <HAL_GetTick>
 80049b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b4:	e008      	b.n	80049c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049b6:	f7fc fb13 	bl	8000fe0 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d901      	bls.n	80049c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e1a8      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d0f0      	beq.n	80049b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d4:	4b28      	ldr	r3, [pc, #160]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	4925      	ldr	r1, [pc, #148]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	600b      	str	r3, [r1, #0]
 80049e8:	e015      	b.n	8004a16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ea:	4b24      	ldr	r3, [pc, #144]	@ (8004a7c <HAL_RCC_OscConfig+0x244>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f0:	f7fc faf6 	bl	8000fe0 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049f8:	f7fc faf2 	bl	8000fe0 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e187      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1f0      	bne.n	80049f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0308 	and.w	r3, r3, #8
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d036      	beq.n	8004a90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d016      	beq.n	8004a58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a2a:	4b15      	ldr	r3, [pc, #84]	@ (8004a80 <HAL_RCC_OscConfig+0x248>)
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a30:	f7fc fad6 	bl	8000fe0 <HAL_GetTick>
 8004a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a38:	f7fc fad2 	bl	8000fe0 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e167      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8004a78 <HAL_RCC_OscConfig+0x240>)
 8004a4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d0f0      	beq.n	8004a38 <HAL_RCC_OscConfig+0x200>
 8004a56:	e01b      	b.n	8004a90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a58:	4b09      	ldr	r3, [pc, #36]	@ (8004a80 <HAL_RCC_OscConfig+0x248>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a5e:	f7fc fabf 	bl	8000fe0 <HAL_GetTick>
 8004a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a64:	e00e      	b.n	8004a84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a66:	f7fc fabb 	bl	8000fe0 <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d907      	bls.n	8004a84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e150      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
 8004a78:	40023800 	.word	0x40023800
 8004a7c:	42470000 	.word	0x42470000
 8004a80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a84:	4b88      	ldr	r3, [pc, #544]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004a86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1ea      	bne.n	8004a66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0304 	and.w	r3, r3, #4
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	f000 8097 	beq.w	8004bcc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aa2:	4b81      	ldr	r3, [pc, #516]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d10f      	bne.n	8004ace <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aae:	2300      	movs	r3, #0
 8004ab0:	60bb      	str	r3, [r7, #8]
 8004ab2:	4b7d      	ldr	r3, [pc, #500]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab6:	4a7c      	ldr	r2, [pc, #496]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004ab8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004abc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004abe:	4b7a      	ldr	r3, [pc, #488]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ac6:	60bb      	str	r3, [r7, #8]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004aca:	2301      	movs	r3, #1
 8004acc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ace:	4b77      	ldr	r3, [pc, #476]	@ (8004cac <HAL_RCC_OscConfig+0x474>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d118      	bne.n	8004b0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ada:	4b74      	ldr	r3, [pc, #464]	@ (8004cac <HAL_RCC_OscConfig+0x474>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a73      	ldr	r2, [pc, #460]	@ (8004cac <HAL_RCC_OscConfig+0x474>)
 8004ae0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ae4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ae6:	f7fc fa7b 	bl	8000fe0 <HAL_GetTick>
 8004aea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aec:	e008      	b.n	8004b00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aee:	f7fc fa77 	bl	8000fe0 <HAL_GetTick>
 8004af2:	4602      	mov	r2, r0
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	1ad3      	subs	r3, r2, r3
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d901      	bls.n	8004b00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e10c      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b00:	4b6a      	ldr	r3, [pc, #424]	@ (8004cac <HAL_RCC_OscConfig+0x474>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0f0      	beq.n	8004aee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d106      	bne.n	8004b22 <HAL_RCC_OscConfig+0x2ea>
 8004b14:	4b64      	ldr	r3, [pc, #400]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b18:	4a63      	ldr	r2, [pc, #396]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b1a:	f043 0301 	orr.w	r3, r3, #1
 8004b1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b20:	e01c      	b.n	8004b5c <HAL_RCC_OscConfig+0x324>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	2b05      	cmp	r3, #5
 8004b28:	d10c      	bne.n	8004b44 <HAL_RCC_OscConfig+0x30c>
 8004b2a:	4b5f      	ldr	r3, [pc, #380]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b2e:	4a5e      	ldr	r2, [pc, #376]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b30:	f043 0304 	orr.w	r3, r3, #4
 8004b34:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b36:	4b5c      	ldr	r3, [pc, #368]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b3a:	4a5b      	ldr	r2, [pc, #364]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b3c:	f043 0301 	orr.w	r3, r3, #1
 8004b40:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b42:	e00b      	b.n	8004b5c <HAL_RCC_OscConfig+0x324>
 8004b44:	4b58      	ldr	r3, [pc, #352]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b48:	4a57      	ldr	r2, [pc, #348]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b4a:	f023 0301 	bic.w	r3, r3, #1
 8004b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b50:	4b55      	ldr	r3, [pc, #340]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b54:	4a54      	ldr	r2, [pc, #336]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b56:	f023 0304 	bic.w	r3, r3, #4
 8004b5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d015      	beq.n	8004b90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b64:	f7fc fa3c 	bl	8000fe0 <HAL_GetTick>
 8004b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b6a:	e00a      	b.n	8004b82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b6c:	f7fc fa38 	bl	8000fe0 <HAL_GetTick>
 8004b70:	4602      	mov	r2, r0
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d901      	bls.n	8004b82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004b7e:	2303      	movs	r3, #3
 8004b80:	e0cb      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b82:	4b49      	ldr	r3, [pc, #292]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004b84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d0ee      	beq.n	8004b6c <HAL_RCC_OscConfig+0x334>
 8004b8e:	e014      	b.n	8004bba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b90:	f7fc fa26 	bl	8000fe0 <HAL_GetTick>
 8004b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b96:	e00a      	b.n	8004bae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b98:	f7fc fa22 	bl	8000fe0 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d901      	bls.n	8004bae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004baa:	2303      	movs	r3, #3
 8004bac:	e0b5      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bae:	4b3e      	ldr	r3, [pc, #248]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1ee      	bne.n	8004b98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004bba:	7dfb      	ldrb	r3, [r7, #23]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d105      	bne.n	8004bcc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bc0:	4b39      	ldr	r3, [pc, #228]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc4:	4a38      	ldr	r2, [pc, #224]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004bc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	699b      	ldr	r3, [r3, #24]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 80a1 	beq.w	8004d18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004bd6:	4b34      	ldr	r3, [pc, #208]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	f003 030c 	and.w	r3, r3, #12
 8004bde:	2b08      	cmp	r3, #8
 8004be0:	d05c      	beq.n	8004c9c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d141      	bne.n	8004c6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bea:	4b31      	ldr	r3, [pc, #196]	@ (8004cb0 <HAL_RCC_OscConfig+0x478>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bf0:	f7fc f9f6 	bl	8000fe0 <HAL_GetTick>
 8004bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bf6:	e008      	b.n	8004c0a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bf8:	f7fc f9f2 	bl	8000fe0 <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	693b      	ldr	r3, [r7, #16]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d901      	bls.n	8004c0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e087      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c0a:	4b27      	ldr	r3, [pc, #156]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1f0      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	69da      	ldr	r2, [r3, #28]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	431a      	orrs	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c24:	019b      	lsls	r3, r3, #6
 8004c26:	431a      	orrs	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c2c:	085b      	lsrs	r3, r3, #1
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	041b      	lsls	r3, r3, #16
 8004c32:	431a      	orrs	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c38:	061b      	lsls	r3, r3, #24
 8004c3a:	491b      	ldr	r1, [pc, #108]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c40:	4b1b      	ldr	r3, [pc, #108]	@ (8004cb0 <HAL_RCC_OscConfig+0x478>)
 8004c42:	2201      	movs	r2, #1
 8004c44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c46:	f7fc f9cb 	bl	8000fe0 <HAL_GetTick>
 8004c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c4c:	e008      	b.n	8004c60 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c4e:	f7fc f9c7 	bl	8000fe0 <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d901      	bls.n	8004c60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e05c      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c60:	4b11      	ldr	r3, [pc, #68]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d0f0      	beq.n	8004c4e <HAL_RCC_OscConfig+0x416>
 8004c6c:	e054      	b.n	8004d18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c6e:	4b10      	ldr	r3, [pc, #64]	@ (8004cb0 <HAL_RCC_OscConfig+0x478>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c74:	f7fc f9b4 	bl	8000fe0 <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c7c:	f7fc f9b0 	bl	8000fe0 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e045      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c8e:	4b06      	ldr	r3, [pc, #24]	@ (8004ca8 <HAL_RCC_OscConfig+0x470>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1f0      	bne.n	8004c7c <HAL_RCC_OscConfig+0x444>
 8004c9a:	e03d      	b.n	8004d18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d107      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e038      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
 8004ca8:	40023800 	.word	0x40023800
 8004cac:	40007000 	.word	0x40007000
 8004cb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004cb4:	4b1b      	ldr	r3, [pc, #108]	@ (8004d24 <HAL_RCC_OscConfig+0x4ec>)
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	699b      	ldr	r3, [r3, #24]
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d028      	beq.n	8004d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d121      	bne.n	8004d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cda:	429a      	cmp	r2, r3
 8004cdc:	d11a      	bne.n	8004d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004cea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d111      	bne.n	8004d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cfa:	085b      	lsrs	r3, r3, #1
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d107      	bne.n	8004d14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d001      	beq.n	8004d18 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e000      	b.n	8004d1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3718      	adds	r7, #24
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	40023800 	.word	0x40023800

08004d28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
 8004d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d101      	bne.n	8004d3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e0cc      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d3c:	4b68      	ldr	r3, [pc, #416]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 030f 	and.w	r3, r3, #15
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d90c      	bls.n	8004d64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d4a:	4b65      	ldr	r3, [pc, #404]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d4c:	683a      	ldr	r2, [r7, #0]
 8004d4e:	b2d2      	uxtb	r2, r2
 8004d50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d52:	4b63      	ldr	r3, [pc, #396]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 030f 	and.w	r3, r3, #15
 8004d5a:	683a      	ldr	r2, [r7, #0]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d001      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e0b8      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0302 	and.w	r3, r3, #2
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d020      	beq.n	8004db2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0304 	and.w	r3, r3, #4
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d005      	beq.n	8004d88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d7c:	4b59      	ldr	r3, [pc, #356]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	4a58      	ldr	r2, [pc, #352]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d82:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004d86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0308 	and.w	r3, r3, #8
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d005      	beq.n	8004da0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d94:	4b53      	ldr	r3, [pc, #332]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	4a52      	ldr	r2, [pc, #328]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004d9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004d9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004da0:	4b50      	ldr	r3, [pc, #320]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	494d      	ldr	r1, [pc, #308]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d044      	beq.n	8004e48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d107      	bne.n	8004dd6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dc6:	4b47      	ldr	r3, [pc, #284]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d119      	bne.n	8004e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e07f      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	2b02      	cmp	r3, #2
 8004ddc:	d003      	beq.n	8004de6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004de2:	2b03      	cmp	r3, #3
 8004de4:	d107      	bne.n	8004df6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004de6:	4b3f      	ldr	r3, [pc, #252]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d109      	bne.n	8004e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e06f      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004df6:	4b3b      	ldr	r3, [pc, #236]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d101      	bne.n	8004e06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e067      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e06:	4b37      	ldr	r3, [pc, #220]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f023 0203 	bic.w	r2, r3, #3
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	4934      	ldr	r1, [pc, #208]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e18:	f7fc f8e2 	bl	8000fe0 <HAL_GetTick>
 8004e1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e1e:	e00a      	b.n	8004e36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e20:	f7fc f8de 	bl	8000fe0 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e04f      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e36:	4b2b      	ldr	r3, [pc, #172]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 020c 	and.w	r2, r3, #12
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d1eb      	bne.n	8004e20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e48:	4b25      	ldr	r3, [pc, #148]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 030f 	and.w	r3, r3, #15
 8004e50:	683a      	ldr	r2, [r7, #0]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d20c      	bcs.n	8004e70 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e56:	4b22      	ldr	r3, [pc, #136]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e58:	683a      	ldr	r2, [r7, #0]
 8004e5a:	b2d2      	uxtb	r2, r2
 8004e5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e5e:	4b20      	ldr	r3, [pc, #128]	@ (8004ee0 <HAL_RCC_ClockConfig+0x1b8>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 030f 	and.w	r3, r3, #15
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d001      	beq.n	8004e70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e032      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d008      	beq.n	8004e8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e7c:	4b19      	ldr	r3, [pc, #100]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	4916      	ldr	r1, [pc, #88]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0308 	and.w	r3, r3, #8
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d009      	beq.n	8004eae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e9a:	4b12      	ldr	r3, [pc, #72]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	00db      	lsls	r3, r3, #3
 8004ea8:	490e      	ldr	r1, [pc, #56]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004eae:	f000 f821 	bl	8004ef4 <HAL_RCC_GetSysClockFreq>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee4 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	091b      	lsrs	r3, r3, #4
 8004eba:	f003 030f 	and.w	r3, r3, #15
 8004ebe:	490a      	ldr	r1, [pc, #40]	@ (8004ee8 <HAL_RCC_ClockConfig+0x1c0>)
 8004ec0:	5ccb      	ldrb	r3, [r1, r3]
 8004ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ec6:	4a09      	ldr	r2, [pc, #36]	@ (8004eec <HAL_RCC_ClockConfig+0x1c4>)
 8004ec8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004eca:	4b09      	ldr	r3, [pc, #36]	@ (8004ef0 <HAL_RCC_ClockConfig+0x1c8>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7fc f842 	bl	8000f58 <HAL_InitTick>

  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3710      	adds	r7, #16
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	40023c00 	.word	0x40023c00
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	0800a630 	.word	0x0800a630
 8004eec:	20000000 	.word	0x20000000
 8004ef0:	20000004 	.word	0x20000004

08004ef4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ef4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ef8:	b094      	sub	sp, #80	@ 0x50
 8004efa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004efc:	2300      	movs	r3, #0
 8004efe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004f04:	2300      	movs	r3, #0
 8004f06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f0c:	4b79      	ldr	r3, [pc, #484]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f003 030c 	and.w	r3, r3, #12
 8004f14:	2b08      	cmp	r3, #8
 8004f16:	d00d      	beq.n	8004f34 <HAL_RCC_GetSysClockFreq+0x40>
 8004f18:	2b08      	cmp	r3, #8
 8004f1a:	f200 80e1 	bhi.w	80050e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d002      	beq.n	8004f28 <HAL_RCC_GetSysClockFreq+0x34>
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	d003      	beq.n	8004f2e <HAL_RCC_GetSysClockFreq+0x3a>
 8004f26:	e0db      	b.n	80050e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f28:	4b73      	ldr	r3, [pc, #460]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f2c:	e0db      	b.n	80050e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f2e:	4b73      	ldr	r3, [pc, #460]	@ (80050fc <HAL_RCC_GetSysClockFreq+0x208>)
 8004f30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f32:	e0d8      	b.n	80050e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f34:	4b6f      	ldr	r3, [pc, #444]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f3e:	4b6d      	ldr	r3, [pc, #436]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d063      	beq.n	8005012 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f4a:	4b6a      	ldr	r3, [pc, #424]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	099b      	lsrs	r3, r3, #6
 8004f50:	2200      	movs	r2, #0
 8004f52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004f56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f5e:	2300      	movs	r3, #0
 8004f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004f66:	4622      	mov	r2, r4
 8004f68:	462b      	mov	r3, r5
 8004f6a:	f04f 0000 	mov.w	r0, #0
 8004f6e:	f04f 0100 	mov.w	r1, #0
 8004f72:	0159      	lsls	r1, r3, #5
 8004f74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f78:	0150      	lsls	r0, r2, #5
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	4621      	mov	r1, r4
 8004f80:	1a51      	subs	r1, r2, r1
 8004f82:	6139      	str	r1, [r7, #16]
 8004f84:	4629      	mov	r1, r5
 8004f86:	eb63 0301 	sbc.w	r3, r3, r1
 8004f8a:	617b      	str	r3, [r7, #20]
 8004f8c:	f04f 0200 	mov.w	r2, #0
 8004f90:	f04f 0300 	mov.w	r3, #0
 8004f94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f98:	4659      	mov	r1, fp
 8004f9a:	018b      	lsls	r3, r1, #6
 8004f9c:	4651      	mov	r1, sl
 8004f9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004fa2:	4651      	mov	r1, sl
 8004fa4:	018a      	lsls	r2, r1, #6
 8004fa6:	4651      	mov	r1, sl
 8004fa8:	ebb2 0801 	subs.w	r8, r2, r1
 8004fac:	4659      	mov	r1, fp
 8004fae:	eb63 0901 	sbc.w	r9, r3, r1
 8004fb2:	f04f 0200 	mov.w	r2, #0
 8004fb6:	f04f 0300 	mov.w	r3, #0
 8004fba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fc6:	4690      	mov	r8, r2
 8004fc8:	4699      	mov	r9, r3
 8004fca:	4623      	mov	r3, r4
 8004fcc:	eb18 0303 	adds.w	r3, r8, r3
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	462b      	mov	r3, r5
 8004fd4:	eb49 0303 	adc.w	r3, r9, r3
 8004fd8:	60fb      	str	r3, [r7, #12]
 8004fda:	f04f 0200 	mov.w	r2, #0
 8004fde:	f04f 0300 	mov.w	r3, #0
 8004fe2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004fe6:	4629      	mov	r1, r5
 8004fe8:	024b      	lsls	r3, r1, #9
 8004fea:	4621      	mov	r1, r4
 8004fec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ff0:	4621      	mov	r1, r4
 8004ff2:	024a      	lsls	r2, r1, #9
 8004ff4:	4610      	mov	r0, r2
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ffe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005000:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005004:	f7fb f8f2 	bl	80001ec <__aeabi_uldivmod>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	4613      	mov	r3, r2
 800500e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005010:	e058      	b.n	80050c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005012:	4b38      	ldr	r3, [pc, #224]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	099b      	lsrs	r3, r3, #6
 8005018:	2200      	movs	r2, #0
 800501a:	4618      	mov	r0, r3
 800501c:	4611      	mov	r1, r2
 800501e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005022:	623b      	str	r3, [r7, #32]
 8005024:	2300      	movs	r3, #0
 8005026:	627b      	str	r3, [r7, #36]	@ 0x24
 8005028:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800502c:	4642      	mov	r2, r8
 800502e:	464b      	mov	r3, r9
 8005030:	f04f 0000 	mov.w	r0, #0
 8005034:	f04f 0100 	mov.w	r1, #0
 8005038:	0159      	lsls	r1, r3, #5
 800503a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800503e:	0150      	lsls	r0, r2, #5
 8005040:	4602      	mov	r2, r0
 8005042:	460b      	mov	r3, r1
 8005044:	4641      	mov	r1, r8
 8005046:	ebb2 0a01 	subs.w	sl, r2, r1
 800504a:	4649      	mov	r1, r9
 800504c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005050:	f04f 0200 	mov.w	r2, #0
 8005054:	f04f 0300 	mov.w	r3, #0
 8005058:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800505c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005060:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005064:	ebb2 040a 	subs.w	r4, r2, sl
 8005068:	eb63 050b 	sbc.w	r5, r3, fp
 800506c:	f04f 0200 	mov.w	r2, #0
 8005070:	f04f 0300 	mov.w	r3, #0
 8005074:	00eb      	lsls	r3, r5, #3
 8005076:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800507a:	00e2      	lsls	r2, r4, #3
 800507c:	4614      	mov	r4, r2
 800507e:	461d      	mov	r5, r3
 8005080:	4643      	mov	r3, r8
 8005082:	18e3      	adds	r3, r4, r3
 8005084:	603b      	str	r3, [r7, #0]
 8005086:	464b      	mov	r3, r9
 8005088:	eb45 0303 	adc.w	r3, r5, r3
 800508c:	607b      	str	r3, [r7, #4]
 800508e:	f04f 0200 	mov.w	r2, #0
 8005092:	f04f 0300 	mov.w	r3, #0
 8005096:	e9d7 4500 	ldrd	r4, r5, [r7]
 800509a:	4629      	mov	r1, r5
 800509c:	028b      	lsls	r3, r1, #10
 800509e:	4621      	mov	r1, r4
 80050a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050a4:	4621      	mov	r1, r4
 80050a6:	028a      	lsls	r2, r1, #10
 80050a8:	4610      	mov	r0, r2
 80050aa:	4619      	mov	r1, r3
 80050ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050ae:	2200      	movs	r2, #0
 80050b0:	61bb      	str	r3, [r7, #24]
 80050b2:	61fa      	str	r2, [r7, #28]
 80050b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050b8:	f7fb f898 	bl	80001ec <__aeabi_uldivmod>
 80050bc:	4602      	mov	r2, r0
 80050be:	460b      	mov	r3, r1
 80050c0:	4613      	mov	r3, r2
 80050c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80050c4:	4b0b      	ldr	r3, [pc, #44]	@ (80050f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	0c1b      	lsrs	r3, r3, #16
 80050ca:	f003 0303 	and.w	r3, r3, #3
 80050ce:	3301      	adds	r3, #1
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80050d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80050d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050de:	e002      	b.n	80050e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050e0:	4b05      	ldr	r3, [pc, #20]	@ (80050f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80050e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3750      	adds	r7, #80	@ 0x50
 80050ec:	46bd      	mov	sp, r7
 80050ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050f2:	bf00      	nop
 80050f4:	40023800 	.word	0x40023800
 80050f8:	00f42400 	.word	0x00f42400
 80050fc:	007a1200 	.word	0x007a1200

08005100 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005100:	b480      	push	{r7}
 8005102:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005104:	4b03      	ldr	r3, [pc, #12]	@ (8005114 <HAL_RCC_GetHCLKFreq+0x14>)
 8005106:	681b      	ldr	r3, [r3, #0]
}
 8005108:	4618      	mov	r0, r3
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	20000000 	.word	0x20000000

08005118 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800511c:	f7ff fff0 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 8005120:	4602      	mov	r2, r0
 8005122:	4b05      	ldr	r3, [pc, #20]	@ (8005138 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	0a9b      	lsrs	r3, r3, #10
 8005128:	f003 0307 	and.w	r3, r3, #7
 800512c:	4903      	ldr	r1, [pc, #12]	@ (800513c <HAL_RCC_GetPCLK1Freq+0x24>)
 800512e:	5ccb      	ldrb	r3, [r1, r3]
 8005130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005134:	4618      	mov	r0, r3
 8005136:	bd80      	pop	{r7, pc}
 8005138:	40023800 	.word	0x40023800
 800513c:	0800a640 	.word	0x0800a640

08005140 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005144:	f7ff ffdc 	bl	8005100 <HAL_RCC_GetHCLKFreq>
 8005148:	4602      	mov	r2, r0
 800514a:	4b05      	ldr	r3, [pc, #20]	@ (8005160 <HAL_RCC_GetPCLK2Freq+0x20>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	0b5b      	lsrs	r3, r3, #13
 8005150:	f003 0307 	and.w	r3, r3, #7
 8005154:	4903      	ldr	r1, [pc, #12]	@ (8005164 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005156:	5ccb      	ldrb	r3, [r1, r3]
 8005158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800515c:	4618      	mov	r0, r3
 800515e:	bd80      	pop	{r7, pc}
 8005160:	40023800 	.word	0x40023800
 8005164:	0800a640 	.word	0x0800a640

08005168 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b086      	sub	sp, #24
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005170:	2300      	movs	r3, #0
 8005172:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005174:	2300      	movs	r3, #0
 8005176:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	2b00      	cmp	r3, #0
 8005182:	d10b      	bne.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800518c:	2b00      	cmp	r3, #0
 800518e:	d105      	bne.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005198:	2b00      	cmp	r3, #0
 800519a:	d075      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800519c:	4b91      	ldr	r3, [pc, #580]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800519e:	2200      	movs	r2, #0
 80051a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051a2:	f7fb ff1d 	bl	8000fe0 <HAL_GetTick>
 80051a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051a8:	e008      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80051aa:	f7fb ff19 	bl	8000fe0 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d901      	bls.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e189      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051bc:	4b8a      	ldr	r3, [pc, #552]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1f0      	bne.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0301 	and.w	r3, r3, #1
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d009      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	019a      	lsls	r2, r3, #6
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	071b      	lsls	r3, r3, #28
 80051e0:	4981      	ldr	r1, [pc, #516]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0302 	and.w	r3, r3, #2
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d01f      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80051f4:	4b7c      	ldr	r3, [pc, #496]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80051f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051fa:	0f1b      	lsrs	r3, r3, #28
 80051fc:	f003 0307 	and.w	r3, r3, #7
 8005200:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	019a      	lsls	r2, r3, #6
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	061b      	lsls	r3, r3, #24
 800520e:	431a      	orrs	r2, r3
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	071b      	lsls	r3, r3, #28
 8005214:	4974      	ldr	r1, [pc, #464]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005216:	4313      	orrs	r3, r2
 8005218:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800521c:	4b72      	ldr	r3, [pc, #456]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800521e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005222:	f023 021f 	bic.w	r2, r3, #31
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	69db      	ldr	r3, [r3, #28]
 800522a:	3b01      	subs	r3, #1
 800522c:	496e      	ldr	r1, [pc, #440]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800522e:	4313      	orrs	r3, r2
 8005230:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00d      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	019a      	lsls	r2, r3, #6
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	061b      	lsls	r3, r3, #24
 800524c:	431a      	orrs	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	071b      	lsls	r3, r3, #28
 8005254:	4964      	ldr	r1, [pc, #400]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005256:	4313      	orrs	r3, r2
 8005258:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800525c:	4b61      	ldr	r3, [pc, #388]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800525e:	2201      	movs	r2, #1
 8005260:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005262:	f7fb febd 	bl	8000fe0 <HAL_GetTick>
 8005266:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005268:	e008      	b.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800526a:	f7fb feb9 	bl	8000fe0 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b02      	cmp	r3, #2
 8005276:	d901      	bls.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e129      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800527c:	4b5a      	ldr	r3, [pc, #360]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d0f0      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0304 	and.w	r3, r3, #4
 8005290:	2b00      	cmp	r3, #0
 8005292:	d105      	bne.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800529c:	2b00      	cmp	r3, #0
 800529e:	d079      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80052a0:	4b52      	ldr	r3, [pc, #328]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80052a2:	2200      	movs	r2, #0
 80052a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052a6:	f7fb fe9b 	bl	8000fe0 <HAL_GetTick>
 80052aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052ac:	e008      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80052ae:	f7fb fe97 	bl	8000fe0 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d901      	bls.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e107      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80052c0:	4b49      	ldr	r3, [pc, #292]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80052c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052cc:	d0ef      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0304 	and.w	r3, r3, #4
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d020      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80052da:	4b43      	ldr	r3, [pc, #268]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e0:	0f1b      	lsrs	r3, r3, #28
 80052e2:	f003 0307 	and.w	r3, r3, #7
 80052e6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	019a      	lsls	r2, r3, #6
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	695b      	ldr	r3, [r3, #20]
 80052f2:	061b      	lsls	r3, r3, #24
 80052f4:	431a      	orrs	r2, r3
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	071b      	lsls	r3, r3, #28
 80052fa:	493b      	ldr	r1, [pc, #236]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80052fc:	4313      	orrs	r3, r2
 80052fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005302:	4b39      	ldr	r3, [pc, #228]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005304:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005308:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a1b      	ldr	r3, [r3, #32]
 8005310:	3b01      	subs	r3, #1
 8005312:	021b      	lsls	r3, r3, #8
 8005314:	4934      	ldr	r1, [pc, #208]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0308 	and.w	r3, r3, #8
 8005324:	2b00      	cmp	r3, #0
 8005326:	d01e      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005328:	4b2f      	ldr	r3, [pc, #188]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800532a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800532e:	0e1b      	lsrs	r3, r3, #24
 8005330:	f003 030f 	and.w	r3, r3, #15
 8005334:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	019a      	lsls	r2, r3, #6
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	061b      	lsls	r3, r3, #24
 8005340:	431a      	orrs	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	699b      	ldr	r3, [r3, #24]
 8005346:	071b      	lsls	r3, r3, #28
 8005348:	4927      	ldr	r1, [pc, #156]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800534a:	4313      	orrs	r3, r2
 800534c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005350:	4b25      	ldr	r3, [pc, #148]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005352:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005356:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535e:	4922      	ldr	r1, [pc, #136]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005360:	4313      	orrs	r3, r2
 8005362:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005366:	4b21      	ldr	r3, [pc, #132]	@ (80053ec <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005368:	2201      	movs	r2, #1
 800536a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800536c:	f7fb fe38 	bl	8000fe0 <HAL_GetTick>
 8005370:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005372:	e008      	b.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005374:	f7fb fe34 	bl	8000fe0 <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	2b02      	cmp	r3, #2
 8005380:	d901      	bls.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e0a4      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005386:	4b18      	ldr	r3, [pc, #96]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800538e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005392:	d1ef      	bne.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0320 	and.w	r3, r3, #32
 800539c:	2b00      	cmp	r3, #0
 800539e:	f000 808b 	beq.w	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80053a2:	2300      	movs	r3, #0
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	4b10      	ldr	r3, [pc, #64]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053aa:	4a0f      	ldr	r2, [pc, #60]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80053b2:	4b0d      	ldr	r3, [pc, #52]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80053b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053ba:	60fb      	str	r3, [r7, #12]
 80053bc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80053be:	4b0c      	ldr	r3, [pc, #48]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a0b      	ldr	r2, [pc, #44]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80053c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053c8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80053ca:	f7fb fe09 	bl	8000fe0 <HAL_GetTick>
 80053ce:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80053d0:	e010      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053d2:	f7fb fe05 	bl	8000fe0 <HAL_GetTick>
 80053d6:	4602      	mov	r2, r0
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	2b02      	cmp	r3, #2
 80053de:	d909      	bls.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80053e0:	2303      	movs	r3, #3
 80053e2:	e075      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80053e4:	42470068 	.word	0x42470068
 80053e8:	40023800 	.word	0x40023800
 80053ec:	42470070 	.word	0x42470070
 80053f0:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80053f4:	4b38      	ldr	r3, [pc, #224]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d0e8      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005400:	4b36      	ldr	r3, [pc, #216]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005402:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005404:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005408:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d02f      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005414:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005418:	693a      	ldr	r2, [r7, #16]
 800541a:	429a      	cmp	r2, r3
 800541c:	d028      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800541e:	4b2f      	ldr	r3, [pc, #188]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005422:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005426:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005428:	4b2d      	ldr	r3, [pc, #180]	@ (80054e0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800542a:	2201      	movs	r2, #1
 800542c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800542e:	4b2c      	ldr	r3, [pc, #176]	@ (80054e0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005434:	4a29      	ldr	r2, [pc, #164]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800543a:	4b28      	ldr	r3, [pc, #160]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800543c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800543e:	f003 0301 	and.w	r3, r3, #1
 8005442:	2b01      	cmp	r3, #1
 8005444:	d114      	bne.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005446:	f7fb fdcb 	bl	8000fe0 <HAL_GetTick>
 800544a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800544c:	e00a      	b.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800544e:	f7fb fdc7 	bl	8000fe0 <HAL_GetTick>
 8005452:	4602      	mov	r2, r0
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	f241 3288 	movw	r2, #5000	@ 0x1388
 800545c:	4293      	cmp	r3, r2
 800545e:	d901      	bls.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e035      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005464:	4b1d      	ldr	r3, [pc, #116]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d0ee      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005474:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005478:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800547c:	d10d      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x332>
 800547e:	4b17      	ldr	r3, [pc, #92]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800548a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800548e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005492:	4912      	ldr	r1, [pc, #72]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005494:	4313      	orrs	r3, r2
 8005496:	608b      	str	r3, [r1, #8]
 8005498:	e005      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800549a:	4b10      	ldr	r3, [pc, #64]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	4a0f      	ldr	r2, [pc, #60]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054a0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80054a4:	6093      	str	r3, [r2, #8]
 80054a6:	4b0d      	ldr	r3, [pc, #52]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054a8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054b2:	490a      	ldr	r1, [pc, #40]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0310 	and.w	r3, r3, #16
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d004      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80054ca:	4b06      	ldr	r3, [pc, #24]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80054cc:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3718      	adds	r7, #24
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	40007000 	.word	0x40007000
 80054dc:	40023800 	.word	0x40023800
 80054e0:	42470e40 	.word	0x42470e40
 80054e4:	424711e0 	.word	0x424711e0

080054e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b087      	sub	sp, #28
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80054f0:	2300      	movs	r3, #0
 80054f2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80054f4:	2300      	movs	r3, #0
 80054f6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80054fc:	2300      	movs	r3, #0
 80054fe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d13f      	bne.n	8005586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005506:	4b24      	ldr	r3, [pc, #144]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800550e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d006      	beq.n	8005524 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800551c:	d12f      	bne.n	800557e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800551e:	4b1f      	ldr	r3, [pc, #124]	@ (800559c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005520:	617b      	str	r3, [r7, #20]
          break;
 8005522:	e02f      	b.n	8005584 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005524:	4b1c      	ldr	r3, [pc, #112]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800552c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005530:	d108      	bne.n	8005544 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005532:	4b19      	ldr	r3, [pc, #100]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800553a:	4a19      	ldr	r2, [pc, #100]	@ (80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800553c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005540:	613b      	str	r3, [r7, #16]
 8005542:	e007      	b.n	8005554 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005544:	4b14      	ldr	r3, [pc, #80]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800554c:	4a15      	ldr	r2, [pc, #84]	@ (80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800554e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005552:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005554:	4b10      	ldr	r3, [pc, #64]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005556:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800555a:	099b      	lsrs	r3, r3, #6
 800555c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	fb02 f303 	mul.w	r3, r2, r3
 8005566:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005568:	4b0b      	ldr	r3, [pc, #44]	@ (8005598 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800556a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800556e:	0f1b      	lsrs	r3, r3, #28
 8005570:	f003 0307 	and.w	r3, r3, #7
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	fbb2 f3f3 	udiv	r3, r2, r3
 800557a:	617b      	str	r3, [r7, #20]
          break;
 800557c:	e002      	b.n	8005584 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800557e:	2300      	movs	r3, #0
 8005580:	617b      	str	r3, [r7, #20]
          break;
 8005582:	bf00      	nop
        }
      }
      break;
 8005584:	e000      	b.n	8005588 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005586:	bf00      	nop
    }
  }
  return frequency;
 8005588:	697b      	ldr	r3, [r7, #20]
}
 800558a:	4618      	mov	r0, r3
 800558c:	371c      	adds	r7, #28
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	40023800 	.word	0x40023800
 800559c:	00bb8000 	.word	0x00bb8000
 80055a0:	007a1200 	.word	0x007a1200
 80055a4:	00f42400 	.word	0x00f42400

080055a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e042      	b.n	8005640 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d106      	bne.n	80055d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fb fb5c 	bl	8000c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2224      	movs	r2, #36	@ 0x24
 80055d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 f973 	bl	80058d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	691a      	ldr	r2, [r3, #16]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005600:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	695a      	ldr	r2, [r3, #20]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005610:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68da      	ldr	r2, [r3, #12]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005620:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800563e:	2300      	movs	r3, #0
}
 8005640:	4618      	mov	r0, r3
 8005642:	3708      	adds	r7, #8
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b08a      	sub	sp, #40	@ 0x28
 800564c:	af02      	add	r7, sp, #8
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	603b      	str	r3, [r7, #0]
 8005654:	4613      	mov	r3, r2
 8005656:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005658:	2300      	movs	r3, #0
 800565a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b20      	cmp	r3, #32
 8005666:	d175      	bne.n	8005754 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d002      	beq.n	8005674 <HAL_UART_Transmit+0x2c>
 800566e:	88fb      	ldrh	r3, [r7, #6]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d101      	bne.n	8005678 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e06e      	b.n	8005756 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2221      	movs	r2, #33	@ 0x21
 8005682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005686:	f7fb fcab 	bl	8000fe0 <HAL_GetTick>
 800568a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	88fa      	ldrh	r2, [r7, #6]
 8005690:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	88fa      	ldrh	r2, [r7, #6]
 8005696:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056a0:	d108      	bne.n	80056b4 <HAL_UART_Transmit+0x6c>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d104      	bne.n	80056b4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056aa:	2300      	movs	r3, #0
 80056ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	61bb      	str	r3, [r7, #24]
 80056b2:	e003      	b.n	80056bc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056b8:	2300      	movs	r3, #0
 80056ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056bc:	e02e      	b.n	800571c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	9300      	str	r3, [sp, #0]
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2200      	movs	r2, #0
 80056c6:	2180      	movs	r1, #128	@ 0x80
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f000 f848 	bl	800575e <UART_WaitOnFlagUntilTimeout>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d005      	beq.n	80056e0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2220      	movs	r2, #32
 80056d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e03a      	b.n	8005756 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d10b      	bne.n	80056fe <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	881b      	ldrh	r3, [r3, #0]
 80056ea:	461a      	mov	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	3302      	adds	r3, #2
 80056fa:	61bb      	str	r3, [r7, #24]
 80056fc:	e007      	b.n	800570e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	781a      	ldrb	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	3301      	adds	r3, #1
 800570c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005712:	b29b      	uxth	r3, r3
 8005714:	3b01      	subs	r3, #1
 8005716:	b29a      	uxth	r2, r3
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005720:	b29b      	uxth	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1cb      	bne.n	80056be <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	9300      	str	r3, [sp, #0]
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	2200      	movs	r2, #0
 800572e:	2140      	movs	r1, #64	@ 0x40
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f000 f814 	bl	800575e <UART_WaitOnFlagUntilTimeout>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d005      	beq.n	8005748 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2220      	movs	r2, #32
 8005740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e006      	b.n	8005756 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2220      	movs	r2, #32
 800574c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005750:	2300      	movs	r3, #0
 8005752:	e000      	b.n	8005756 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005754:	2302      	movs	r3, #2
  }
}
 8005756:	4618      	mov	r0, r3
 8005758:	3720      	adds	r7, #32
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}

0800575e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800575e:	b580      	push	{r7, lr}
 8005760:	b086      	sub	sp, #24
 8005762:	af00      	add	r7, sp, #0
 8005764:	60f8      	str	r0, [r7, #12]
 8005766:	60b9      	str	r1, [r7, #8]
 8005768:	603b      	str	r3, [r7, #0]
 800576a:	4613      	mov	r3, r2
 800576c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800576e:	e03b      	b.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005770:	6a3b      	ldr	r3, [r7, #32]
 8005772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005776:	d037      	beq.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005778:	f7fb fc32 	bl	8000fe0 <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	6a3a      	ldr	r2, [r7, #32]
 8005784:	429a      	cmp	r2, r3
 8005786:	d302      	bcc.n	800578e <UART_WaitOnFlagUntilTimeout+0x30>
 8005788:	6a3b      	ldr	r3, [r7, #32]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d101      	bne.n	8005792 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e03a      	b.n	8005808 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	f003 0304 	and.w	r3, r3, #4
 800579c:	2b00      	cmp	r3, #0
 800579e:	d023      	beq.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	2b80      	cmp	r3, #128	@ 0x80
 80057a4:	d020      	beq.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	2b40      	cmp	r3, #64	@ 0x40
 80057aa:	d01d      	beq.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0308 	and.w	r3, r3, #8
 80057b6:	2b08      	cmp	r3, #8
 80057b8:	d116      	bne.n	80057e8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80057ba:	2300      	movs	r3, #0
 80057bc:	617b      	str	r3, [r7, #20]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	617b      	str	r3, [r7, #20]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	617b      	str	r3, [r7, #20]
 80057ce:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f000 f81d 	bl	8005810 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2208      	movs	r2, #8
 80057da:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e00f      	b.n	8005808 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	4013      	ands	r3, r2
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	429a      	cmp	r2, r3
 80057f6:	bf0c      	ite	eq
 80057f8:	2301      	moveq	r3, #1
 80057fa:	2300      	movne	r3, #0
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	461a      	mov	r2, r3
 8005800:	79fb      	ldrb	r3, [r7, #7]
 8005802:	429a      	cmp	r2, r3
 8005804:	d0b4      	beq.n	8005770 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3718      	adds	r7, #24
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005810:	b480      	push	{r7}
 8005812:	b095      	sub	sp, #84	@ 0x54
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	330c      	adds	r3, #12
 800581e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005820:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005822:	e853 3f00 	ldrex	r3, [r3]
 8005826:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800582e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	330c      	adds	r3, #12
 8005836:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005838:	643a      	str	r2, [r7, #64]	@ 0x40
 800583a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800583e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005840:	e841 2300 	strex	r3, r2, [r1]
 8005844:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1e5      	bne.n	8005818 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	3314      	adds	r3, #20
 8005852:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	e853 3f00 	ldrex	r3, [r3]
 800585a:	61fb      	str	r3, [r7, #28]
   return(result);
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	f023 0301 	bic.w	r3, r3, #1
 8005862:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	3314      	adds	r3, #20
 800586a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800586c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800586e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005870:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005872:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005874:	e841 2300 	strex	r3, r2, [r1]
 8005878:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800587a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1e5      	bne.n	800584c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005884:	2b01      	cmp	r3, #1
 8005886:	d119      	bne.n	80058bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	330c      	adds	r3, #12
 800588e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	e853 3f00 	ldrex	r3, [r3]
 8005896:	60bb      	str	r3, [r7, #8]
   return(result);
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	f023 0310 	bic.w	r3, r3, #16
 800589e:	647b      	str	r3, [r7, #68]	@ 0x44
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	330c      	adds	r3, #12
 80058a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058a8:	61ba      	str	r2, [r7, #24]
 80058aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ac:	6979      	ldr	r1, [r7, #20]
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	e841 2300 	strex	r3, r2, [r1]
 80058b4:	613b      	str	r3, [r7, #16]
   return(result);
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1e5      	bne.n	8005888 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2220      	movs	r2, #32
 80058c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80058ca:	bf00      	nop
 80058cc:	3754      	adds	r7, #84	@ 0x54
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
	...

080058d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058dc:	b0c0      	sub	sp, #256	@ 0x100
 80058de:	af00      	add	r7, sp, #0
 80058e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80058f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058f4:	68d9      	ldr	r1, [r3, #12]
 80058f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	ea40 0301 	orr.w	r3, r0, r1
 8005900:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	431a      	orrs	r2, r3
 8005910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	431a      	orrs	r2, r3
 8005918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800591c:	69db      	ldr	r3, [r3, #28]
 800591e:	4313      	orrs	r3, r2
 8005920:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005930:	f021 010c 	bic.w	r1, r1, #12
 8005934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800593e:	430b      	orrs	r3, r1
 8005940:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800594e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005952:	6999      	ldr	r1, [r3, #24]
 8005954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	ea40 0301 	orr.w	r3, r0, r1
 800595e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	4b8f      	ldr	r3, [pc, #572]	@ (8005ba4 <UART_SetConfig+0x2cc>)
 8005968:	429a      	cmp	r2, r3
 800596a:	d005      	beq.n	8005978 <UART_SetConfig+0xa0>
 800596c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	4b8d      	ldr	r3, [pc, #564]	@ (8005ba8 <UART_SetConfig+0x2d0>)
 8005974:	429a      	cmp	r2, r3
 8005976:	d104      	bne.n	8005982 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005978:	f7ff fbe2 	bl	8005140 <HAL_RCC_GetPCLK2Freq>
 800597c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005980:	e003      	b.n	800598a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005982:	f7ff fbc9 	bl	8005118 <HAL_RCC_GetPCLK1Freq>
 8005986:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800598a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800598e:	69db      	ldr	r3, [r3, #28]
 8005990:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005994:	f040 810c 	bne.w	8005bb0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005998:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800599c:	2200      	movs	r2, #0
 800599e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80059a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80059a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80059aa:	4622      	mov	r2, r4
 80059ac:	462b      	mov	r3, r5
 80059ae:	1891      	adds	r1, r2, r2
 80059b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80059b2:	415b      	adcs	r3, r3
 80059b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80059b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80059ba:	4621      	mov	r1, r4
 80059bc:	eb12 0801 	adds.w	r8, r2, r1
 80059c0:	4629      	mov	r1, r5
 80059c2:	eb43 0901 	adc.w	r9, r3, r1
 80059c6:	f04f 0200 	mov.w	r2, #0
 80059ca:	f04f 0300 	mov.w	r3, #0
 80059ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80059d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80059d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80059da:	4690      	mov	r8, r2
 80059dc:	4699      	mov	r9, r3
 80059de:	4623      	mov	r3, r4
 80059e0:	eb18 0303 	adds.w	r3, r8, r3
 80059e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80059e8:	462b      	mov	r3, r5
 80059ea:	eb49 0303 	adc.w	r3, r9, r3
 80059ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80059f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80059fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005a02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005a06:	460b      	mov	r3, r1
 8005a08:	18db      	adds	r3, r3, r3
 8005a0a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	eb42 0303 	adc.w	r3, r2, r3
 8005a12:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a14:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005a18:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005a1c:	f7fa fbe6 	bl	80001ec <__aeabi_uldivmod>
 8005a20:	4602      	mov	r2, r0
 8005a22:	460b      	mov	r3, r1
 8005a24:	4b61      	ldr	r3, [pc, #388]	@ (8005bac <UART_SetConfig+0x2d4>)
 8005a26:	fba3 2302 	umull	r2, r3, r3, r2
 8005a2a:	095b      	lsrs	r3, r3, #5
 8005a2c:	011c      	lsls	r4, r3, #4
 8005a2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a32:	2200      	movs	r2, #0
 8005a34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a38:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005a3c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005a40:	4642      	mov	r2, r8
 8005a42:	464b      	mov	r3, r9
 8005a44:	1891      	adds	r1, r2, r2
 8005a46:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005a48:	415b      	adcs	r3, r3
 8005a4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a4c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005a50:	4641      	mov	r1, r8
 8005a52:	eb12 0a01 	adds.w	sl, r2, r1
 8005a56:	4649      	mov	r1, r9
 8005a58:	eb43 0b01 	adc.w	fp, r3, r1
 8005a5c:	f04f 0200 	mov.w	r2, #0
 8005a60:	f04f 0300 	mov.w	r3, #0
 8005a64:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005a68:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005a6c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a70:	4692      	mov	sl, r2
 8005a72:	469b      	mov	fp, r3
 8005a74:	4643      	mov	r3, r8
 8005a76:	eb1a 0303 	adds.w	r3, sl, r3
 8005a7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a7e:	464b      	mov	r3, r9
 8005a80:	eb4b 0303 	adc.w	r3, fp, r3
 8005a84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a94:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005a98:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	18db      	adds	r3, r3, r3
 8005aa0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	eb42 0303 	adc.w	r3, r2, r3
 8005aa8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005aaa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005aae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005ab2:	f7fa fb9b 	bl	80001ec <__aeabi_uldivmod>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	460b      	mov	r3, r1
 8005aba:	4611      	mov	r1, r2
 8005abc:	4b3b      	ldr	r3, [pc, #236]	@ (8005bac <UART_SetConfig+0x2d4>)
 8005abe:	fba3 2301 	umull	r2, r3, r3, r1
 8005ac2:	095b      	lsrs	r3, r3, #5
 8005ac4:	2264      	movs	r2, #100	@ 0x64
 8005ac6:	fb02 f303 	mul.w	r3, r2, r3
 8005aca:	1acb      	subs	r3, r1, r3
 8005acc:	00db      	lsls	r3, r3, #3
 8005ace:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005ad2:	4b36      	ldr	r3, [pc, #216]	@ (8005bac <UART_SetConfig+0x2d4>)
 8005ad4:	fba3 2302 	umull	r2, r3, r3, r2
 8005ad8:	095b      	lsrs	r3, r3, #5
 8005ada:	005b      	lsls	r3, r3, #1
 8005adc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005ae0:	441c      	add	r4, r3
 8005ae2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005aec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005af0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005af4:	4642      	mov	r2, r8
 8005af6:	464b      	mov	r3, r9
 8005af8:	1891      	adds	r1, r2, r2
 8005afa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005afc:	415b      	adcs	r3, r3
 8005afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005b04:	4641      	mov	r1, r8
 8005b06:	1851      	adds	r1, r2, r1
 8005b08:	6339      	str	r1, [r7, #48]	@ 0x30
 8005b0a:	4649      	mov	r1, r9
 8005b0c:	414b      	adcs	r3, r1
 8005b0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b10:	f04f 0200 	mov.w	r2, #0
 8005b14:	f04f 0300 	mov.w	r3, #0
 8005b18:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005b1c:	4659      	mov	r1, fp
 8005b1e:	00cb      	lsls	r3, r1, #3
 8005b20:	4651      	mov	r1, sl
 8005b22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b26:	4651      	mov	r1, sl
 8005b28:	00ca      	lsls	r2, r1, #3
 8005b2a:	4610      	mov	r0, r2
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	4603      	mov	r3, r0
 8005b30:	4642      	mov	r2, r8
 8005b32:	189b      	adds	r3, r3, r2
 8005b34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b38:	464b      	mov	r3, r9
 8005b3a:	460a      	mov	r2, r1
 8005b3c:	eb42 0303 	adc.w	r3, r2, r3
 8005b40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005b50:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005b54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005b58:	460b      	mov	r3, r1
 8005b5a:	18db      	adds	r3, r3, r3
 8005b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b5e:	4613      	mov	r3, r2
 8005b60:	eb42 0303 	adc.w	r3, r2, r3
 8005b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005b6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005b6e:	f7fa fb3d 	bl	80001ec <__aeabi_uldivmod>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	4b0d      	ldr	r3, [pc, #52]	@ (8005bac <UART_SetConfig+0x2d4>)
 8005b78:	fba3 1302 	umull	r1, r3, r3, r2
 8005b7c:	095b      	lsrs	r3, r3, #5
 8005b7e:	2164      	movs	r1, #100	@ 0x64
 8005b80:	fb01 f303 	mul.w	r3, r1, r3
 8005b84:	1ad3      	subs	r3, r2, r3
 8005b86:	00db      	lsls	r3, r3, #3
 8005b88:	3332      	adds	r3, #50	@ 0x32
 8005b8a:	4a08      	ldr	r2, [pc, #32]	@ (8005bac <UART_SetConfig+0x2d4>)
 8005b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b90:	095b      	lsrs	r3, r3, #5
 8005b92:	f003 0207 	and.w	r2, r3, #7
 8005b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4422      	add	r2, r4
 8005b9e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ba0:	e106      	b.n	8005db0 <UART_SetConfig+0x4d8>
 8005ba2:	bf00      	nop
 8005ba4:	40011000 	.word	0x40011000
 8005ba8:	40011400 	.word	0x40011400
 8005bac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005bba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005bbe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005bc2:	4642      	mov	r2, r8
 8005bc4:	464b      	mov	r3, r9
 8005bc6:	1891      	adds	r1, r2, r2
 8005bc8:	6239      	str	r1, [r7, #32]
 8005bca:	415b      	adcs	r3, r3
 8005bcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005bd2:	4641      	mov	r1, r8
 8005bd4:	1854      	adds	r4, r2, r1
 8005bd6:	4649      	mov	r1, r9
 8005bd8:	eb43 0501 	adc.w	r5, r3, r1
 8005bdc:	f04f 0200 	mov.w	r2, #0
 8005be0:	f04f 0300 	mov.w	r3, #0
 8005be4:	00eb      	lsls	r3, r5, #3
 8005be6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bea:	00e2      	lsls	r2, r4, #3
 8005bec:	4614      	mov	r4, r2
 8005bee:	461d      	mov	r5, r3
 8005bf0:	4643      	mov	r3, r8
 8005bf2:	18e3      	adds	r3, r4, r3
 8005bf4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005bf8:	464b      	mov	r3, r9
 8005bfa:	eb45 0303 	adc.w	r3, r5, r3
 8005bfe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005c0e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005c12:	f04f 0200 	mov.w	r2, #0
 8005c16:	f04f 0300 	mov.w	r3, #0
 8005c1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005c1e:	4629      	mov	r1, r5
 8005c20:	008b      	lsls	r3, r1, #2
 8005c22:	4621      	mov	r1, r4
 8005c24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c28:	4621      	mov	r1, r4
 8005c2a:	008a      	lsls	r2, r1, #2
 8005c2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005c30:	f7fa fadc 	bl	80001ec <__aeabi_uldivmod>
 8005c34:	4602      	mov	r2, r0
 8005c36:	460b      	mov	r3, r1
 8005c38:	4b60      	ldr	r3, [pc, #384]	@ (8005dbc <UART_SetConfig+0x4e4>)
 8005c3a:	fba3 2302 	umull	r2, r3, r3, r2
 8005c3e:	095b      	lsrs	r3, r3, #5
 8005c40:	011c      	lsls	r4, r3, #4
 8005c42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c46:	2200      	movs	r2, #0
 8005c48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005c4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005c50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005c54:	4642      	mov	r2, r8
 8005c56:	464b      	mov	r3, r9
 8005c58:	1891      	adds	r1, r2, r2
 8005c5a:	61b9      	str	r1, [r7, #24]
 8005c5c:	415b      	adcs	r3, r3
 8005c5e:	61fb      	str	r3, [r7, #28]
 8005c60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c64:	4641      	mov	r1, r8
 8005c66:	1851      	adds	r1, r2, r1
 8005c68:	6139      	str	r1, [r7, #16]
 8005c6a:	4649      	mov	r1, r9
 8005c6c:	414b      	adcs	r3, r1
 8005c6e:	617b      	str	r3, [r7, #20]
 8005c70:	f04f 0200 	mov.w	r2, #0
 8005c74:	f04f 0300 	mov.w	r3, #0
 8005c78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c7c:	4659      	mov	r1, fp
 8005c7e:	00cb      	lsls	r3, r1, #3
 8005c80:	4651      	mov	r1, sl
 8005c82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c86:	4651      	mov	r1, sl
 8005c88:	00ca      	lsls	r2, r1, #3
 8005c8a:	4610      	mov	r0, r2
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	4603      	mov	r3, r0
 8005c90:	4642      	mov	r2, r8
 8005c92:	189b      	adds	r3, r3, r2
 8005c94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c98:	464b      	mov	r3, r9
 8005c9a:	460a      	mov	r2, r1
 8005c9c:	eb42 0303 	adc.w	r3, r2, r3
 8005ca0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005cae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005cb0:	f04f 0200 	mov.w	r2, #0
 8005cb4:	f04f 0300 	mov.w	r3, #0
 8005cb8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005cbc:	4649      	mov	r1, r9
 8005cbe:	008b      	lsls	r3, r1, #2
 8005cc0:	4641      	mov	r1, r8
 8005cc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005cc6:	4641      	mov	r1, r8
 8005cc8:	008a      	lsls	r2, r1, #2
 8005cca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005cce:	f7fa fa8d 	bl	80001ec <__aeabi_uldivmod>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	460b      	mov	r3, r1
 8005cd6:	4611      	mov	r1, r2
 8005cd8:	4b38      	ldr	r3, [pc, #224]	@ (8005dbc <UART_SetConfig+0x4e4>)
 8005cda:	fba3 2301 	umull	r2, r3, r3, r1
 8005cde:	095b      	lsrs	r3, r3, #5
 8005ce0:	2264      	movs	r2, #100	@ 0x64
 8005ce2:	fb02 f303 	mul.w	r3, r2, r3
 8005ce6:	1acb      	subs	r3, r1, r3
 8005ce8:	011b      	lsls	r3, r3, #4
 8005cea:	3332      	adds	r3, #50	@ 0x32
 8005cec:	4a33      	ldr	r2, [pc, #204]	@ (8005dbc <UART_SetConfig+0x4e4>)
 8005cee:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf2:	095b      	lsrs	r3, r3, #5
 8005cf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005cf8:	441c      	add	r4, r3
 8005cfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cfe:	2200      	movs	r2, #0
 8005d00:	673b      	str	r3, [r7, #112]	@ 0x70
 8005d02:	677a      	str	r2, [r7, #116]	@ 0x74
 8005d04:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005d08:	4642      	mov	r2, r8
 8005d0a:	464b      	mov	r3, r9
 8005d0c:	1891      	adds	r1, r2, r2
 8005d0e:	60b9      	str	r1, [r7, #8]
 8005d10:	415b      	adcs	r3, r3
 8005d12:	60fb      	str	r3, [r7, #12]
 8005d14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d18:	4641      	mov	r1, r8
 8005d1a:	1851      	adds	r1, r2, r1
 8005d1c:	6039      	str	r1, [r7, #0]
 8005d1e:	4649      	mov	r1, r9
 8005d20:	414b      	adcs	r3, r1
 8005d22:	607b      	str	r3, [r7, #4]
 8005d24:	f04f 0200 	mov.w	r2, #0
 8005d28:	f04f 0300 	mov.w	r3, #0
 8005d2c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005d30:	4659      	mov	r1, fp
 8005d32:	00cb      	lsls	r3, r1, #3
 8005d34:	4651      	mov	r1, sl
 8005d36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d3a:	4651      	mov	r1, sl
 8005d3c:	00ca      	lsls	r2, r1, #3
 8005d3e:	4610      	mov	r0, r2
 8005d40:	4619      	mov	r1, r3
 8005d42:	4603      	mov	r3, r0
 8005d44:	4642      	mov	r2, r8
 8005d46:	189b      	adds	r3, r3, r2
 8005d48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d4a:	464b      	mov	r3, r9
 8005d4c:	460a      	mov	r2, r1
 8005d4e:	eb42 0303 	adc.w	r3, r2, r3
 8005d52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005d60:	f04f 0200 	mov.w	r2, #0
 8005d64:	f04f 0300 	mov.w	r3, #0
 8005d68:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005d6c:	4649      	mov	r1, r9
 8005d6e:	008b      	lsls	r3, r1, #2
 8005d70:	4641      	mov	r1, r8
 8005d72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d76:	4641      	mov	r1, r8
 8005d78:	008a      	lsls	r2, r1, #2
 8005d7a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005d7e:	f7fa fa35 	bl	80001ec <__aeabi_uldivmod>
 8005d82:	4602      	mov	r2, r0
 8005d84:	460b      	mov	r3, r1
 8005d86:	4b0d      	ldr	r3, [pc, #52]	@ (8005dbc <UART_SetConfig+0x4e4>)
 8005d88:	fba3 1302 	umull	r1, r3, r3, r2
 8005d8c:	095b      	lsrs	r3, r3, #5
 8005d8e:	2164      	movs	r1, #100	@ 0x64
 8005d90:	fb01 f303 	mul.w	r3, r1, r3
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	3332      	adds	r3, #50	@ 0x32
 8005d9a:	4a08      	ldr	r2, [pc, #32]	@ (8005dbc <UART_SetConfig+0x4e4>)
 8005d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005da0:	095b      	lsrs	r3, r3, #5
 8005da2:	f003 020f 	and.w	r2, r3, #15
 8005da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4422      	add	r2, r4
 8005dae:	609a      	str	r2, [r3, #8]
}
 8005db0:	bf00      	nop
 8005db2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005db6:	46bd      	mov	sp, r7
 8005db8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dbc:	51eb851f 	.word	0x51eb851f

08005dc0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005dc0:	b084      	sub	sp, #16
 8005dc2:	b580      	push	{r7, lr}
 8005dc4:	b084      	sub	sp, #16
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
 8005dca:	f107 001c 	add.w	r0, r7, #28
 8005dce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005dd2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d123      	bne.n	8005e22 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dde:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005dee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005e02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d105      	bne.n	8005e16 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f001 fae8 	bl	80073ec <USB_CoreReset>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	73fb      	strb	r3, [r7, #15]
 8005e20:	e01b      	b.n	8005e5a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f001 fadc 	bl	80073ec <USB_CoreReset>
 8005e34:	4603      	mov	r3, r0
 8005e36:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005e38:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d106      	bne.n	8005e4e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e44:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005e4c:	e005      	b.n	8005e5a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e52:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005e5a:	7fbb      	ldrb	r3, [r7, #30]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d10b      	bne.n	8005e78 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	f043 0206 	orr.w	r2, r3, #6
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	689b      	ldr	r3, [r3, #8]
 8005e70:	f043 0220 	orr.w	r2, r3, #32
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005e78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3710      	adds	r7, #16
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e84:	b004      	add	sp, #16
 8005e86:	4770      	bx	lr

08005e88 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	4613      	mov	r3, r2
 8005e94:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005e96:	79fb      	ldrb	r3, [r7, #7]
 8005e98:	2b02      	cmp	r3, #2
 8005e9a:	d165      	bne.n	8005f68 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	4a41      	ldr	r2, [pc, #260]	@ (8005fa4 <USB_SetTurnaroundTime+0x11c>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d906      	bls.n	8005eb2 <USB_SetTurnaroundTime+0x2a>
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	4a40      	ldr	r2, [pc, #256]	@ (8005fa8 <USB_SetTurnaroundTime+0x120>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d202      	bcs.n	8005eb2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005eac:	230f      	movs	r3, #15
 8005eae:	617b      	str	r3, [r7, #20]
 8005eb0:	e062      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	4a3c      	ldr	r2, [pc, #240]	@ (8005fa8 <USB_SetTurnaroundTime+0x120>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d306      	bcc.n	8005ec8 <USB_SetTurnaroundTime+0x40>
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	4a3b      	ldr	r2, [pc, #236]	@ (8005fac <USB_SetTurnaroundTime+0x124>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d202      	bcs.n	8005ec8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005ec2:	230e      	movs	r3, #14
 8005ec4:	617b      	str	r3, [r7, #20]
 8005ec6:	e057      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	4a38      	ldr	r2, [pc, #224]	@ (8005fac <USB_SetTurnaroundTime+0x124>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d306      	bcc.n	8005ede <USB_SetTurnaroundTime+0x56>
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	4a37      	ldr	r2, [pc, #220]	@ (8005fb0 <USB_SetTurnaroundTime+0x128>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d202      	bcs.n	8005ede <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005ed8:	230d      	movs	r3, #13
 8005eda:	617b      	str	r3, [r7, #20]
 8005edc:	e04c      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005ede:	68bb      	ldr	r3, [r7, #8]
 8005ee0:	4a33      	ldr	r2, [pc, #204]	@ (8005fb0 <USB_SetTurnaroundTime+0x128>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d306      	bcc.n	8005ef4 <USB_SetTurnaroundTime+0x6c>
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	4a32      	ldr	r2, [pc, #200]	@ (8005fb4 <USB_SetTurnaroundTime+0x12c>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d802      	bhi.n	8005ef4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005eee:	230c      	movs	r3, #12
 8005ef0:	617b      	str	r3, [r7, #20]
 8005ef2:	e041      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	4a2f      	ldr	r2, [pc, #188]	@ (8005fb4 <USB_SetTurnaroundTime+0x12c>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d906      	bls.n	8005f0a <USB_SetTurnaroundTime+0x82>
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	4a2e      	ldr	r2, [pc, #184]	@ (8005fb8 <USB_SetTurnaroundTime+0x130>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d802      	bhi.n	8005f0a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005f04:	230b      	movs	r3, #11
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	e036      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	4a2a      	ldr	r2, [pc, #168]	@ (8005fb8 <USB_SetTurnaroundTime+0x130>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d906      	bls.n	8005f20 <USB_SetTurnaroundTime+0x98>
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	4a29      	ldr	r2, [pc, #164]	@ (8005fbc <USB_SetTurnaroundTime+0x134>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d802      	bhi.n	8005f20 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005f1a:	230a      	movs	r3, #10
 8005f1c:	617b      	str	r3, [r7, #20]
 8005f1e:	e02b      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	4a26      	ldr	r2, [pc, #152]	@ (8005fbc <USB_SetTurnaroundTime+0x134>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d906      	bls.n	8005f36 <USB_SetTurnaroundTime+0xae>
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	4a25      	ldr	r2, [pc, #148]	@ (8005fc0 <USB_SetTurnaroundTime+0x138>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d202      	bcs.n	8005f36 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005f30:	2309      	movs	r3, #9
 8005f32:	617b      	str	r3, [r7, #20]
 8005f34:	e020      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	4a21      	ldr	r2, [pc, #132]	@ (8005fc0 <USB_SetTurnaroundTime+0x138>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d306      	bcc.n	8005f4c <USB_SetTurnaroundTime+0xc4>
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	4a20      	ldr	r2, [pc, #128]	@ (8005fc4 <USB_SetTurnaroundTime+0x13c>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d802      	bhi.n	8005f4c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005f46:	2308      	movs	r3, #8
 8005f48:	617b      	str	r3, [r7, #20]
 8005f4a:	e015      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	4a1d      	ldr	r2, [pc, #116]	@ (8005fc4 <USB_SetTurnaroundTime+0x13c>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d906      	bls.n	8005f62 <USB_SetTurnaroundTime+0xda>
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	4a1c      	ldr	r2, [pc, #112]	@ (8005fc8 <USB_SetTurnaroundTime+0x140>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d202      	bcs.n	8005f62 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005f5c:	2307      	movs	r3, #7
 8005f5e:	617b      	str	r3, [r7, #20]
 8005f60:	e00a      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005f62:	2306      	movs	r3, #6
 8005f64:	617b      	str	r3, [r7, #20]
 8005f66:	e007      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005f68:	79fb      	ldrb	r3, [r7, #7]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d102      	bne.n	8005f74 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005f6e:	2309      	movs	r3, #9
 8005f70:	617b      	str	r3, [r7, #20]
 8005f72:	e001      	b.n	8005f78 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005f74:	2309      	movs	r3, #9
 8005f76:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	68da      	ldr	r2, [r3, #12]
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	029b      	lsls	r3, r3, #10
 8005f8c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005f90:	431a      	orrs	r2, r3
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005f96:	2300      	movs	r3, #0
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	371c      	adds	r7, #28
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr
 8005fa4:	00d8acbf 	.word	0x00d8acbf
 8005fa8:	00e4e1c0 	.word	0x00e4e1c0
 8005fac:	00f42400 	.word	0x00f42400
 8005fb0:	01067380 	.word	0x01067380
 8005fb4:	011a499f 	.word	0x011a499f
 8005fb8:	01312cff 	.word	0x01312cff
 8005fbc:	014ca43f 	.word	0x014ca43f
 8005fc0:	016e3600 	.word	0x016e3600
 8005fc4:	01a6ab1f 	.word	0x01a6ab1f
 8005fc8:	01e84800 	.word	0x01e84800

08005fcc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f043 0201 	orr.w	r2, r3, #1
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	370c      	adds	r7, #12
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr

08005fee <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	b083      	sub	sp, #12
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f023 0201 	bic.w	r2, r3, #1
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	460b      	mov	r3, r1
 800601a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800601c:	2300      	movs	r3, #0
 800601e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800602c:	78fb      	ldrb	r3, [r7, #3]
 800602e:	2b01      	cmp	r3, #1
 8006030:	d115      	bne.n	800605e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800603e:	200a      	movs	r0, #10
 8006040:	f7fa ffda 	bl	8000ff8 <HAL_Delay>
      ms += 10U;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	330a      	adds	r3, #10
 8006048:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f001 f93f 	bl	80072ce <USB_GetMode>
 8006050:	4603      	mov	r3, r0
 8006052:	2b01      	cmp	r3, #1
 8006054:	d01e      	beq.n	8006094 <USB_SetCurrentMode+0x84>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2bc7      	cmp	r3, #199	@ 0xc7
 800605a:	d9f0      	bls.n	800603e <USB_SetCurrentMode+0x2e>
 800605c:	e01a      	b.n	8006094 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800605e:	78fb      	ldrb	r3, [r7, #3]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d115      	bne.n	8006090 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006070:	200a      	movs	r0, #10
 8006072:	f7fa ffc1 	bl	8000ff8 <HAL_Delay>
      ms += 10U;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	330a      	adds	r3, #10
 800607a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	f001 f926 	bl	80072ce <USB_GetMode>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d005      	beq.n	8006094 <USB_SetCurrentMode+0x84>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2bc7      	cmp	r3, #199	@ 0xc7
 800608c:	d9f0      	bls.n	8006070 <USB_SetCurrentMode+0x60>
 800608e:	e001      	b.n	8006094 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	e005      	b.n	80060a0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2bc8      	cmp	r3, #200	@ 0xc8
 8006098:	d101      	bne.n	800609e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e000      	b.n	80060a0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3710      	adds	r7, #16
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80060a8:	b084      	sub	sp, #16
 80060aa:	b580      	push	{r7, lr}
 80060ac:	b086      	sub	sp, #24
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80060b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80060ba:	2300      	movs	r3, #0
 80060bc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80060c2:	2300      	movs	r3, #0
 80060c4:	613b      	str	r3, [r7, #16]
 80060c6:	e009      	b.n	80060dc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80060c8:	687a      	ldr	r2, [r7, #4]
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	3340      	adds	r3, #64	@ 0x40
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	4413      	add	r3, r2
 80060d2:	2200      	movs	r2, #0
 80060d4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	3301      	adds	r3, #1
 80060da:	613b      	str	r3, [r7, #16]
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	2b0e      	cmp	r3, #14
 80060e0:	d9f2      	bls.n	80060c8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80060e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d11c      	bne.n	8006124 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060f8:	f043 0302 	orr.w	r3, r3, #2
 80060fc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006102:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	639a      	str	r2, [r3, #56]	@ 0x38
 8006122:	e00b      	b.n	800613c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006128:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006134:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006142:	461a      	mov	r2, r3
 8006144:	2300      	movs	r3, #0
 8006146:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006148:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800614c:	2b01      	cmp	r3, #1
 800614e:	d10d      	bne.n	800616c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006150:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006154:	2b00      	cmp	r3, #0
 8006156:	d104      	bne.n	8006162 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006158:	2100      	movs	r1, #0
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f968 	bl	8006430 <USB_SetDevSpeed>
 8006160:	e008      	b.n	8006174 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006162:	2101      	movs	r1, #1
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 f963 	bl	8006430 <USB_SetDevSpeed>
 800616a:	e003      	b.n	8006174 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800616c:	2103      	movs	r1, #3
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f95e 	bl	8006430 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006174:	2110      	movs	r1, #16
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f8fa 	bl	8006370 <USB_FlushTxFifo>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d001      	beq.n	8006186 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f924 	bl	80063d4 <USB_FlushRxFifo>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d001      	beq.n	8006196 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800619c:	461a      	mov	r2, r3
 800619e:	2300      	movs	r3, #0
 80061a0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061a8:	461a      	mov	r2, r3
 80061aa:	2300      	movs	r3, #0
 80061ac:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061b4:	461a      	mov	r2, r3
 80061b6:	2300      	movs	r3, #0
 80061b8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061ba:	2300      	movs	r3, #0
 80061bc:	613b      	str	r3, [r7, #16]
 80061be:	e043      	b.n	8006248 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	015a      	lsls	r2, r3, #5
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	4413      	add	r3, r2
 80061c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061d6:	d118      	bne.n	800620a <USB_DevInit+0x162>
    {
      if (i == 0U)
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d10a      	bne.n	80061f4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	015a      	lsls	r2, r3, #5
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4413      	add	r3, r2
 80061e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061ea:	461a      	mov	r2, r3
 80061ec:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80061f0:	6013      	str	r3, [r2, #0]
 80061f2:	e013      	b.n	800621c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80061f4:	693b      	ldr	r3, [r7, #16]
 80061f6:	015a      	lsls	r2, r3, #5
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	4413      	add	r3, r2
 80061fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006200:	461a      	mov	r2, r3
 8006202:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006206:	6013      	str	r3, [r2, #0]
 8006208:	e008      	b.n	800621c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	015a      	lsls	r2, r3, #5
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	4413      	add	r3, r2
 8006212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006216:	461a      	mov	r2, r3
 8006218:	2300      	movs	r3, #0
 800621a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	015a      	lsls	r2, r3, #5
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	4413      	add	r3, r2
 8006224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006228:	461a      	mov	r2, r3
 800622a:	2300      	movs	r3, #0
 800622c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	015a      	lsls	r2, r3, #5
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	4413      	add	r3, r2
 8006236:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800623a:	461a      	mov	r2, r3
 800623c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006240:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	3301      	adds	r3, #1
 8006246:	613b      	str	r3, [r7, #16]
 8006248:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800624c:	461a      	mov	r2, r3
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	4293      	cmp	r3, r2
 8006252:	d3b5      	bcc.n	80061c0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006254:	2300      	movs	r3, #0
 8006256:	613b      	str	r3, [r7, #16]
 8006258:	e043      	b.n	80062e2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	015a      	lsls	r2, r3, #5
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	4413      	add	r3, r2
 8006262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800626c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006270:	d118      	bne.n	80062a4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d10a      	bne.n	800628e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	015a      	lsls	r2, r3, #5
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	4413      	add	r3, r2
 8006280:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006284:	461a      	mov	r2, r3
 8006286:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800628a:	6013      	str	r3, [r2, #0]
 800628c:	e013      	b.n	80062b6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	015a      	lsls	r2, r3, #5
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	4413      	add	r3, r2
 8006296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800629a:	461a      	mov	r2, r3
 800629c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80062a0:	6013      	str	r3, [r2, #0]
 80062a2:	e008      	b.n	80062b6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	015a      	lsls	r2, r3, #5
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062b0:	461a      	mov	r2, r3
 80062b2:	2300      	movs	r3, #0
 80062b4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	015a      	lsls	r2, r3, #5
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	4413      	add	r3, r2
 80062be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062c2:	461a      	mov	r2, r3
 80062c4:	2300      	movs	r3, #0
 80062c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	015a      	lsls	r2, r3, #5
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4413      	add	r3, r2
 80062d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d4:	461a      	mov	r2, r3
 80062d6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80062da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	3301      	adds	r3, #1
 80062e0:	613b      	str	r3, [r7, #16]
 80062e2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80062e6:	461a      	mov	r2, r3
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d3b5      	bcc.n	800625a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006300:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800630e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006310:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006314:	2b00      	cmp	r3, #0
 8006316:	d105      	bne.n	8006324 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	699b      	ldr	r3, [r3, #24]
 800631c:	f043 0210 	orr.w	r2, r3, #16
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	699a      	ldr	r2, [r3, #24]
 8006328:	4b10      	ldr	r3, [pc, #64]	@ (800636c <USB_DevInit+0x2c4>)
 800632a:	4313      	orrs	r3, r2
 800632c:	687a      	ldr	r2, [r7, #4]
 800632e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006330:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006334:	2b00      	cmp	r3, #0
 8006336:	d005      	beq.n	8006344 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	699b      	ldr	r3, [r3, #24]
 800633c:	f043 0208 	orr.w	r2, r3, #8
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006344:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006348:	2b01      	cmp	r3, #1
 800634a:	d107      	bne.n	800635c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	699b      	ldr	r3, [r3, #24]
 8006350:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006354:	f043 0304 	orr.w	r3, r3, #4
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800635c:	7dfb      	ldrb	r3, [r7, #23]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3718      	adds	r7, #24
 8006362:	46bd      	mov	sp, r7
 8006364:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006368:	b004      	add	sp, #16
 800636a:	4770      	bx	lr
 800636c:	803c3800 	.word	0x803c3800

08006370 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800637a:	2300      	movs	r3, #0
 800637c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	3301      	adds	r3, #1
 8006382:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800638a:	d901      	bls.n	8006390 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e01b      	b.n	80063c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	691b      	ldr	r3, [r3, #16]
 8006394:	2b00      	cmp	r3, #0
 8006396:	daf2      	bge.n	800637e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006398:	2300      	movs	r3, #0
 800639a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	019b      	lsls	r3, r3, #6
 80063a0:	f043 0220 	orr.w	r2, r3, #32
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	3301      	adds	r3, #1
 80063ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063b4:	d901      	bls.n	80063ba <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e006      	b.n	80063c8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	f003 0320 	and.w	r3, r3, #32
 80063c2:	2b20      	cmp	r3, #32
 80063c4:	d0f0      	beq.n	80063a8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80063c6:	2300      	movs	r3, #0
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3714      	adds	r7, #20
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b085      	sub	sp, #20
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063dc:	2300      	movs	r3, #0
 80063de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	3301      	adds	r3, #1
 80063e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063ec:	d901      	bls.n	80063f2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e018      	b.n	8006424 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	daf2      	bge.n	80063e0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80063fa:	2300      	movs	r3, #0
 80063fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2210      	movs	r2, #16
 8006402:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	3301      	adds	r3, #1
 8006408:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006410:	d901      	bls.n	8006416 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e006      	b.n	8006424 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	f003 0310 	and.w	r3, r3, #16
 800641e:	2b10      	cmp	r3, #16
 8006420:	d0f0      	beq.n	8006404 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006422:	2300      	movs	r3, #0
}
 8006424:	4618      	mov	r0, r3
 8006426:	3714      	adds	r7, #20
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr

08006430 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006430:	b480      	push	{r7}
 8006432:	b085      	sub	sp, #20
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	460b      	mov	r3, r1
 800643a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	78fb      	ldrb	r3, [r7, #3]
 800644a:	68f9      	ldr	r1, [r7, #12]
 800644c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006450:	4313      	orrs	r3, r2
 8006452:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3714      	adds	r7, #20
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr

08006462 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006462:	b480      	push	{r7}
 8006464:	b087      	sub	sp, #28
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006474:	689b      	ldr	r3, [r3, #8]
 8006476:	f003 0306 	and.w	r3, r3, #6
 800647a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d102      	bne.n	8006488 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006482:	2300      	movs	r3, #0
 8006484:	75fb      	strb	r3, [r7, #23]
 8006486:	e00a      	b.n	800649e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2b02      	cmp	r3, #2
 800648c:	d002      	beq.n	8006494 <USB_GetDevSpeed+0x32>
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2b06      	cmp	r3, #6
 8006492:	d102      	bne.n	800649a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006494:	2302      	movs	r3, #2
 8006496:	75fb      	strb	r3, [r7, #23]
 8006498:	e001      	b.n	800649e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800649a:	230f      	movs	r3, #15
 800649c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800649e:	7dfb      	ldrb	r3, [r7, #23]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	371c      	adds	r7, #28
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b085      	sub	sp, #20
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	785b      	ldrb	r3, [r3, #1]
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d13a      	bne.n	800653e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064ce:	69da      	ldr	r2, [r3, #28]
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	f003 030f 	and.w	r3, r3, #15
 80064d8:	2101      	movs	r1, #1
 80064da:	fa01 f303 	lsl.w	r3, r1, r3
 80064de:	b29b      	uxth	r3, r3
 80064e0:	68f9      	ldr	r1, [r7, #12]
 80064e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064e6:	4313      	orrs	r3, r2
 80064e8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	015a      	lsls	r2, r3, #5
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	4413      	add	r3, r2
 80064f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d155      	bne.n	80065ac <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	015a      	lsls	r2, r3, #5
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	4413      	add	r3, r2
 8006508:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	791b      	ldrb	r3, [r3, #4]
 800651a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800651c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	059b      	lsls	r3, r3, #22
 8006522:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006524:	4313      	orrs	r3, r2
 8006526:	68ba      	ldr	r2, [r7, #8]
 8006528:	0151      	lsls	r1, r2, #5
 800652a:	68fa      	ldr	r2, [r7, #12]
 800652c:	440a      	add	r2, r1
 800652e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006532:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006536:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800653a:	6013      	str	r3, [r2, #0]
 800653c:	e036      	b.n	80065ac <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006544:	69da      	ldr	r2, [r3, #28]
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	f003 030f 	and.w	r3, r3, #15
 800654e:	2101      	movs	r1, #1
 8006550:	fa01 f303 	lsl.w	r3, r1, r3
 8006554:	041b      	lsls	r3, r3, #16
 8006556:	68f9      	ldr	r1, [r7, #12]
 8006558:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800655c:	4313      	orrs	r3, r2
 800655e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	015a      	lsls	r2, r3, #5
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	4413      	add	r3, r2
 8006568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006572:	2b00      	cmp	r3, #0
 8006574:	d11a      	bne.n	80065ac <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	015a      	lsls	r2, r3, #5
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	4413      	add	r3, r2
 800657e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	791b      	ldrb	r3, [r3, #4]
 8006590:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006592:	430b      	orrs	r3, r1
 8006594:	4313      	orrs	r3, r2
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	0151      	lsls	r1, r2, #5
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	440a      	add	r2, r1
 800659e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065aa:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3714      	adds	r7, #20
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr
	...

080065bc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	785b      	ldrb	r3, [r3, #1]
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d161      	bne.n	800669c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	015a      	lsls	r2, r3, #5
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	4413      	add	r3, r2
 80065e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065ee:	d11f      	bne.n	8006630 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	015a      	lsls	r2, r3, #5
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	4413      	add	r3, r2
 80065f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68ba      	ldr	r2, [r7, #8]
 8006600:	0151      	lsls	r1, r2, #5
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	440a      	add	r2, r1
 8006606:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800660a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800660e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	015a      	lsls	r2, r3, #5
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	4413      	add	r3, r2
 8006618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68ba      	ldr	r2, [r7, #8]
 8006620:	0151      	lsls	r1, r2, #5
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	440a      	add	r2, r1
 8006626:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800662a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800662e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006636:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	f003 030f 	and.w	r3, r3, #15
 8006640:	2101      	movs	r1, #1
 8006642:	fa01 f303 	lsl.w	r3, r1, r3
 8006646:	b29b      	uxth	r3, r3
 8006648:	43db      	mvns	r3, r3
 800664a:	68f9      	ldr	r1, [r7, #12]
 800664c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006650:	4013      	ands	r3, r2
 8006652:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800665a:	69da      	ldr	r2, [r3, #28]
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	f003 030f 	and.w	r3, r3, #15
 8006664:	2101      	movs	r1, #1
 8006666:	fa01 f303 	lsl.w	r3, r1, r3
 800666a:	b29b      	uxth	r3, r3
 800666c:	43db      	mvns	r3, r3
 800666e:	68f9      	ldr	r1, [r7, #12]
 8006670:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006674:	4013      	ands	r3, r2
 8006676:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	015a      	lsls	r2, r3, #5
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	4413      	add	r3, r2
 8006680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	0159      	lsls	r1, r3, #5
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	440b      	add	r3, r1
 800668e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006692:	4619      	mov	r1, r3
 8006694:	4b35      	ldr	r3, [pc, #212]	@ (800676c <USB_DeactivateEndpoint+0x1b0>)
 8006696:	4013      	ands	r3, r2
 8006698:	600b      	str	r3, [r1, #0]
 800669a:	e060      	b.n	800675e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	015a      	lsls	r2, r3, #5
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	4413      	add	r3, r2
 80066a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066b2:	d11f      	bne.n	80066f4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	015a      	lsls	r2, r3, #5
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	4413      	add	r3, r2
 80066bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68ba      	ldr	r2, [r7, #8]
 80066c4:	0151      	lsls	r1, r2, #5
 80066c6:	68fa      	ldr	r2, [r7, #12]
 80066c8:	440a      	add	r2, r1
 80066ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066ce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80066d2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	015a      	lsls	r2, r3, #5
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	4413      	add	r3, r2
 80066dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	68ba      	ldr	r2, [r7, #8]
 80066e4:	0151      	lsls	r1, r2, #5
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	440a      	add	r2, r1
 80066ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066f2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	781b      	ldrb	r3, [r3, #0]
 8006700:	f003 030f 	and.w	r3, r3, #15
 8006704:	2101      	movs	r1, #1
 8006706:	fa01 f303 	lsl.w	r3, r1, r3
 800670a:	041b      	lsls	r3, r3, #16
 800670c:	43db      	mvns	r3, r3
 800670e:	68f9      	ldr	r1, [r7, #12]
 8006710:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006714:	4013      	ands	r3, r2
 8006716:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800671e:	69da      	ldr	r2, [r3, #28]
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	f003 030f 	and.w	r3, r3, #15
 8006728:	2101      	movs	r1, #1
 800672a:	fa01 f303 	lsl.w	r3, r1, r3
 800672e:	041b      	lsls	r3, r3, #16
 8006730:	43db      	mvns	r3, r3
 8006732:	68f9      	ldr	r1, [r7, #12]
 8006734:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006738:	4013      	ands	r3, r2
 800673a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	015a      	lsls	r2, r3, #5
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	4413      	add	r3, r2
 8006744:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	0159      	lsls	r1, r3, #5
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	440b      	add	r3, r1
 8006752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006756:	4619      	mov	r1, r3
 8006758:	4b05      	ldr	r3, [pc, #20]	@ (8006770 <USB_DeactivateEndpoint+0x1b4>)
 800675a:	4013      	ands	r3, r2
 800675c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3714      	adds	r7, #20
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr
 800676c:	ec337800 	.word	0xec337800
 8006770:	eff37800 	.word	0xeff37800

08006774 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b08a      	sub	sp, #40	@ 0x28
 8006778:	af02      	add	r7, sp, #8
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	4613      	mov	r3, r2
 8006780:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006786:	68bb      	ldr	r3, [r7, #8]
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	785b      	ldrb	r3, [r3, #1]
 8006790:	2b01      	cmp	r3, #1
 8006792:	f040 817f 	bne.w	8006a94 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d132      	bne.n	8006804 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	015a      	lsls	r2, r3, #5
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	4413      	add	r3, r2
 80067a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	69ba      	ldr	r2, [r7, #24]
 80067ae:	0151      	lsls	r1, r2, #5
 80067b0:	69fa      	ldr	r2, [r7, #28]
 80067b2:	440a      	add	r2, r1
 80067b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067b8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80067bc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80067c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80067c2:	69bb      	ldr	r3, [r7, #24]
 80067c4:	015a      	lsls	r2, r3, #5
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	4413      	add	r3, r2
 80067ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	69ba      	ldr	r2, [r7, #24]
 80067d2:	0151      	lsls	r1, r2, #5
 80067d4:	69fa      	ldr	r2, [r7, #28]
 80067d6:	440a      	add	r2, r1
 80067d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80067e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80067e2:	69bb      	ldr	r3, [r7, #24]
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067ee:	691b      	ldr	r3, [r3, #16]
 80067f0:	69ba      	ldr	r2, [r7, #24]
 80067f2:	0151      	lsls	r1, r2, #5
 80067f4:	69fa      	ldr	r2, [r7, #28]
 80067f6:	440a      	add	r2, r1
 80067f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067fc:	0cdb      	lsrs	r3, r3, #19
 80067fe:	04db      	lsls	r3, r3, #19
 8006800:	6113      	str	r3, [r2, #16]
 8006802:	e097      	b.n	8006934 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	015a      	lsls	r2, r3, #5
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	4413      	add	r3, r2
 800680c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006810:	691b      	ldr	r3, [r3, #16]
 8006812:	69ba      	ldr	r2, [r7, #24]
 8006814:	0151      	lsls	r1, r2, #5
 8006816:	69fa      	ldr	r2, [r7, #28]
 8006818:	440a      	add	r2, r1
 800681a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800681e:	0cdb      	lsrs	r3, r3, #19
 8006820:	04db      	lsls	r3, r3, #19
 8006822:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006824:	69bb      	ldr	r3, [r7, #24]
 8006826:	015a      	lsls	r2, r3, #5
 8006828:	69fb      	ldr	r3, [r7, #28]
 800682a:	4413      	add	r3, r2
 800682c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	69ba      	ldr	r2, [r7, #24]
 8006834:	0151      	lsls	r1, r2, #5
 8006836:	69fa      	ldr	r2, [r7, #28]
 8006838:	440a      	add	r2, r1
 800683a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800683e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006842:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006846:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d11a      	bne.n	8006884 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	691a      	ldr	r2, [r3, #16]
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	429a      	cmp	r2, r3
 8006858:	d903      	bls.n	8006862 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	689a      	ldr	r2, [r3, #8]
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	015a      	lsls	r2, r3, #5
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	4413      	add	r3, r2
 800686a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800686e:	691b      	ldr	r3, [r3, #16]
 8006870:	69ba      	ldr	r2, [r7, #24]
 8006872:	0151      	lsls	r1, r2, #5
 8006874:	69fa      	ldr	r2, [r7, #28]
 8006876:	440a      	add	r2, r1
 8006878:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800687c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006880:	6113      	str	r3, [r2, #16]
 8006882:	e044      	b.n	800690e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	691a      	ldr	r2, [r3, #16]
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	4413      	add	r3, r2
 800688e:	1e5a      	subs	r2, r3, #1
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	fbb2 f3f3 	udiv	r3, r2, r3
 8006898:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	015a      	lsls	r2, r3, #5
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	4413      	add	r3, r2
 80068a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068a6:	691a      	ldr	r2, [r3, #16]
 80068a8:	8afb      	ldrh	r3, [r7, #22]
 80068aa:	04d9      	lsls	r1, r3, #19
 80068ac:	4ba4      	ldr	r3, [pc, #656]	@ (8006b40 <USB_EPStartXfer+0x3cc>)
 80068ae:	400b      	ands	r3, r1
 80068b0:	69b9      	ldr	r1, [r7, #24]
 80068b2:	0148      	lsls	r0, r1, #5
 80068b4:	69f9      	ldr	r1, [r7, #28]
 80068b6:	4401      	add	r1, r0
 80068b8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80068bc:	4313      	orrs	r3, r2
 80068be:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	791b      	ldrb	r3, [r3, #4]
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d122      	bne.n	800690e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	015a      	lsls	r2, r3, #5
 80068cc:	69fb      	ldr	r3, [r7, #28]
 80068ce:	4413      	add	r3, r2
 80068d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	69ba      	ldr	r2, [r7, #24]
 80068d8:	0151      	lsls	r1, r2, #5
 80068da:	69fa      	ldr	r2, [r7, #28]
 80068dc:	440a      	add	r2, r1
 80068de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068e2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80068e6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80068e8:	69bb      	ldr	r3, [r7, #24]
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068f4:	691a      	ldr	r2, [r3, #16]
 80068f6:	8afb      	ldrh	r3, [r7, #22]
 80068f8:	075b      	lsls	r3, r3, #29
 80068fa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80068fe:	69b9      	ldr	r1, [r7, #24]
 8006900:	0148      	lsls	r0, r1, #5
 8006902:	69f9      	ldr	r1, [r7, #28]
 8006904:	4401      	add	r1, r0
 8006906:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800690a:	4313      	orrs	r3, r2
 800690c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	015a      	lsls	r2, r3, #5
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	4413      	add	r3, r2
 8006916:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800691a:	691a      	ldr	r2, [r3, #16]
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006924:	69b9      	ldr	r1, [r7, #24]
 8006926:	0148      	lsls	r0, r1, #5
 8006928:	69f9      	ldr	r1, [r7, #28]
 800692a:	4401      	add	r1, r0
 800692c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006930:	4313      	orrs	r3, r2
 8006932:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006934:	79fb      	ldrb	r3, [r7, #7]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d14b      	bne.n	80069d2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	69db      	ldr	r3, [r3, #28]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d009      	beq.n	8006956 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	015a      	lsls	r2, r3, #5
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	4413      	add	r3, r2
 800694a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800694e:	461a      	mov	r2, r3
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	69db      	ldr	r3, [r3, #28]
 8006954:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	791b      	ldrb	r3, [r3, #4]
 800695a:	2b01      	cmp	r3, #1
 800695c:	d128      	bne.n	80069b0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800696a:	2b00      	cmp	r3, #0
 800696c:	d110      	bne.n	8006990 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800696e:	69bb      	ldr	r3, [r7, #24]
 8006970:	015a      	lsls	r2, r3, #5
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	4413      	add	r3, r2
 8006976:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	69ba      	ldr	r2, [r7, #24]
 800697e:	0151      	lsls	r1, r2, #5
 8006980:	69fa      	ldr	r2, [r7, #28]
 8006982:	440a      	add	r2, r1
 8006984:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006988:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800698c:	6013      	str	r3, [r2, #0]
 800698e:	e00f      	b.n	80069b0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	015a      	lsls	r2, r3, #5
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	4413      	add	r3, r2
 8006998:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	69ba      	ldr	r2, [r7, #24]
 80069a0:	0151      	lsls	r1, r2, #5
 80069a2:	69fa      	ldr	r2, [r7, #28]
 80069a4:	440a      	add	r2, r1
 80069a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069ae:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80069b0:	69bb      	ldr	r3, [r7, #24]
 80069b2:	015a      	lsls	r2, r3, #5
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	4413      	add	r3, r2
 80069b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	69ba      	ldr	r2, [r7, #24]
 80069c0:	0151      	lsls	r1, r2, #5
 80069c2:	69fa      	ldr	r2, [r7, #28]
 80069c4:	440a      	add	r2, r1
 80069c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069ca:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80069ce:	6013      	str	r3, [r2, #0]
 80069d0:	e166      	b.n	8006ca0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	015a      	lsls	r2, r3, #5
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	4413      	add	r3, r2
 80069da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	69ba      	ldr	r2, [r7, #24]
 80069e2:	0151      	lsls	r1, r2, #5
 80069e4:	69fa      	ldr	r2, [r7, #28]
 80069e6:	440a      	add	r2, r1
 80069e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069ec:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80069f0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	791b      	ldrb	r3, [r3, #4]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d015      	beq.n	8006a26 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	691b      	ldr	r3, [r3, #16]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	f000 814e 	beq.w	8006ca0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	f003 030f 	and.w	r3, r3, #15
 8006a14:	2101      	movs	r1, #1
 8006a16:	fa01 f303 	lsl.w	r3, r1, r3
 8006a1a:	69f9      	ldr	r1, [r7, #28]
 8006a1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a20:	4313      	orrs	r3, r2
 8006a22:	634b      	str	r3, [r1, #52]	@ 0x34
 8006a24:	e13c      	b.n	8006ca0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d110      	bne.n	8006a58 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	015a      	lsls	r2, r3, #5
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	69ba      	ldr	r2, [r7, #24]
 8006a46:	0151      	lsls	r1, r2, #5
 8006a48:	69fa      	ldr	r2, [r7, #28]
 8006a4a:	440a      	add	r2, r1
 8006a4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006a54:	6013      	str	r3, [r2, #0]
 8006a56:	e00f      	b.n	8006a78 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	015a      	lsls	r2, r3, #5
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	4413      	add	r3, r2
 8006a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	69ba      	ldr	r2, [r7, #24]
 8006a68:	0151      	lsls	r1, r2, #5
 8006a6a:	69fa      	ldr	r2, [r7, #28]
 8006a6c:	440a      	add	r2, r1
 8006a6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006a76:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	68d9      	ldr	r1, [r3, #12]
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	781a      	ldrb	r2, [r3, #0]
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	691b      	ldr	r3, [r3, #16]
 8006a84:	b298      	uxth	r0, r3
 8006a86:	79fb      	ldrb	r3, [r7, #7]
 8006a88:	9300      	str	r3, [sp, #0]
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	68f8      	ldr	r0, [r7, #12]
 8006a8e:	f000 f9b9 	bl	8006e04 <USB_WritePacket>
 8006a92:	e105      	b.n	8006ca0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	015a      	lsls	r2, r3, #5
 8006a98:	69fb      	ldr	r3, [r7, #28]
 8006a9a:	4413      	add	r3, r2
 8006a9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aa0:	691b      	ldr	r3, [r3, #16]
 8006aa2:	69ba      	ldr	r2, [r7, #24]
 8006aa4:	0151      	lsls	r1, r2, #5
 8006aa6:	69fa      	ldr	r2, [r7, #28]
 8006aa8:	440a      	add	r2, r1
 8006aaa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006aae:	0cdb      	lsrs	r3, r3, #19
 8006ab0:	04db      	lsls	r3, r3, #19
 8006ab2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	015a      	lsls	r2, r3, #5
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	4413      	add	r3, r2
 8006abc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	69ba      	ldr	r2, [r7, #24]
 8006ac4:	0151      	lsls	r1, r2, #5
 8006ac6:	69fa      	ldr	r2, [r7, #28]
 8006ac8:	440a      	add	r2, r1
 8006aca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ace:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006ad2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006ad6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d132      	bne.n	8006b44 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	691b      	ldr	r3, [r3, #16]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d003      	beq.n	8006aee <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	689a      	ldr	r2, [r3, #8]
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	689a      	ldr	r2, [r3, #8]
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	015a      	lsls	r2, r3, #5
 8006afa:	69fb      	ldr	r3, [r7, #28]
 8006afc:	4413      	add	r3, r2
 8006afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b02:	691a      	ldr	r2, [r3, #16]
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	6a1b      	ldr	r3, [r3, #32]
 8006b08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b0c:	69b9      	ldr	r1, [r7, #24]
 8006b0e:	0148      	lsls	r0, r1, #5
 8006b10:	69f9      	ldr	r1, [r7, #28]
 8006b12:	4401      	add	r1, r0
 8006b14:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	015a      	lsls	r2, r3, #5
 8006b20:	69fb      	ldr	r3, [r7, #28]
 8006b22:	4413      	add	r3, r2
 8006b24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	69ba      	ldr	r2, [r7, #24]
 8006b2c:	0151      	lsls	r1, r2, #5
 8006b2e:	69fa      	ldr	r2, [r7, #28]
 8006b30:	440a      	add	r2, r1
 8006b32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b36:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006b3a:	6113      	str	r3, [r2, #16]
 8006b3c:	e062      	b.n	8006c04 <USB_EPStartXfer+0x490>
 8006b3e:	bf00      	nop
 8006b40:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d123      	bne.n	8006b94 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	015a      	lsls	r2, r3, #5
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	4413      	add	r3, r2
 8006b54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b58:	691a      	ldr	r2, [r3, #16]
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b62:	69b9      	ldr	r1, [r7, #24]
 8006b64:	0148      	lsls	r0, r1, #5
 8006b66:	69f9      	ldr	r1, [r7, #28]
 8006b68:	4401      	add	r1, r0
 8006b6a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006b72:	69bb      	ldr	r3, [r7, #24]
 8006b74:	015a      	lsls	r2, r3, #5
 8006b76:	69fb      	ldr	r3, [r7, #28]
 8006b78:	4413      	add	r3, r2
 8006b7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b7e:	691b      	ldr	r3, [r3, #16]
 8006b80:	69ba      	ldr	r2, [r7, #24]
 8006b82:	0151      	lsls	r1, r2, #5
 8006b84:	69fa      	ldr	r2, [r7, #28]
 8006b86:	440a      	add	r2, r1
 8006b88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006b90:	6113      	str	r3, [r2, #16]
 8006b92:	e037      	b.n	8006c04 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	691a      	ldr	r2, [r3, #16]
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	1e5a      	subs	r2, r3, #1
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	8afa      	ldrh	r2, [r7, #22]
 8006bb0:	fb03 f202 	mul.w	r2, r3, r2
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006bb8:	69bb      	ldr	r3, [r7, #24]
 8006bba:	015a      	lsls	r2, r3, #5
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bc4:	691a      	ldr	r2, [r3, #16]
 8006bc6:	8afb      	ldrh	r3, [r7, #22]
 8006bc8:	04d9      	lsls	r1, r3, #19
 8006bca:	4b38      	ldr	r3, [pc, #224]	@ (8006cac <USB_EPStartXfer+0x538>)
 8006bcc:	400b      	ands	r3, r1
 8006bce:	69b9      	ldr	r1, [r7, #24]
 8006bd0:	0148      	lsls	r0, r1, #5
 8006bd2:	69f9      	ldr	r1, [r7, #28]
 8006bd4:	4401      	add	r1, r0
 8006bd6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	015a      	lsls	r2, r3, #5
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	4413      	add	r3, r2
 8006be6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bea:	691a      	ldr	r2, [r3, #16]
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bf4:	69b9      	ldr	r1, [r7, #24]
 8006bf6:	0148      	lsls	r0, r1, #5
 8006bf8:	69f9      	ldr	r1, [r7, #28]
 8006bfa:	4401      	add	r1, r0
 8006bfc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006c00:	4313      	orrs	r3, r2
 8006c02:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006c04:	79fb      	ldrb	r3, [r7, #7]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d10d      	bne.n	8006c26 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d009      	beq.n	8006c26 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	68d9      	ldr	r1, [r3, #12]
 8006c16:	69bb      	ldr	r3, [r7, #24]
 8006c18:	015a      	lsls	r2, r3, #5
 8006c1a:	69fb      	ldr	r3, [r7, #28]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c22:	460a      	mov	r2, r1
 8006c24:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	791b      	ldrb	r3, [r3, #4]
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d128      	bne.n	8006c80 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d110      	bne.n	8006c60 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006c3e:	69bb      	ldr	r3, [r7, #24]
 8006c40:	015a      	lsls	r2, r3, #5
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	4413      	add	r3, r2
 8006c46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	69ba      	ldr	r2, [r7, #24]
 8006c4e:	0151      	lsls	r1, r2, #5
 8006c50:	69fa      	ldr	r2, [r7, #28]
 8006c52:	440a      	add	r2, r1
 8006c54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006c5c:	6013      	str	r3, [r2, #0]
 8006c5e:	e00f      	b.n	8006c80 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	015a      	lsls	r2, r3, #5
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	4413      	add	r3, r2
 8006c68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	69ba      	ldr	r2, [r7, #24]
 8006c70:	0151      	lsls	r1, r2, #5
 8006c72:	69fa      	ldr	r2, [r7, #28]
 8006c74:	440a      	add	r2, r1
 8006c76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c7e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	015a      	lsls	r2, r3, #5
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	4413      	add	r3, r2
 8006c88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	69ba      	ldr	r2, [r7, #24]
 8006c90:	0151      	lsls	r1, r2, #5
 8006c92:	69fa      	ldr	r2, [r7, #28]
 8006c94:	440a      	add	r2, r1
 8006c96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c9a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006c9e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3720      	adds	r7, #32
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	1ff80000 	.word	0x1ff80000

08006cb0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b087      	sub	sp, #28
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
 8006cb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	785b      	ldrb	r3, [r3, #1]
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d14a      	bne.n	8006d64 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	015a      	lsls	r2, r3, #5
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	4413      	add	r3, r2
 8006cd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ce2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006ce6:	f040 8086 	bne.w	8006df6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	781b      	ldrb	r3, [r3, #0]
 8006cee:	015a      	lsls	r2, r3, #5
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	4413      	add	r3, r2
 8006cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	683a      	ldr	r2, [r7, #0]
 8006cfc:	7812      	ldrb	r2, [r2, #0]
 8006cfe:	0151      	lsls	r1, r2, #5
 8006d00:	693a      	ldr	r2, [r7, #16]
 8006d02:	440a      	add	r2, r1
 8006d04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d08:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006d0c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	015a      	lsls	r2, r3, #5
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	4413      	add	r3, r2
 8006d18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	683a      	ldr	r2, [r7, #0]
 8006d20:	7812      	ldrb	r2, [r2, #0]
 8006d22:	0151      	lsls	r1, r2, #5
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	440a      	add	r2, r1
 8006d28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006d30:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	3301      	adds	r3, #1
 8006d36:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d902      	bls.n	8006d48 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	75fb      	strb	r3, [r7, #23]
          break;
 8006d46:	e056      	b.n	8006df6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	015a      	lsls	r2, r3, #5
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	4413      	add	r3, r2
 8006d52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d60:	d0e7      	beq.n	8006d32 <USB_EPStopXfer+0x82>
 8006d62:	e048      	b.n	8006df6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	781b      	ldrb	r3, [r3, #0]
 8006d68:	015a      	lsls	r2, r3, #5
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	4413      	add	r3, r2
 8006d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006d78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006d7c:	d13b      	bne.n	8006df6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	015a      	lsls	r2, r3, #5
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	4413      	add	r3, r2
 8006d88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	683a      	ldr	r2, [r7, #0]
 8006d90:	7812      	ldrb	r2, [r2, #0]
 8006d92:	0151      	lsls	r1, r2, #5
 8006d94:	693a      	ldr	r2, [r7, #16]
 8006d96:	440a      	add	r2, r1
 8006d98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006d9c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006da0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	781b      	ldrb	r3, [r3, #0]
 8006da6:	015a      	lsls	r2, r3, #5
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	4413      	add	r3, r2
 8006dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	683a      	ldr	r2, [r7, #0]
 8006db4:	7812      	ldrb	r2, [r2, #0]
 8006db6:	0151      	lsls	r1, r2, #5
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	440a      	add	r2, r1
 8006dbc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dc0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006dc4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	3301      	adds	r3, #1
 8006dca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d902      	bls.n	8006ddc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	75fb      	strb	r3, [r7, #23]
          break;
 8006dda:	e00c      	b.n	8006df6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	015a      	lsls	r2, r3, #5
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	4413      	add	r3, r2
 8006de6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006df0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006df4:	d0e7      	beq.n	8006dc6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	371c      	adds	r7, #28
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b089      	sub	sp, #36	@ 0x24
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	4611      	mov	r1, r2
 8006e10:	461a      	mov	r2, r3
 8006e12:	460b      	mov	r3, r1
 8006e14:	71fb      	strb	r3, [r7, #7]
 8006e16:	4613      	mov	r3, r2
 8006e18:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006e22:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d123      	bne.n	8006e72 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006e2a:	88bb      	ldrh	r3, [r7, #4]
 8006e2c:	3303      	adds	r3, #3
 8006e2e:	089b      	lsrs	r3, r3, #2
 8006e30:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006e32:	2300      	movs	r3, #0
 8006e34:	61bb      	str	r3, [r7, #24]
 8006e36:	e018      	b.n	8006e6a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006e38:	79fb      	ldrb	r3, [r7, #7]
 8006e3a:	031a      	lsls	r2, r3, #12
 8006e3c:	697b      	ldr	r3, [r7, #20]
 8006e3e:	4413      	add	r3, r2
 8006e40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e44:	461a      	mov	r2, r3
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	3301      	adds	r3, #1
 8006e50:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	3301      	adds	r3, #1
 8006e56:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e58:	69fb      	ldr	r3, [r7, #28]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e5e:	69fb      	ldr	r3, [r7, #28]
 8006e60:	3301      	adds	r3, #1
 8006e62:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	3301      	adds	r3, #1
 8006e68:	61bb      	str	r3, [r7, #24]
 8006e6a:	69ba      	ldr	r2, [r7, #24]
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d3e2      	bcc.n	8006e38 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006e72:	2300      	movs	r3, #0
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3724      	adds	r7, #36	@ 0x24
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr

08006e80 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b08b      	sub	sp, #44	@ 0x2c
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006e96:	88fb      	ldrh	r3, [r7, #6]
 8006e98:	089b      	lsrs	r3, r3, #2
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006e9e:	88fb      	ldrh	r3, [r7, #6]
 8006ea0:	f003 0303 	and.w	r3, r3, #3
 8006ea4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	623b      	str	r3, [r7, #32]
 8006eaa:	e014      	b.n	8006ed6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006eac:	69bb      	ldr	r3, [r7, #24]
 8006eae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb6:	601a      	str	r2, [r3, #0]
    pDest++;
 8006eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eba:	3301      	adds	r3, #1
 8006ebc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ecc:	3301      	adds	r3, #1
 8006ece:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006ed0:	6a3b      	ldr	r3, [r7, #32]
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	623b      	str	r3, [r7, #32]
 8006ed6:	6a3a      	ldr	r2, [r7, #32]
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d3e6      	bcc.n	8006eac <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006ede:	8bfb      	ldrh	r3, [r7, #30]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d01e      	beq.n	8006f22 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006eee:	461a      	mov	r2, r3
 8006ef0:	f107 0310 	add.w	r3, r7, #16
 8006ef4:	6812      	ldr	r2, [r2, #0]
 8006ef6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006ef8:	693a      	ldr	r2, [r7, #16]
 8006efa:	6a3b      	ldr	r3, [r7, #32]
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	00db      	lsls	r3, r3, #3
 8006f00:	fa22 f303 	lsr.w	r3, r2, r3
 8006f04:	b2da      	uxtb	r2, r3
 8006f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f08:	701a      	strb	r2, [r3, #0]
      i++;
 8006f0a:	6a3b      	ldr	r3, [r7, #32]
 8006f0c:	3301      	adds	r3, #1
 8006f0e:	623b      	str	r3, [r7, #32]
      pDest++;
 8006f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f12:	3301      	adds	r3, #1
 8006f14:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006f16:	8bfb      	ldrh	r3, [r7, #30]
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006f1c:	8bfb      	ldrh	r3, [r7, #30]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1ea      	bne.n	8006ef8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	372c      	adds	r7, #44	@ 0x2c
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2e:	4770      	bx	lr

08006f30 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b085      	sub	sp, #20
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	785b      	ldrb	r3, [r3, #1]
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d12c      	bne.n	8006fa6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	015a      	lsls	r2, r3, #5
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	4413      	add	r3, r2
 8006f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	db12      	blt.n	8006f84 <USB_EPSetStall+0x54>
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00f      	beq.n	8006f84 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	68ba      	ldr	r2, [r7, #8]
 8006f74:	0151      	lsls	r1, r2, #5
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	440a      	add	r2, r1
 8006f7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f7e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006f82:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	015a      	lsls	r2, r3, #5
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68ba      	ldr	r2, [r7, #8]
 8006f94:	0151      	lsls	r1, r2, #5
 8006f96:	68fa      	ldr	r2, [r7, #12]
 8006f98:	440a      	add	r2, r1
 8006f9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f9e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006fa2:	6013      	str	r3, [r2, #0]
 8006fa4:	e02b      	b.n	8006ffe <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	015a      	lsls	r2, r3, #5
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	4413      	add	r3, r2
 8006fae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	db12      	blt.n	8006fde <USB_EPSetStall+0xae>
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d00f      	beq.n	8006fde <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	015a      	lsls	r2, r3, #5
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	4413      	add	r3, r2
 8006fc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68ba      	ldr	r2, [r7, #8]
 8006fce:	0151      	lsls	r1, r2, #5
 8006fd0:	68fa      	ldr	r2, [r7, #12]
 8006fd2:	440a      	add	r2, r1
 8006fd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fd8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006fdc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	015a      	lsls	r2, r3, #5
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	4413      	add	r3, r2
 8006fe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68ba      	ldr	r2, [r7, #8]
 8006fee:	0151      	lsls	r1, r2, #5
 8006ff0:	68fa      	ldr	r2, [r7, #12]
 8006ff2:	440a      	add	r2, r1
 8006ff4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ff8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006ffc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
}
 8007000:	4618      	mov	r0, r3
 8007002:	3714      	adds	r7, #20
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800700c:	b480      	push	{r7}
 800700e:	b085      	sub	sp, #20
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	785b      	ldrb	r3, [r3, #1]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d128      	bne.n	800707a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	015a      	lsls	r2, r3, #5
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	4413      	add	r3, r2
 8007030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68ba      	ldr	r2, [r7, #8]
 8007038:	0151      	lsls	r1, r2, #5
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	440a      	add	r2, r1
 800703e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007042:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007046:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	791b      	ldrb	r3, [r3, #4]
 800704c:	2b03      	cmp	r3, #3
 800704e:	d003      	beq.n	8007058 <USB_EPClearStall+0x4c>
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	791b      	ldrb	r3, [r3, #4]
 8007054:	2b02      	cmp	r3, #2
 8007056:	d138      	bne.n	80070ca <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	015a      	lsls	r2, r3, #5
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4413      	add	r3, r2
 8007060:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68ba      	ldr	r2, [r7, #8]
 8007068:	0151      	lsls	r1, r2, #5
 800706a:	68fa      	ldr	r2, [r7, #12]
 800706c:	440a      	add	r2, r1
 800706e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007076:	6013      	str	r3, [r2, #0]
 8007078:	e027      	b.n	80070ca <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	015a      	lsls	r2, r3, #5
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	4413      	add	r3, r2
 8007082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	0151      	lsls	r1, r2, #5
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	440a      	add	r2, r1
 8007090:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007094:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007098:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	791b      	ldrb	r3, [r3, #4]
 800709e:	2b03      	cmp	r3, #3
 80070a0:	d003      	beq.n	80070aa <USB_EPClearStall+0x9e>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	791b      	ldrb	r3, [r3, #4]
 80070a6:	2b02      	cmp	r3, #2
 80070a8:	d10f      	bne.n	80070ca <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	015a      	lsls	r2, r3, #5
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	4413      	add	r3, r2
 80070b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	68ba      	ldr	r2, [r7, #8]
 80070ba:	0151      	lsls	r1, r2, #5
 80070bc:	68fa      	ldr	r2, [r7, #12]
 80070be:	440a      	add	r2, r1
 80070c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070c8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80070ca:	2300      	movs	r3, #0
}
 80070cc:	4618      	mov	r0, r3
 80070ce:	3714      	adds	r7, #20
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80070d8:	b480      	push	{r7}
 80070da:	b085      	sub	sp, #20
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	460b      	mov	r3, r1
 80070e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68fa      	ldr	r2, [r7, #12]
 80070f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80070f6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80070fa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	78fb      	ldrb	r3, [r7, #3]
 8007106:	011b      	lsls	r3, r3, #4
 8007108:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800710c:	68f9      	ldr	r1, [r7, #12]
 800710e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007112:	4313      	orrs	r3, r2
 8007114:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3714      	adds	r7, #20
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007124:	b480      	push	{r7}
 8007126:	b085      	sub	sp, #20
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800713e:	f023 0303 	bic.w	r3, r3, #3
 8007142:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	68fa      	ldr	r2, [r7, #12]
 800714e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007152:	f023 0302 	bic.w	r3, r3, #2
 8007156:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007158:	2300      	movs	r3, #0
}
 800715a:	4618      	mov	r0, r3
 800715c:	3714      	adds	r7, #20
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr

08007166 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007166:	b480      	push	{r7}
 8007168:	b085      	sub	sp, #20
 800716a:	af00      	add	r7, sp, #0
 800716c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68fa      	ldr	r2, [r7, #12]
 800717c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007180:	f023 0303 	bic.w	r3, r3, #3
 8007184:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007194:	f043 0302 	orr.w	r3, r3, #2
 8007198:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800719a:	2300      	movs	r3, #0
}
 800719c:	4618      	mov	r0, r3
 800719e:	3714      	adds	r7, #20
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr

080071a8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b085      	sub	sp, #20
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	695b      	ldr	r3, [r3, #20]
 80071b4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	4013      	ands	r3, r2
 80071be:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80071c0:	68fb      	ldr	r3, [r7, #12]
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3714      	adds	r7, #20
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr

080071ce <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80071ce:	b480      	push	{r7}
 80071d0:	b085      	sub	sp, #20
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071e0:	699b      	ldr	r3, [r3, #24]
 80071e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071ea:	69db      	ldr	r3, [r3, #28]
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	4013      	ands	r3, r2
 80071f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	0c1b      	lsrs	r3, r3, #16
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3714      	adds	r7, #20
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr

08007202 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007202:	b480      	push	{r7}
 8007204:	b085      	sub	sp, #20
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007214:	699b      	ldr	r3, [r3, #24]
 8007216:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800721e:	69db      	ldr	r3, [r3, #28]
 8007220:	68ba      	ldr	r2, [r7, #8]
 8007222:	4013      	ands	r3, r2
 8007224:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	b29b      	uxth	r3, r3
}
 800722a:	4618      	mov	r0, r3
 800722c:	3714      	adds	r7, #20
 800722e:	46bd      	mov	sp, r7
 8007230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007234:	4770      	bx	lr

08007236 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007236:	b480      	push	{r7}
 8007238:	b085      	sub	sp, #20
 800723a:	af00      	add	r7, sp, #0
 800723c:	6078      	str	r0, [r7, #4]
 800723e:	460b      	mov	r3, r1
 8007240:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007246:	78fb      	ldrb	r3, [r7, #3]
 8007248:	015a      	lsls	r2, r3, #5
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	4413      	add	r3, r2
 800724e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800725c:	695b      	ldr	r3, [r3, #20]
 800725e:	68ba      	ldr	r2, [r7, #8]
 8007260:	4013      	ands	r3, r2
 8007262:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007264:	68bb      	ldr	r3, [r7, #8]
}
 8007266:	4618      	mov	r0, r3
 8007268:	3714      	adds	r7, #20
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr

08007272 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007272:	b480      	push	{r7}
 8007274:	b087      	sub	sp, #28
 8007276:	af00      	add	r7, sp, #0
 8007278:	6078      	str	r0, [r7, #4]
 800727a:	460b      	mov	r3, r1
 800727c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007288:	691b      	ldr	r3, [r3, #16]
 800728a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007294:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007296:	78fb      	ldrb	r3, [r7, #3]
 8007298:	f003 030f 	and.w	r3, r3, #15
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	fa22 f303 	lsr.w	r3, r2, r3
 80072a2:	01db      	lsls	r3, r3, #7
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	693a      	ldr	r2, [r7, #16]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80072ac:	78fb      	ldrb	r3, [r7, #3]
 80072ae:	015a      	lsls	r2, r3, #5
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	4413      	add	r3, r2
 80072b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	4013      	ands	r3, r2
 80072be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80072c0:	68bb      	ldr	r3, [r7, #8]
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	371c      	adds	r7, #28
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr

080072ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80072ce:	b480      	push	{r7}
 80072d0:	b083      	sub	sp, #12
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	695b      	ldr	r3, [r3, #20]
 80072da:	f003 0301 	and.w	r3, r3, #1
}
 80072de:	4618      	mov	r0, r3
 80072e0:	370c      	adds	r7, #12
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr

080072ea <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80072ea:	b480      	push	{r7}
 80072ec:	b085      	sub	sp, #20
 80072ee:	af00      	add	r7, sp, #0
 80072f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007304:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007308:	f023 0307 	bic.w	r3, r3, #7
 800730c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	68fa      	ldr	r2, [r7, #12]
 8007318:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800731c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007320:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	3714      	adds	r7, #20
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr

08007330 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007330:	b480      	push	{r7}
 8007332:	b087      	sub	sp, #28
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	460b      	mov	r3, r1
 800733a:	607a      	str	r2, [r7, #4]
 800733c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	333c      	adds	r3, #60	@ 0x3c
 8007346:	3304      	adds	r3, #4
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	4a26      	ldr	r2, [pc, #152]	@ (80073e8 <USB_EP0_OutStart+0xb8>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d90a      	bls.n	800736a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007360:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007364:	d101      	bne.n	800736a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007366:	2300      	movs	r3, #0
 8007368:	e037      	b.n	80073da <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007370:	461a      	mov	r2, r3
 8007372:	2300      	movs	r3, #0
 8007374:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	697a      	ldr	r2, [r7, #20]
 8007380:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007384:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007388:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	697a      	ldr	r2, [r7, #20]
 8007394:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007398:	f043 0318 	orr.w	r3, r3, #24
 800739c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073a4:	691b      	ldr	r3, [r3, #16]
 80073a6:	697a      	ldr	r2, [r7, #20]
 80073a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073ac:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80073b0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80073b2:	7afb      	ldrb	r3, [r7, #11]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d10f      	bne.n	80073d8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073be:	461a      	mov	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80073d2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80073d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	371c      	adds	r7, #28
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop
 80073e8:	4f54300a 	.word	0x4f54300a

080073ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b085      	sub	sp, #20
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073f4:	2300      	movs	r3, #0
 80073f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	3301      	adds	r3, #1
 80073fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007404:	d901      	bls.n	800740a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007406:	2303      	movs	r3, #3
 8007408:	e022      	b.n	8007450 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	2b00      	cmp	r3, #0
 8007410:	daf2      	bge.n	80073f8 <USB_CoreReset+0xc>

  count = 10U;
 8007412:	230a      	movs	r3, #10
 8007414:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007416:	e002      	b.n	800741e <USB_CoreReset+0x32>
  {
    count--;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	3b01      	subs	r3, #1
 800741c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d1f9      	bne.n	8007418 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	f043 0201 	orr.w	r2, r3, #1
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	3301      	adds	r3, #1
 8007434:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800743c:	d901      	bls.n	8007442 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	e006      	b.n	8007450 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	f003 0301 	and.w	r3, r3, #1
 800744a:	2b01      	cmp	r3, #1
 800744c:	d0f0      	beq.n	8007430 <USB_CoreReset+0x44>

  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3714      	adds	r7, #20
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b084      	sub	sp, #16
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	460b      	mov	r3, r1
 8007466:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 8007468:	f643 4050 	movw	r0, #15440	@ 0x3c50
 800746c:	f002 fc3a 	bl	8009ce4 <USBD_static_malloc>
 8007470:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d109      	bne.n	800748c <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	32b0      	adds	r2, #176	@ 0xb0
 8007482:	2100      	movs	r1, #0
 8007484:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007488:	2302      	movs	r3, #2
 800748a:	e07e      	b.n	800758a <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	32b0      	adds	r2, #176	@ 0xb0
 8007496:	68f9      	ldr	r1, [r7, #12]
 8007498:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	32b0      	adds	r2, #176	@ 0xb0
 80074a6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	7c1b      	ldrb	r3, [r3, #16]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d10e      	bne.n	80074d6 <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 80074b8:	4b36      	ldr	r3, [pc, #216]	@ (8007594 <USBD_AUDIO_Init+0x138>)
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	f003 020f 	and.w	r2, r3, #15
 80074c0:	6879      	ldr	r1, [r7, #4]
 80074c2:	4613      	mov	r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4413      	add	r3, r2
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	440b      	add	r3, r1
 80074cc:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 80074d0:	2201      	movs	r2, #1
 80074d2:	601a      	str	r2, [r3, #0]
 80074d4:	e00d      	b.n	80074f2 <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 80074d6:	4b2f      	ldr	r3, [pc, #188]	@ (8007594 <USBD_AUDIO_Init+0x138>)
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	f003 020f 	and.w	r2, r3, #15
 80074de:	6879      	ldr	r1, [r7, #4]
 80074e0:	4613      	mov	r3, r2
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	4413      	add	r3, r2
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	440b      	add	r3, r1
 80074ea:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 80074ee:	2201      	movs	r2, #1
 80074f0:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 80074f2:	4b28      	ldr	r3, [pc, #160]	@ (8007594 <USBD_AUDIO_Init+0x138>)
 80074f4:	7819      	ldrb	r1, [r3, #0]
 80074f6:	23c0      	movs	r3, #192	@ 0xc0
 80074f8:	2201      	movs	r2, #1
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f002 facf 	bl	8009a9e <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8007500:	4b24      	ldr	r3, [pc, #144]	@ (8007594 <USBD_AUDIO_Init+0x138>)
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	f003 020f 	and.w	r2, r3, #15
 8007508:	6879      	ldr	r1, [r7, #4]
 800750a:	4613      	mov	r3, r2
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	4413      	add	r3, r2
 8007510:	009b      	lsls	r3, r3, #2
 8007512:	440b      	add	r3, r1
 8007514:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007518:	2201      	movs	r2, #1
 800751a:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007528:	2203      	movs	r2, #3
 800752a:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
  haudio->wr_ptr = 0U;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007534:	2200      	movs	r2, #0
 8007536:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08
  haudio->rd_ptr = 0U;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007540:	2200      	movs	r2, #0
 8007542:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
  haudio->rd_enable = 0U;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800754c:	2200      	movs	r2, #0
 800754e:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007558:	687a      	ldr	r2, [r7, #4]
 800755a:	33b0      	adds	r3, #176	@ 0xb0
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	4413      	add	r3, r2
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2200      	movs	r2, #0
 8007566:	2146      	movs	r1, #70	@ 0x46
 8007568:	f64b 3080 	movw	r0, #48000	@ 0xbb80
 800756c:	4798      	blx	r3
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d001      	beq.n	8007578 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 8007574:	2303      	movs	r3, #3
 8007576:	e008      	b.n	800758a <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 8007578:	4b06      	ldr	r3, [pc, #24]	@ (8007594 <USBD_AUDIO_Init+0x138>)
 800757a:	7819      	ldrb	r1, [r3, #0]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	1d1a      	adds	r2, r3, #4
 8007580:	23c0      	movs	r3, #192	@ 0xc0
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f002 fb7a 	bl	8009c7c <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop
 8007594:	200000be 	.word	0x200000be

08007598 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	460b      	mov	r3, r1
 80075a2:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 80075a4:	4b28      	ldr	r3, [pc, #160]	@ (8007648 <USBD_AUDIO_DeInit+0xb0>)
 80075a6:	781b      	ldrb	r3, [r3, #0]
 80075a8:	4619      	mov	r1, r3
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f002 fa9d 	bl	8009aea <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 80075b0:	4b25      	ldr	r3, [pc, #148]	@ (8007648 <USBD_AUDIO_DeInit+0xb0>)
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	f003 020f 	and.w	r2, r3, #15
 80075b8:	6879      	ldr	r1, [r7, #4]
 80075ba:	4613      	mov	r3, r2
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	4413      	add	r3, r2
 80075c0:	009b      	lsls	r3, r3, #2
 80075c2:	440b      	add	r3, r1
 80075c4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80075c8:	2200      	movs	r2, #0
 80075ca:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 80075cc:	4b1e      	ldr	r3, [pc, #120]	@ (8007648 <USBD_AUDIO_DeInit+0xb0>)
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	f003 020f 	and.w	r2, r3, #15
 80075d4:	6879      	ldr	r1, [r7, #4]
 80075d6:	4613      	mov	r3, r2
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	4413      	add	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	440b      	add	r3, r1
 80075e0:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 80075e4:	2200      	movs	r2, #0
 80075e6:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	32b0      	adds	r2, #176	@ 0xb0
 80075f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d020      	beq.n	800763c <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	33b0      	adds	r3, #176	@ 0xb0
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	4413      	add	r3, r2
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	2000      	movs	r0, #0
 800760e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	32b0      	adds	r2, #176	@ 0xb0
 800761a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800761e:	4618      	mov	r0, r3
 8007620:	f002 fb6e 	bl	8009d00 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	32b0      	adds	r2, #176	@ 0xb0
 800762e:	2100      	movs	r1, #0
 8007630:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800763c:	2300      	movs	r3, #0
}
 800763e:	4618      	mov	r0, r3
 8007640:	3708      	adds	r7, #8
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	200000be 	.word	0x200000be

0800764c <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b086      	sub	sp, #24
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8007656:	2300      	movs	r3, #0
 8007658:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800765a:	2300      	movs	r3, #0
 800765c:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	32b0      	adds	r2, #176	@ 0xb0
 8007668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800766c:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d101      	bne.n	8007678 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8007674:	2303      	movs	r3, #3
 8007676:	e0c1      	b.n	80077fc <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007680:	2b00      	cmp	r3, #0
 8007682:	d01a      	beq.n	80076ba <USBD_AUDIO_Setup+0x6e>
 8007684:	2b20      	cmp	r3, #32
 8007686:	f040 80b1 	bne.w	80077ec <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	785b      	ldrb	r3, [r3, #1]
 800768e:	2b01      	cmp	r3, #1
 8007690:	d006      	beq.n	80076a0 <USBD_AUDIO_Setup+0x54>
 8007692:	2b81      	cmp	r3, #129	@ 0x81
 8007694:	d109      	bne.n	80076aa <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 8007696:	6839      	ldr	r1, [r7, #0]
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f000 faaf 	bl	8007bfc <AUDIO_REQ_GetCurrent>
          break;
 800769e:	e00b      	b.n	80076b8 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 80076a0:	6839      	ldr	r1, [r7, #0]
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f000 fad6 	bl	8007c54 <AUDIO_REQ_SetCurrent>
          break;
 80076a8:	e006      	b.n	80076b8 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 80076aa:	6839      	ldr	r1, [r7, #0]
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f001 fd54 	bl	800915a <USBD_CtlError>
          ret = USBD_FAIL;
 80076b2:	2303      	movs	r3, #3
 80076b4:	75fb      	strb	r3, [r7, #23]
          break;
 80076b6:	bf00      	nop
      }
      break;
 80076b8:	e09f      	b.n	80077fa <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	785b      	ldrb	r3, [r3, #1]
 80076be:	2b0b      	cmp	r3, #11
 80076c0:	f200 8089 	bhi.w	80077d6 <USBD_AUDIO_Setup+0x18a>
 80076c4:	a201      	add	r2, pc, #4	@ (adr r2, 80076cc <USBD_AUDIO_Setup+0x80>)
 80076c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076ca:	bf00      	nop
 80076cc:	080076fd 	.word	0x080076fd
 80076d0:	080077e5 	.word	0x080077e5
 80076d4:	080077d7 	.word	0x080077d7
 80076d8:	080077d7 	.word	0x080077d7
 80076dc:	080077d7 	.word	0x080077d7
 80076e0:	080077d7 	.word	0x080077d7
 80076e4:	08007727 	.word	0x08007727
 80076e8:	080077d7 	.word	0x080077d7
 80076ec:	080077d7 	.word	0x080077d7
 80076f0:	080077d7 	.word	0x080077d7
 80076f4:	0800776f 	.word	0x0800776f
 80076f8:	08007797 	.word	0x08007797
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007702:	b2db      	uxtb	r3, r3
 8007704:	2b03      	cmp	r3, #3
 8007706:	d107      	bne.n	8007718 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007708:	f107 0308 	add.w	r3, r7, #8
 800770c:	2202      	movs	r2, #2
 800770e:	4619      	mov	r1, r3
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f001 fd9f 	bl	8009254 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007716:	e068      	b.n	80077ea <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007718:	6839      	ldr	r1, [r7, #0]
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f001 fd1d 	bl	800915a <USBD_CtlError>
            ret = USBD_FAIL;
 8007720:	2303      	movs	r3, #3
 8007722:	75fb      	strb	r3, [r7, #23]
          break;
 8007724:	e061      	b.n	80077ea <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	885b      	ldrh	r3, [r3, #2]
 800772a:	0a1b      	lsrs	r3, r3, #8
 800772c:	b29b      	uxth	r3, r3
 800772e:	2b21      	cmp	r3, #33	@ 0x21
 8007730:	d15a      	bne.n	80077e8 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8007738:	4618      	mov	r0, r3
 800773a:	f000 faf9 	bl	8007d30 <USBD_AUDIO_GetAudioHeaderDesc>
 800773e:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00c      	beq.n	8007760 <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	88db      	ldrh	r3, [r3, #6]
 800774a:	2b09      	cmp	r3, #9
 800774c:	bf28      	it	cs
 800774e:	2309      	movcs	r3, #9
 8007750:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8007752:	897b      	ldrh	r3, [r7, #10]
 8007754:	461a      	mov	r2, r3
 8007756:	68f9      	ldr	r1, [r7, #12]
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f001 fd7b 	bl	8009254 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 800775e:	e043      	b.n	80077e8 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 8007760:	6839      	ldr	r1, [r7, #0]
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f001 fcf9 	bl	800915a <USBD_CtlError>
              ret = USBD_FAIL;
 8007768:	2303      	movs	r3, #3
 800776a:	75fb      	strb	r3, [r7, #23]
          break;
 800776c:	e03c      	b.n	80077e8 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007774:	b2db      	uxtb	r3, r3
 8007776:	2b03      	cmp	r3, #3
 8007778:	d106      	bne.n	8007788 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	2201      	movs	r2, #1
 800777e:	4619      	mov	r1, r3
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f001 fd67 	bl	8009254 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007786:	e030      	b.n	80077ea <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007788:	6839      	ldr	r1, [r7, #0]
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f001 fce5 	bl	800915a <USBD_CtlError>
            ret = USBD_FAIL;
 8007790:	2303      	movs	r3, #3
 8007792:	75fb      	strb	r3, [r7, #23]
          break;
 8007794:	e029      	b.n	80077ea <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800779c:	b2db      	uxtb	r3, r3
 800779e:	2b03      	cmp	r3, #3
 80077a0:	d112      	bne.n	80077c8 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	885b      	ldrh	r3, [r3, #2]
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d806      	bhi.n	80077ba <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	885b      	ldrh	r3, [r3, #2]
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	461a      	mov	r2, r3
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80077b8:	e017      	b.n	80077ea <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 80077ba:	6839      	ldr	r1, [r7, #0]
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f001 fccc 	bl	800915a <USBD_CtlError>
              ret = USBD_FAIL;
 80077c2:	2303      	movs	r3, #3
 80077c4:	75fb      	strb	r3, [r7, #23]
          break;
 80077c6:	e010      	b.n	80077ea <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80077c8:	6839      	ldr	r1, [r7, #0]
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f001 fcc5 	bl	800915a <USBD_CtlError>
            ret = USBD_FAIL;
 80077d0:	2303      	movs	r3, #3
 80077d2:	75fb      	strb	r3, [r7, #23]
          break;
 80077d4:	e009      	b.n	80077ea <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80077d6:	6839      	ldr	r1, [r7, #0]
 80077d8:	6878      	ldr	r0, [r7, #4]
 80077da:	f001 fcbe 	bl	800915a <USBD_CtlError>
          ret = USBD_FAIL;
 80077de:	2303      	movs	r3, #3
 80077e0:	75fb      	strb	r3, [r7, #23]
          break;
 80077e2:	e002      	b.n	80077ea <USBD_AUDIO_Setup+0x19e>
          break;
 80077e4:	bf00      	nop
 80077e6:	e008      	b.n	80077fa <USBD_AUDIO_Setup+0x1ae>
          break;
 80077e8:	bf00      	nop
      }
      break;
 80077ea:	e006      	b.n	80077fa <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 80077ec:	6839      	ldr	r1, [r7, #0]
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f001 fcb3 	bl	800915a <USBD_CtlError>
      ret = USBD_FAIL;
 80077f4:	2303      	movs	r3, #3
 80077f6:	75fb      	strb	r3, [r7, #23]
      break;
 80077f8:	bf00      	nop
  }

  return (uint8_t)ret;
 80077fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	226d      	movs	r2, #109	@ 0x6d
 8007810:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 8007812:	4b03      	ldr	r3, [pc, #12]	@ (8007820 <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 8007814:	4618      	mov	r0, r3
 8007816:	370c      	adds	r7, #12
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr
 8007820:	20000044 	.word	0x20000044

08007824 <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	460b      	mov	r3, r1
 800782e:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	370c      	adds	r7, #12
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr

0800783e <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800783e:	b580      	push	{r7, lr}
 8007840:	b084      	sub	sp, #16
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	32b0      	adds	r2, #176	@ 0xb0
 8007850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007854:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d101      	bne.n	8007860 <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800785c:	2303      	movs	r3, #3
 800785e:	e02a      	b.n	80078b6 <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007866:	f893 3c0a 	ldrb.w	r3, [r3, #3082]	@ 0xc0a
 800786a:	2b01      	cmp	r3, #1
 800786c:	d122      	bne.n	80078b4 <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007874:	f893 3c4c 	ldrb.w	r3, [r3, #3148]	@ 0xc4c
 8007878:	2b02      	cmp	r3, #2
 800787a:	d11b      	bne.n	80078b4 <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	33b0      	adds	r3, #176	@ 0xb0
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	4413      	add	r3, r2
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	68fa      	ldr	r2, [r7, #12]
 8007890:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8007894:	f892 2c0b 	ldrb.w	r2, [r2, #3083]	@ 0xc0b
 8007898:	4610      	mov	r0, r2
 800789a:	4798      	blx	r3
      haudio->control.cmd = 0U;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80078a2:	2200      	movs	r2, #0
 80078a4:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
      haudio->control.len = 0U;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    }
  }

  return (uint8_t)USBD_OK;
 80078b4:	2300      	movs	r3, #0
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3710      	adds	r7, #16
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}

080078be <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 80078be:	b480      	push	{r7}
 80078c0:	b083      	sub	sp, #12
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	370c      	adds	r7, #12
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b083      	sub	sp, #12
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	370c      	adds	r7, #12
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr

080078ea <USBD_AUDIO_Sync>:
  * @param  pdev: device instance
  * @param  offset: audio offset
  * @retval status
  */
void USBD_AUDIO_Sync(USBD_HandleTypeDef *pdev, AUDIO_OffsetTypeDef offset)
{
 80078ea:	b580      	push	{r7, lr}
 80078ec:	b084      	sub	sp, #16
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
 80078f2:	460b      	mov	r3, r1
 80078f4:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint32_t BufferSize = AUDIO_TOTAL_BUF_SIZE / 2U;
 80078f6:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 80078fa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	32b0      	adds	r2, #176	@ 0xb0
 8007906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800790a:	2b00      	cmp	r3, #0
 800790c:	f000 80a3 	beq.w	8007a56 <USBD_AUDIO_Sync+0x16c>
  {
    return;
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	32b0      	adds	r2, #176	@ 0xb0
 800791a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800791e:	60bb      	str	r3, [r7, #8]

  haudio->offset = offset;
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007926:	461a      	mov	r2, r3
 8007928:	78fb      	ldrb	r3, [r7, #3]
 800792a:	f882 3c04 	strb.w	r3, [r2, #3076]	@ 0xc04

  if (haudio->rd_enable == 1U)
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007934:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 8007938:	2b01      	cmp	r3, #1
 800793a:	d11b      	bne.n	8007974 <USBD_AUDIO_Sync+0x8a>
  {
    haudio->rd_ptr += (uint16_t)BufferSize;
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007942:	f8b3 2c06 	ldrh.w	r2, [r3, #3078]	@ 0xc06
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	b29b      	uxth	r3, r3
 800794a:	4413      	add	r3, r2
 800794c:	b29a      	uxth	r2, r3
 800794e:	68bb      	ldr	r3, [r7, #8]
 8007950:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007954:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06

    if (haudio->rd_ptr == AUDIO_TOTAL_BUF_SIZE)
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800795e:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 8007962:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 8007966:	d105      	bne.n	8007974 <USBD_AUDIO_Sync+0x8a>
    {
      /* roll back */
      haudio->rd_ptr = 0U;
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800796e:	2200      	movs	r2, #0
 8007970:	f8a3 2c06 	strh.w	r2, [r3, #3078]	@ 0xc06
    }
  }

  if (haudio->rd_ptr > haudio->wr_ptr)
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800797a:	f8b3 2c06 	ldrh.w	r2, [r3, #3078]	@ 0xc06
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007984:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8007988:	429a      	cmp	r2, r3
 800798a:	d924      	bls.n	80079d6 <USBD_AUDIO_Sync+0xec>
  {
    if ((haudio->rd_ptr - haudio->wr_ptr) < AUDIO_OUT_PACKET)
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007992:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 8007996:	461a      	mov	r2, r3
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800799e:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80079a2:	1ad3      	subs	r3, r2, r3
 80079a4:	2bbf      	cmp	r3, #191	@ 0xbf
 80079a6:	dc03      	bgt.n	80079b0 <USBD_AUDIO_Sync+0xc6>
    {
      BufferSize += 4U;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	3304      	adds	r3, #4
 80079ac:	60fb      	str	r3, [r7, #12]
 80079ae:	e036      	b.n	8007a1e <USBD_AUDIO_Sync+0x134>
    }
    else
    {
      if ((haudio->rd_ptr - haudio->wr_ptr) > (AUDIO_TOTAL_BUF_SIZE - AUDIO_OUT_PACKET))
 80079b0:	68bb      	ldr	r3, [r7, #8]
 80079b2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80079b6:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 80079ba:	461a      	mov	r2, r3
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80079c2:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80079c6:	1ad3      	subs	r3, r2, r3
 80079c8:	f5b3 5f6d 	cmp.w	r3, #15168	@ 0x3b40
 80079cc:	dd27      	ble.n	8007a1e <USBD_AUDIO_Sync+0x134>
      {
        BufferSize -= 4U;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	3b04      	subs	r3, #4
 80079d2:	60fb      	str	r3, [r7, #12]
 80079d4:	e023      	b.n	8007a1e <USBD_AUDIO_Sync+0x134>
      }
    }
  }
  else
  {
    if ((haudio->wr_ptr - haudio->rd_ptr) < AUDIO_OUT_PACKET)
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80079dc:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 80079e0:	461a      	mov	r2, r3
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80079e8:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	2bbf      	cmp	r3, #191	@ 0xbf
 80079f0:	dc03      	bgt.n	80079fa <USBD_AUDIO_Sync+0x110>
    {
      BufferSize -= 4U;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	3b04      	subs	r3, #4
 80079f6:	60fb      	str	r3, [r7, #12]
 80079f8:	e011      	b.n	8007a1e <USBD_AUDIO_Sync+0x134>
    }
    else
    {
      if ((haudio->wr_ptr - haudio->rd_ptr) > (AUDIO_TOTAL_BUF_SIZE - AUDIO_OUT_PACKET))
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007a00:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8007a04:	461a      	mov	r2, r3
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007a0c:	f8b3 3c06 	ldrh.w	r3, [r3, #3078]	@ 0xc06
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	f5b3 5f6d 	cmp.w	r3, #15168	@ 0x3b40
 8007a16:	dd02      	ble.n	8007a1e <USBD_AUDIO_Sync+0x134>
      {
        BufferSize += 4U;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	3304      	adds	r3, #4
 8007a1c:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  if (haudio->offset == AUDIO_OFFSET_FULL)
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007a24:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 8007a28:	2b02      	cmp	r3, #2
 8007a2a:	d115      	bne.n	8007a58 <USBD_AUDIO_Sync+0x16e>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	33b0      	adds	r3, #176	@ 0xb0
 8007a36:	009b      	lsls	r3, r3, #2
 8007a38:	4413      	add	r3, r2
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	689b      	ldr	r3, [r3, #8]
 8007a3e:	68ba      	ldr	r2, [r7, #8]
 8007a40:	1d10      	adds	r0, r2, #4
 8007a42:	2202      	movs	r2, #2
 8007a44:	68f9      	ldr	r1, [r7, #12]
 8007a46:	4798      	blx	r3
                                                                        BufferSize, AUDIO_CMD_PLAY);
    haudio->offset = AUDIO_OFFSET_NONE;
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
 8007a54:	e000      	b.n	8007a58 <USBD_AUDIO_Sync+0x16e>
    return;
 8007a56:	bf00      	nop
  }
}
 8007a58:	3710      	adds	r7, #16
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}

08007a5e <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007a5e:	b480      	push	{r7}
 8007a60:	b083      	sub	sp, #12
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
 8007a66:	460b      	mov	r3, r1
 8007a68:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 8007a6a:	2300      	movs	r3, #0
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	370c      	adds	r7, #12
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr

08007a78 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	460b      	mov	r3, r1
 8007a82:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	32b0      	adds	r2, #176	@ 0xb0
 8007a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d101      	bne.n	8007a9a <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007a96:	2303      	movs	r3, #3
 8007a98:	e016      	b.n	8007ac8 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	32b0      	adds	r2, #176	@ 0xb0
 8007aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa8:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007ab0:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8007ab4:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	4413      	add	r3, r2
 8007aba:	1d1a      	adds	r2, r3, #4
 8007abc:	78f9      	ldrb	r1, [r7, #3]
 8007abe:	23c0      	movs	r3, #192	@ 0xc0
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f002 f8db 	bl	8009c7c <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8007ac6:	2300      	movs	r3, #0
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3710      	adds	r7, #16
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	460b      	mov	r3, r1
 8007ada:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	32b0      	adds	r2, #176	@ 0xb0
 8007ae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aea:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d101      	bne.n	8007af6 <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007af2:	2303      	movs	r3, #3
 8007af4:	e07c      	b.n	8007bf0 <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 8007af6:	4b40      	ldr	r3, [pc, #256]	@ (8007bf8 <USBD_AUDIO_DataOut+0x128>)
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	78fa      	ldrb	r2, [r7, #3]
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d176      	bne.n	8007bee <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 8007b00:	78fb      	ldrb	r3, [r7, #3]
 8007b02:	4619      	mov	r1, r3
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f002 f8da 	bl	8009cbe <USBD_LL_GetRxDataSize>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b14:	687a      	ldr	r2, [r7, #4]
 8007b16:	33b0      	adds	r3, #176	@ 0xb0
 8007b18:	009b      	lsls	r3, r3, #2
 8007b1a:	4413      	add	r3, r2
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	695b      	ldr	r3, [r3, #20]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8007b26:	f8b2 2c08 	ldrh.w	r2, [r2, #3080]	@ 0xc08
 8007b2a:	4611      	mov	r1, r2
 8007b2c:	68fa      	ldr	r2, [r7, #12]
 8007b2e:	440a      	add	r2, r1
 8007b30:	1d10      	adds	r0, r2, #4
 8007b32:	8979      	ldrh	r1, [r7, #10]
 8007b34:	2201      	movs	r2, #1
 8007b36:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007b3e:	f8b3 2c08 	ldrh.w	r2, [r3, #3080]	@ 0xc08
 8007b42:	897b      	ldrh	r3, [r7, #10]
 8007b44:	4413      	add	r3, r2
 8007b46:	b29a      	uxth	r2, r3
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007b4e:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007b58:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8007b5c:	f5b3 5f70 	cmp.w	r3, #15360	@ 0x3c00
 8007b60:	d321      	bcc.n	8007ba6 <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f8a3 2c08 	strh.w	r2, [r3, #3080]	@ 0xc08

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007b74:	f893 3c04 	ldrb.w	r3, [r3, #3076]	@ 0xc04
 8007b78:	2b03      	cmp	r3, #3
 8007b7a:	d114      	bne.n	8007ba6 <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	33b0      	adds	r3, #176	@ 0xb0
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	4413      	add	r3, r2
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	689b      	ldr	r3, [r3, #8]
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	1d10      	adds	r0, r2, #4
 8007b92:	2201      	movs	r2, #1
 8007b94:	f44f 51f0 	mov.w	r1, #7680	@ 0x1e00
 8007b98:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f883 2c04 	strb.w	r2, [r3, #3076]	@ 0xc04
      }
    }

    if (haudio->rd_enable == 0U)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007bac:	f893 3c05 	ldrb.w	r3, [r3, #3077]	@ 0xc05
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d10d      	bne.n	8007bd0 <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007bba:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8007bbe:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 8007bc2:	d105      	bne.n	8007bd0 <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2c05 	strb.w	r2, [r3, #3077]	@ 0xc05
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8007bd0:	4b09      	ldr	r3, [pc, #36]	@ (8007bf8 <USBD_AUDIO_DataOut+0x128>)
 8007bd2:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007bda:	f8b3 3c08 	ldrh.w	r3, [r3, #3080]	@ 0xc08
 8007bde:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	4413      	add	r3, r2
 8007be4:	1d1a      	adds	r2, r3, #4
 8007be6:	23c0      	movs	r3, #192	@ 0xc0
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f002 f847 	bl	8009c7c <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 8007bee:	2300      	movs	r3, #0
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3710      	adds	r7, #16
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	200000be 	.word	0x200000be

08007bfc <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	32b0      	adds	r2, #176	@ 0xb0
 8007c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c14:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d017      	beq.n	8007c4c <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8007c22:	330b      	adds	r3, #11
 8007c24:	2240      	movs	r2, #64	@ 0x40
 8007c26:	2100      	movs	r1, #0
 8007c28:	4618      	mov	r0, r3
 8007c2a:	f002 fa60 	bl	800a0ee <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8007c34:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 8007c36:	683a      	ldr	r2, [r7, #0]
 8007c38:	88d2      	ldrh	r2, [r2, #6]
 8007c3a:	2a40      	cmp	r2, #64	@ 0x40
 8007c3c:	bf28      	it	cs
 8007c3e:	2240      	movcs	r2, #64	@ 0x40
 8007c40:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8007c42:	4619      	mov	r1, r3
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f001 fb05 	bl	8009254 <USBD_CtlSendData>
 8007c4a:	e000      	b.n	8007c4e <AUDIO_REQ_GetCurrent+0x52>
    return;
 8007c4c:	bf00      	nop
}
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	32b0      	adds	r2, #176	@ 0xb0
 8007c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c6c:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d02f      	beq.n	8007cd4 <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	88db      	ldrh	r3, [r3, #6]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d02c      	beq.n	8007cd6 <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2c0a 	strb.w	r2, [r3, #3082]	@ 0xc0a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	88db      	ldrh	r3, [r3, #6]
 8007c8c:	2b3f      	cmp	r3, #63	@ 0x3f
 8007c8e:	d803      	bhi.n	8007c98 <AUDIO_REQ_SetCurrent+0x44>
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	88db      	ldrh	r3, [r3, #6]
 8007c94:	b2da      	uxtb	r2, r3
 8007c96:	e000      	b.n	8007c9a <AUDIO_REQ_SetCurrent+0x46>
 8007c98:	2240      	movs	r2, #64	@ 0x40
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007ca0:	f883 2c4b 	strb.w	r2, [r3, #3147]	@ 0xc4b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	889b      	ldrh	r3, [r3, #4]
 8007ca8:	0a1b      	lsrs	r3, r3, #8
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	b2da      	uxtb	r2, r3
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8007cb4:	f883 2c4c 	strb.w	r2, [r3, #3148]	@ 0xc4c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f503 5370 	add.w	r3, r3, #15360	@ 0x3c00
 8007cbe:	330b      	adds	r3, #11
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8007cc6:	f892 2c4b 	ldrb.w	r2, [r2, #3147]	@ 0xc4b
 8007cca:	4619      	mov	r1, r3
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f001 faf0 	bl	80092b2 <USBD_CtlPrepareRx>
 8007cd2:	e000      	b.n	8007cd6 <AUDIO_REQ_SetCurrent+0x82>
    return;
 8007cd4:	bf00      	nop
  }
}
 8007cd6:	3710      	adds	r7, #16
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	220a      	movs	r2, #10
 8007ce8:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 8007cea:	4b03      	ldr	r3, [pc, #12]	@ (8007cf8 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 8007cec:	4618      	mov	r0, r3
 8007cee:	370c      	adds	r7, #12
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr
 8007cf8:	200000b4 	.word	0x200000b4

08007cfc <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d101      	bne.n	8007d10 <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007d0c:	2303      	movs	r3, #3
 8007d0e:	e009      	b.n	8007d24 <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007d16:	687a      	ldr	r2, [r7, #4]
 8007d18:	33b0      	adds	r3, #176	@ 0xb0
 8007d1a:	009b      	lsls	r3, r3, #2
 8007d1c:	4413      	add	r3, r2
 8007d1e:	683a      	ldr	r2, [r7, #0]
 8007d20:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007d22:	2300      	movs	r3, #0
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	370c      	adds	r7, #12
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr

08007d30 <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b086      	sub	sp, #24
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 8007d40:	2300      	movs	r3, #0
 8007d42:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	885b      	ldrh	r3, [r3, #2]
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	7812      	ldrb	r2, [r2, #0]
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d91b      	bls.n	8007d8a <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007d58:	e011      	b.n	8007d7e <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007d5a:	f107 030a 	add.w	r3, r7, #10
 8007d5e:	4619      	mov	r1, r3
 8007d60:	6978      	ldr	r0, [r7, #20]
 8007d62:	f000 fbf9 	bl	8008558 <USBD_GetNextDesc>
 8007d66:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	785b      	ldrb	r3, [r3, #1]
 8007d6c:	2b24      	cmp	r3, #36	@ 0x24
 8007d6e:	d106      	bne.n	8007d7e <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d102      	bne.n	8007d7e <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	613b      	str	r3, [r7, #16]
        break;
 8007d7c:	e005      	b.n	8007d8a <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	885b      	ldrh	r3, [r3, #2]
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	897b      	ldrh	r3, [r7, #10]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d8e7      	bhi.n	8007d5a <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 8007d8a:	693b      	ldr	r3, [r7, #16]
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3718      	adds	r7, #24
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b086      	sub	sp, #24
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	4613      	mov	r3, r2
 8007da0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d101      	bne.n	8007dac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007da8:	2303      	movs	r3, #3
 8007daa:	e01f      	b.n	8007dec <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d003      	beq.n	8007dd2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	79fa      	ldrb	r2, [r7, #7]
 8007dde:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007de0:	68f8      	ldr	r0, [r7, #12]
 8007de2:	f001 fdf5 	bl	80099d0 <USBD_LL_Init>
 8007de6:	4603      	mov	r3, r0
 8007de8:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3718      	adds	r7, #24
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}

08007df4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d101      	bne.n	8007e0c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007e08:	2303      	movs	r3, #3
 8007e0a:	e025      	b.n	8007e58 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	683a      	ldr	r2, [r7, #0]
 8007e10:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	32ae      	adds	r2, #174	@ 0xae
 8007e1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d00f      	beq.n	8007e48 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	32ae      	adds	r2, #174	@ 0xae
 8007e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e38:	f107 020e 	add.w	r2, r7, #14
 8007e3c:	4610      	mov	r0, r2
 8007e3e:	4798      	blx	r3
 8007e40:	4602      	mov	r2, r0
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007e4e:	1c5a      	adds	r2, r3, #1
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007e56:	2300      	movs	r3, #0
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3710      	adds	r7, #16
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b082      	sub	sp, #8
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f001 fdfd 	bl	8009a68 <USBD_LL_Start>
 8007e6e:	4603      	mov	r3, r0
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3708      	adds	r7, #8
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}

08007e78 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b083      	sub	sp, #12
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007e80:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	370c      	adds	r7, #12
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr

08007e8e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e8e:	b580      	push	{r7, lr}
 8007e90:	b084      	sub	sp, #16
 8007e92:	af00      	add	r7, sp, #0
 8007e94:	6078      	str	r0, [r7, #4]
 8007e96:	460b      	mov	r3, r1
 8007e98:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d009      	beq.n	8007ebc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	78fa      	ldrb	r2, [r7, #3]
 8007eb2:	4611      	mov	r1, r2
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	4798      	blx	r3
 8007eb8:	4603      	mov	r3, r0
 8007eba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}

08007ec6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ec6:	b580      	push	{r7, lr}
 8007ec8:	b084      	sub	sp, #16
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	6078      	str	r0, [r7, #4]
 8007ece:	460b      	mov	r3, r1
 8007ed0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	78fa      	ldrb	r2, [r7, #3]
 8007ee0:	4611      	mov	r1, r2
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	4798      	blx	r3
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d001      	beq.n	8007ef0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007eec:	2303      	movs	r3, #3
 8007eee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3710      	adds	r7, #16
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b084      	sub	sp, #16
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
 8007f02:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007f0a:	6839      	ldr	r1, [r7, #0]
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f001 f8ea 	bl	80090e6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2201      	movs	r2, #1
 8007f16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007f20:	461a      	mov	r2, r3
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007f2e:	f003 031f 	and.w	r3, r3, #31
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	d01a      	beq.n	8007f6c <USBD_LL_SetupStage+0x72>
 8007f36:	2b02      	cmp	r3, #2
 8007f38:	d822      	bhi.n	8007f80 <USBD_LL_SetupStage+0x86>
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d002      	beq.n	8007f44 <USBD_LL_SetupStage+0x4a>
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d00a      	beq.n	8007f58 <USBD_LL_SetupStage+0x5e>
 8007f42:	e01d      	b.n	8007f80 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f000 fb3f 	bl	80085d0 <USBD_StdDevReq>
 8007f52:	4603      	mov	r3, r0
 8007f54:	73fb      	strb	r3, [r7, #15]
      break;
 8007f56:	e020      	b.n	8007f9a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007f5e:	4619      	mov	r1, r3
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 fba7 	bl	80086b4 <USBD_StdItfReq>
 8007f66:	4603      	mov	r3, r0
 8007f68:	73fb      	strb	r3, [r7, #15]
      break;
 8007f6a:	e016      	b.n	8007f9a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007f72:	4619      	mov	r1, r3
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 fc09 	bl	800878c <USBD_StdEPReq>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	73fb      	strb	r3, [r7, #15]
      break;
 8007f7e:	e00c      	b.n	8007f9a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007f86:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	6878      	ldr	r0, [r7, #4]
 8007f90:	f001 fdca 	bl	8009b28 <USBD_LL_StallEP>
 8007f94:	4603      	mov	r3, r0
 8007f96:	73fb      	strb	r3, [r7, #15]
      break;
 8007f98:	bf00      	nop
  }

  return ret;
 8007f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3710      	adds	r7, #16
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b086      	sub	sp, #24
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	460b      	mov	r3, r1
 8007fae:	607a      	str	r2, [r7, #4]
 8007fb0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007fb6:	7afb      	ldrb	r3, [r7, #11]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d177      	bne.n	80080ac <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007fc2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007fca:	2b03      	cmp	r3, #3
 8007fcc:	f040 80a1 	bne.w	8008112 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	693a      	ldr	r2, [r7, #16]
 8007fd6:	8992      	ldrh	r2, [r2, #12]
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d91c      	bls.n	8008016 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	693a      	ldr	r2, [r7, #16]
 8007fe2:	8992      	ldrh	r2, [r2, #12]
 8007fe4:	1a9a      	subs	r2, r3, r2
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	691b      	ldr	r3, [r3, #16]
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	8992      	ldrh	r2, [r2, #12]
 8007ff2:	441a      	add	r2, r3
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	6919      	ldr	r1, [r3, #16]
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	899b      	ldrh	r3, [r3, #12]
 8008000:	461a      	mov	r2, r3
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	4293      	cmp	r3, r2
 8008008:	bf38      	it	cc
 800800a:	4613      	movcc	r3, r2
 800800c:	461a      	mov	r2, r3
 800800e:	68f8      	ldr	r0, [r7, #12]
 8008010:	f001 f970 	bl	80092f4 <USBD_CtlContinueRx>
 8008014:	e07d      	b.n	8008112 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800801c:	f003 031f 	and.w	r3, r3, #31
 8008020:	2b02      	cmp	r3, #2
 8008022:	d014      	beq.n	800804e <USBD_LL_DataOutStage+0xaa>
 8008024:	2b02      	cmp	r3, #2
 8008026:	d81d      	bhi.n	8008064 <USBD_LL_DataOutStage+0xc0>
 8008028:	2b00      	cmp	r3, #0
 800802a:	d002      	beq.n	8008032 <USBD_LL_DataOutStage+0x8e>
 800802c:	2b01      	cmp	r3, #1
 800802e:	d003      	beq.n	8008038 <USBD_LL_DataOutStage+0x94>
 8008030:	e018      	b.n	8008064 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008032:	2300      	movs	r3, #0
 8008034:	75bb      	strb	r3, [r7, #22]
            break;
 8008036:	e018      	b.n	800806a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800803e:	b2db      	uxtb	r3, r3
 8008040:	4619      	mov	r1, r3
 8008042:	68f8      	ldr	r0, [r7, #12]
 8008044:	f000 fa6e 	bl	8008524 <USBD_CoreFindIF>
 8008048:	4603      	mov	r3, r0
 800804a:	75bb      	strb	r3, [r7, #22]
            break;
 800804c:	e00d      	b.n	800806a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008054:	b2db      	uxtb	r3, r3
 8008056:	4619      	mov	r1, r3
 8008058:	68f8      	ldr	r0, [r7, #12]
 800805a:	f000 fa70 	bl	800853e <USBD_CoreFindEP>
 800805e:	4603      	mov	r3, r0
 8008060:	75bb      	strb	r3, [r7, #22]
            break;
 8008062:	e002      	b.n	800806a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008064:	2300      	movs	r3, #0
 8008066:	75bb      	strb	r3, [r7, #22]
            break;
 8008068:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800806a:	7dbb      	ldrb	r3, [r7, #22]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d119      	bne.n	80080a4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008076:	b2db      	uxtb	r3, r3
 8008078:	2b03      	cmp	r3, #3
 800807a:	d113      	bne.n	80080a4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800807c:	7dba      	ldrb	r2, [r7, #22]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	32ae      	adds	r2, #174	@ 0xae
 8008082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d00b      	beq.n	80080a4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800808c:	7dba      	ldrb	r2, [r7, #22]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008094:	7dba      	ldrb	r2, [r7, #22]
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	32ae      	adds	r2, #174	@ 0xae
 800809a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800809e:	691b      	ldr	r3, [r3, #16]
 80080a0:	68f8      	ldr	r0, [r7, #12]
 80080a2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f001 f936 	bl	8009316 <USBD_CtlSendStatus>
 80080aa:	e032      	b.n	8008112 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80080ac:	7afb      	ldrb	r3, [r7, #11]
 80080ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	4619      	mov	r1, r3
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f000 fa41 	bl	800853e <USBD_CoreFindEP>
 80080bc:	4603      	mov	r3, r0
 80080be:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80080c0:	7dbb      	ldrb	r3, [r7, #22]
 80080c2:	2bff      	cmp	r3, #255	@ 0xff
 80080c4:	d025      	beq.n	8008112 <USBD_LL_DataOutStage+0x16e>
 80080c6:	7dbb      	ldrb	r3, [r7, #22]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d122      	bne.n	8008112 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	2b03      	cmp	r3, #3
 80080d6:	d117      	bne.n	8008108 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80080d8:	7dba      	ldrb	r2, [r7, #22]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	32ae      	adds	r2, #174	@ 0xae
 80080de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080e2:	699b      	ldr	r3, [r3, #24]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d00f      	beq.n	8008108 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80080e8:	7dba      	ldrb	r2, [r7, #22]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80080f0:	7dba      	ldrb	r2, [r7, #22]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	32ae      	adds	r2, #174	@ 0xae
 80080f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080fa:	699b      	ldr	r3, [r3, #24]
 80080fc:	7afa      	ldrb	r2, [r7, #11]
 80080fe:	4611      	mov	r1, r2
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	4798      	blx	r3
 8008104:	4603      	mov	r3, r0
 8008106:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008108:	7dfb      	ldrb	r3, [r7, #23]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d001      	beq.n	8008112 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800810e:	7dfb      	ldrb	r3, [r7, #23]
 8008110:	e000      	b.n	8008114 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008112:	2300      	movs	r3, #0
}
 8008114:	4618      	mov	r0, r3
 8008116:	3718      	adds	r7, #24
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b086      	sub	sp, #24
 8008120:	af00      	add	r7, sp, #0
 8008122:	60f8      	str	r0, [r7, #12]
 8008124:	460b      	mov	r3, r1
 8008126:	607a      	str	r2, [r7, #4]
 8008128:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800812a:	7afb      	ldrb	r3, [r7, #11]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d178      	bne.n	8008222 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	3314      	adds	r3, #20
 8008134:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800813c:	2b02      	cmp	r3, #2
 800813e:	d163      	bne.n	8008208 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	693a      	ldr	r2, [r7, #16]
 8008146:	8992      	ldrh	r2, [r2, #12]
 8008148:	4293      	cmp	r3, r2
 800814a:	d91c      	bls.n	8008186 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	8992      	ldrh	r2, [r2, #12]
 8008154:	1a9a      	subs	r2, r3, r2
 8008156:	693b      	ldr	r3, [r7, #16]
 8008158:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800815a:	693b      	ldr	r3, [r7, #16]
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	8992      	ldrh	r2, [r2, #12]
 8008162:	441a      	add	r2, r3
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	6919      	ldr	r1, [r3, #16]
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	461a      	mov	r2, r3
 8008172:	68f8      	ldr	r0, [r7, #12]
 8008174:	f001 f88c 	bl	8009290 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008178:	2300      	movs	r3, #0
 800817a:	2200      	movs	r2, #0
 800817c:	2100      	movs	r1, #0
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	f001 fd7c 	bl	8009c7c <USBD_LL_PrepareReceive>
 8008184:	e040      	b.n	8008208 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008186:	693b      	ldr	r3, [r7, #16]
 8008188:	899b      	ldrh	r3, [r3, #12]
 800818a:	461a      	mov	r2, r3
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	429a      	cmp	r2, r3
 8008192:	d11c      	bne.n	80081ce <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	693a      	ldr	r2, [r7, #16]
 800819a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800819c:	4293      	cmp	r3, r2
 800819e:	d316      	bcc.n	80081ce <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d20f      	bcs.n	80081ce <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80081ae:	2200      	movs	r2, #0
 80081b0:	2100      	movs	r1, #0
 80081b2:	68f8      	ldr	r0, [r7, #12]
 80081b4:	f001 f86c 	bl	8009290 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2200      	movs	r2, #0
 80081bc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80081c0:	2300      	movs	r3, #0
 80081c2:	2200      	movs	r2, #0
 80081c4:	2100      	movs	r1, #0
 80081c6:	68f8      	ldr	r0, [r7, #12]
 80081c8:	f001 fd58 	bl	8009c7c <USBD_LL_PrepareReceive>
 80081cc:	e01c      	b.n	8008208 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	2b03      	cmp	r3, #3
 80081d8:	d10f      	bne.n	80081fa <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081e0:	68db      	ldr	r3, [r3, #12]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d009      	beq.n	80081fa <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081f4:	68db      	ldr	r3, [r3, #12]
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80081fa:	2180      	movs	r1, #128	@ 0x80
 80081fc:	68f8      	ldr	r0, [r7, #12]
 80081fe:	f001 fc93 	bl	8009b28 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008202:	68f8      	ldr	r0, [r7, #12]
 8008204:	f001 f89a 	bl	800933c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d03a      	beq.n	8008288 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	f7ff fe30 	bl	8007e78 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	2200      	movs	r2, #0
 800821c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008220:	e032      	b.n	8008288 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008222:	7afb      	ldrb	r3, [r7, #11]
 8008224:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008228:	b2db      	uxtb	r3, r3
 800822a:	4619      	mov	r1, r3
 800822c:	68f8      	ldr	r0, [r7, #12]
 800822e:	f000 f986 	bl	800853e <USBD_CoreFindEP>
 8008232:	4603      	mov	r3, r0
 8008234:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008236:	7dfb      	ldrb	r3, [r7, #23]
 8008238:	2bff      	cmp	r3, #255	@ 0xff
 800823a:	d025      	beq.n	8008288 <USBD_LL_DataInStage+0x16c>
 800823c:	7dfb      	ldrb	r3, [r7, #23]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d122      	bne.n	8008288 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008248:	b2db      	uxtb	r3, r3
 800824a:	2b03      	cmp	r3, #3
 800824c:	d11c      	bne.n	8008288 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800824e:	7dfa      	ldrb	r2, [r7, #23]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	32ae      	adds	r2, #174	@ 0xae
 8008254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008258:	695b      	ldr	r3, [r3, #20]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d014      	beq.n	8008288 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800825e:	7dfa      	ldrb	r2, [r7, #23]
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008266:	7dfa      	ldrb	r2, [r7, #23]
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	32ae      	adds	r2, #174	@ 0xae
 800826c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	7afa      	ldrb	r2, [r7, #11]
 8008274:	4611      	mov	r1, r2
 8008276:	68f8      	ldr	r0, [r7, #12]
 8008278:	4798      	blx	r3
 800827a:	4603      	mov	r3, r0
 800827c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800827e:	7dbb      	ldrb	r3, [r7, #22]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d001      	beq.n	8008288 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008284:	7dbb      	ldrb	r3, [r7, #22]
 8008286:	e000      	b.n	800828a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3718      	adds	r7, #24
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b084      	sub	sp, #16
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800829a:	2300      	movs	r3, #0
 800829c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2201      	movs	r2, #1
 80082a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2200      	movs	r2, #0
 80082b2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2200      	movs	r2, #0
 80082b8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d014      	beq.n	80082f8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00e      	beq.n	80082f8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	6852      	ldr	r2, [r2, #4]
 80082e6:	b2d2      	uxtb	r2, r2
 80082e8:	4611      	mov	r1, r2
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	4798      	blx	r3
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d001      	beq.n	80082f8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80082f4:	2303      	movs	r3, #3
 80082f6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80082f8:	2340      	movs	r3, #64	@ 0x40
 80082fa:	2200      	movs	r2, #0
 80082fc:	2100      	movs	r1, #0
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f001 fbcd 	bl	8009a9e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2240      	movs	r2, #64	@ 0x40
 8008310:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008314:	2340      	movs	r3, #64	@ 0x40
 8008316:	2200      	movs	r2, #0
 8008318:	2180      	movs	r1, #128	@ 0x80
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f001 fbbf 	bl	8009a9e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2201      	movs	r2, #1
 8008324:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2240      	movs	r2, #64	@ 0x40
 800832c:	841a      	strh	r2, [r3, #32]

  return ret;
 800832e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008330:	4618      	mov	r0, r3
 8008332:	3710      	adds	r7, #16
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008338:	b480      	push	{r7}
 800833a:	b083      	sub	sp, #12
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	460b      	mov	r3, r1
 8008342:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	78fa      	ldrb	r2, [r7, #3]
 8008348:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008358:	b480      	push	{r7}
 800835a:	b083      	sub	sp, #12
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008366:	b2db      	uxtb	r3, r3
 8008368:	2b04      	cmp	r3, #4
 800836a:	d006      	beq.n	800837a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008372:	b2da      	uxtb	r2, r3
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2204      	movs	r2, #4
 800837e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008382:	2300      	movs	r3, #0
}
 8008384:	4618      	mov	r0, r3
 8008386:	370c      	adds	r7, #12
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr

08008390 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800839e:	b2db      	uxtb	r3, r3
 80083a0:	2b04      	cmp	r3, #4
 80083a2:	d106      	bne.n	80083b2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80083aa:	b2da      	uxtb	r2, r3
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80083b2:	2300      	movs	r3, #0
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	370c      	adds	r7, #12
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr

080083c0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b082      	sub	sp, #8
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083ce:	b2db      	uxtb	r3, r3
 80083d0:	2b03      	cmp	r3, #3
 80083d2:	d110      	bne.n	80083f6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d00b      	beq.n	80083f6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083e4:	69db      	ldr	r3, [r3, #28]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d005      	beq.n	80083f6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083f0:	69db      	ldr	r3, [r3, #28]
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80083f6:	2300      	movs	r3, #0
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3708      	adds	r7, #8
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b082      	sub	sp, #8
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	460b      	mov	r3, r1
 800840a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	32ae      	adds	r2, #174	@ 0xae
 8008416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d101      	bne.n	8008422 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800841e:	2303      	movs	r3, #3
 8008420:	e01c      	b.n	800845c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008428:	b2db      	uxtb	r3, r3
 800842a:	2b03      	cmp	r3, #3
 800842c:	d115      	bne.n	800845a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	32ae      	adds	r2, #174	@ 0xae
 8008438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800843c:	6a1b      	ldr	r3, [r3, #32]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00b      	beq.n	800845a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	32ae      	adds	r2, #174	@ 0xae
 800844c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008450:	6a1b      	ldr	r3, [r3, #32]
 8008452:	78fa      	ldrb	r2, [r7, #3]
 8008454:	4611      	mov	r1, r2
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800845a:	2300      	movs	r3, #0
}
 800845c:	4618      	mov	r0, r3
 800845e:	3708      	adds	r7, #8
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b082      	sub	sp, #8
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	460b      	mov	r3, r1
 800846e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	32ae      	adds	r2, #174	@ 0xae
 800847a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d101      	bne.n	8008486 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008482:	2303      	movs	r3, #3
 8008484:	e01c      	b.n	80084c0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800848c:	b2db      	uxtb	r3, r3
 800848e:	2b03      	cmp	r3, #3
 8008490:	d115      	bne.n	80084be <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	32ae      	adds	r2, #174	@ 0xae
 800849c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d00b      	beq.n	80084be <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	32ae      	adds	r2, #174	@ 0xae
 80084b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b6:	78fa      	ldrb	r2, [r7, #3]
 80084b8:	4611      	mov	r1, r2
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80084be:	2300      	movs	r3, #0
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3708      	adds	r7, #8
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	370c      	adds	r7, #12
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr

080084de <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80084de:	b580      	push	{r7, lr}
 80084e0:	b084      	sub	sp, #16
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80084e6:	2300      	movs	r3, #0
 80084e8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2201      	movs	r2, #1
 80084ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d00e      	beq.n	800851a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	6852      	ldr	r2, [r2, #4]
 8008508:	b2d2      	uxtb	r2, r2
 800850a:	4611      	mov	r1, r2
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	4798      	blx	r3
 8008510:	4603      	mov	r3, r0
 8008512:	2b00      	cmp	r3, #0
 8008514:	d001      	beq.n	800851a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008516:	2303      	movs	r3, #3
 8008518:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800851a:	7bfb      	ldrb	r3, [r7, #15]
}
 800851c:	4618      	mov	r0, r3
 800851e:	3710      	adds	r7, #16
 8008520:	46bd      	mov	sp, r7
 8008522:	bd80      	pop	{r7, pc}

08008524 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	460b      	mov	r3, r1
 800852e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008530:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008532:	4618      	mov	r0, r3
 8008534:	370c      	adds	r7, #12
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr

0800853e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800853e:	b480      	push	{r7}
 8008540:	b083      	sub	sp, #12
 8008542:	af00      	add	r7, sp, #0
 8008544:	6078      	str	r0, [r7, #4]
 8008546:	460b      	mov	r3, r1
 8008548:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800854a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800854c:	4618      	mov	r0, r3
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008558:	b480      	push	{r7}
 800855a:	b085      	sub	sp, #20
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
 8008560:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	881b      	ldrh	r3, [r3, #0]
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	7812      	ldrb	r2, [r2, #0]
 800856e:	4413      	add	r3, r2
 8008570:	b29a      	uxth	r2, r3
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	461a      	mov	r2, r3
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4413      	add	r3, r2
 8008580:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008582:	68fb      	ldr	r3, [r7, #12]
}
 8008584:	4618      	mov	r0, r3
 8008586:	3714      	adds	r7, #20
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr

08008590 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008590:	b480      	push	{r7}
 8008592:	b087      	sub	sp, #28
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	3301      	adds	r3, #1
 80085a6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80085ae:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80085b2:	021b      	lsls	r3, r3, #8
 80085b4:	b21a      	sxth	r2, r3
 80085b6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	b21b      	sxth	r3, r3
 80085be:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80085c0:	89fb      	ldrh	r3, [r7, #14]
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	371c      	adds	r7, #28
 80085c6:	46bd      	mov	sp, r7
 80085c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085cc:	4770      	bx	lr
	...

080085d0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b084      	sub	sp, #16
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80085da:	2300      	movs	r3, #0
 80085dc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085e6:	2b40      	cmp	r3, #64	@ 0x40
 80085e8:	d005      	beq.n	80085f6 <USBD_StdDevReq+0x26>
 80085ea:	2b40      	cmp	r3, #64	@ 0x40
 80085ec:	d857      	bhi.n	800869e <USBD_StdDevReq+0xce>
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00f      	beq.n	8008612 <USBD_StdDevReq+0x42>
 80085f2:	2b20      	cmp	r3, #32
 80085f4:	d153      	bne.n	800869e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	32ae      	adds	r2, #174	@ 0xae
 8008600:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	6839      	ldr	r1, [r7, #0]
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	4798      	blx	r3
 800860c:	4603      	mov	r3, r0
 800860e:	73fb      	strb	r3, [r7, #15]
      break;
 8008610:	e04a      	b.n	80086a8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	785b      	ldrb	r3, [r3, #1]
 8008616:	2b09      	cmp	r3, #9
 8008618:	d83b      	bhi.n	8008692 <USBD_StdDevReq+0xc2>
 800861a:	a201      	add	r2, pc, #4	@ (adr r2, 8008620 <USBD_StdDevReq+0x50>)
 800861c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008620:	08008675 	.word	0x08008675
 8008624:	08008689 	.word	0x08008689
 8008628:	08008693 	.word	0x08008693
 800862c:	0800867f 	.word	0x0800867f
 8008630:	08008693 	.word	0x08008693
 8008634:	08008653 	.word	0x08008653
 8008638:	08008649 	.word	0x08008649
 800863c:	08008693 	.word	0x08008693
 8008640:	0800866b 	.word	0x0800866b
 8008644:	0800865d 	.word	0x0800865d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008648:	6839      	ldr	r1, [r7, #0]
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 fa3e 	bl	8008acc <USBD_GetDescriptor>
          break;
 8008650:	e024      	b.n	800869c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008652:	6839      	ldr	r1, [r7, #0]
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f000 fba3 	bl	8008da0 <USBD_SetAddress>
          break;
 800865a:	e01f      	b.n	800869c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800865c:	6839      	ldr	r1, [r7, #0]
 800865e:	6878      	ldr	r0, [r7, #4]
 8008660:	f000 fbe2 	bl	8008e28 <USBD_SetConfig>
 8008664:	4603      	mov	r3, r0
 8008666:	73fb      	strb	r3, [r7, #15]
          break;
 8008668:	e018      	b.n	800869c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800866a:	6839      	ldr	r1, [r7, #0]
 800866c:	6878      	ldr	r0, [r7, #4]
 800866e:	f000 fc85 	bl	8008f7c <USBD_GetConfig>
          break;
 8008672:	e013      	b.n	800869c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008674:	6839      	ldr	r1, [r7, #0]
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f000 fcb6 	bl	8008fe8 <USBD_GetStatus>
          break;
 800867c:	e00e      	b.n	800869c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800867e:	6839      	ldr	r1, [r7, #0]
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f000 fce5 	bl	8009050 <USBD_SetFeature>
          break;
 8008686:	e009      	b.n	800869c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008688:	6839      	ldr	r1, [r7, #0]
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 fd09 	bl	80090a2 <USBD_ClrFeature>
          break;
 8008690:	e004      	b.n	800869c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008692:	6839      	ldr	r1, [r7, #0]
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 fd60 	bl	800915a <USBD_CtlError>
          break;
 800869a:	bf00      	nop
      }
      break;
 800869c:	e004      	b.n	80086a8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800869e:	6839      	ldr	r1, [r7, #0]
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f000 fd5a 	bl	800915a <USBD_CtlError>
      break;
 80086a6:	bf00      	nop
  }

  return ret;
 80086a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3710      	adds	r7, #16
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
 80086b2:	bf00      	nop

080086b4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80086be:	2300      	movs	r3, #0
 80086c0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80086ca:	2b40      	cmp	r3, #64	@ 0x40
 80086cc:	d005      	beq.n	80086da <USBD_StdItfReq+0x26>
 80086ce:	2b40      	cmp	r3, #64	@ 0x40
 80086d0:	d852      	bhi.n	8008778 <USBD_StdItfReq+0xc4>
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d001      	beq.n	80086da <USBD_StdItfReq+0x26>
 80086d6:	2b20      	cmp	r3, #32
 80086d8:	d14e      	bne.n	8008778 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	3b01      	subs	r3, #1
 80086e4:	2b02      	cmp	r3, #2
 80086e6:	d840      	bhi.n	800876a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	889b      	ldrh	r3, [r3, #4]
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d836      	bhi.n	8008760 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	889b      	ldrh	r3, [r3, #4]
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	4619      	mov	r1, r3
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f7ff ff12 	bl	8008524 <USBD_CoreFindIF>
 8008700:	4603      	mov	r3, r0
 8008702:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008704:	7bbb      	ldrb	r3, [r7, #14]
 8008706:	2bff      	cmp	r3, #255	@ 0xff
 8008708:	d01d      	beq.n	8008746 <USBD_StdItfReq+0x92>
 800870a:	7bbb      	ldrb	r3, [r7, #14]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d11a      	bne.n	8008746 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008710:	7bba      	ldrb	r2, [r7, #14]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	32ae      	adds	r2, #174	@ 0xae
 8008716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00f      	beq.n	8008740 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008720:	7bba      	ldrb	r2, [r7, #14]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008728:	7bba      	ldrb	r2, [r7, #14]
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	32ae      	adds	r2, #174	@ 0xae
 800872e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	6839      	ldr	r1, [r7, #0]
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	4798      	blx	r3
 800873a:	4603      	mov	r3, r0
 800873c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800873e:	e004      	b.n	800874a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008740:	2303      	movs	r3, #3
 8008742:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008744:	e001      	b.n	800874a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008746:	2303      	movs	r3, #3
 8008748:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	88db      	ldrh	r3, [r3, #6]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d110      	bne.n	8008774 <USBD_StdItfReq+0xc0>
 8008752:	7bfb      	ldrb	r3, [r7, #15]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d10d      	bne.n	8008774 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 fddc 	bl	8009316 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800875e:	e009      	b.n	8008774 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008760:	6839      	ldr	r1, [r7, #0]
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f000 fcf9 	bl	800915a <USBD_CtlError>
          break;
 8008768:	e004      	b.n	8008774 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800876a:	6839      	ldr	r1, [r7, #0]
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f000 fcf4 	bl	800915a <USBD_CtlError>
          break;
 8008772:	e000      	b.n	8008776 <USBD_StdItfReq+0xc2>
          break;
 8008774:	bf00      	nop
      }
      break;
 8008776:	e004      	b.n	8008782 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008778:	6839      	ldr	r1, [r7, #0]
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 fced 	bl	800915a <USBD_CtlError>
      break;
 8008780:	bf00      	nop
  }

  return ret;
 8008782:	7bfb      	ldrb	r3, [r7, #15]
}
 8008784:	4618      	mov	r0, r3
 8008786:	3710      	adds	r7, #16
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008796:	2300      	movs	r3, #0
 8008798:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	889b      	ldrh	r3, [r3, #4]
 800879e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80087a8:	2b40      	cmp	r3, #64	@ 0x40
 80087aa:	d007      	beq.n	80087bc <USBD_StdEPReq+0x30>
 80087ac:	2b40      	cmp	r3, #64	@ 0x40
 80087ae:	f200 8181 	bhi.w	8008ab4 <USBD_StdEPReq+0x328>
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d02a      	beq.n	800880c <USBD_StdEPReq+0x80>
 80087b6:	2b20      	cmp	r3, #32
 80087b8:	f040 817c 	bne.w	8008ab4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80087bc:	7bbb      	ldrb	r3, [r7, #14]
 80087be:	4619      	mov	r1, r3
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f7ff febc 	bl	800853e <USBD_CoreFindEP>
 80087c6:	4603      	mov	r3, r0
 80087c8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80087ca:	7b7b      	ldrb	r3, [r7, #13]
 80087cc:	2bff      	cmp	r3, #255	@ 0xff
 80087ce:	f000 8176 	beq.w	8008abe <USBD_StdEPReq+0x332>
 80087d2:	7b7b      	ldrb	r3, [r7, #13]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	f040 8172 	bne.w	8008abe <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80087da:	7b7a      	ldrb	r2, [r7, #13]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80087e2:	7b7a      	ldrb	r2, [r7, #13]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	32ae      	adds	r2, #174	@ 0xae
 80087e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ec:	689b      	ldr	r3, [r3, #8]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f000 8165 	beq.w	8008abe <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80087f4:	7b7a      	ldrb	r2, [r7, #13]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	32ae      	adds	r2, #174	@ 0xae
 80087fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087fe:	689b      	ldr	r3, [r3, #8]
 8008800:	6839      	ldr	r1, [r7, #0]
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	4798      	blx	r3
 8008806:	4603      	mov	r3, r0
 8008808:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800880a:	e158      	b.n	8008abe <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	785b      	ldrb	r3, [r3, #1]
 8008810:	2b03      	cmp	r3, #3
 8008812:	d008      	beq.n	8008826 <USBD_StdEPReq+0x9a>
 8008814:	2b03      	cmp	r3, #3
 8008816:	f300 8147 	bgt.w	8008aa8 <USBD_StdEPReq+0x31c>
 800881a:	2b00      	cmp	r3, #0
 800881c:	f000 809b 	beq.w	8008956 <USBD_StdEPReq+0x1ca>
 8008820:	2b01      	cmp	r3, #1
 8008822:	d03c      	beq.n	800889e <USBD_StdEPReq+0x112>
 8008824:	e140      	b.n	8008aa8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800882c:	b2db      	uxtb	r3, r3
 800882e:	2b02      	cmp	r3, #2
 8008830:	d002      	beq.n	8008838 <USBD_StdEPReq+0xac>
 8008832:	2b03      	cmp	r3, #3
 8008834:	d016      	beq.n	8008864 <USBD_StdEPReq+0xd8>
 8008836:	e02c      	b.n	8008892 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008838:	7bbb      	ldrb	r3, [r7, #14]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d00d      	beq.n	800885a <USBD_StdEPReq+0xce>
 800883e:	7bbb      	ldrb	r3, [r7, #14]
 8008840:	2b80      	cmp	r3, #128	@ 0x80
 8008842:	d00a      	beq.n	800885a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008844:	7bbb      	ldrb	r3, [r7, #14]
 8008846:	4619      	mov	r1, r3
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f001 f96d 	bl	8009b28 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800884e:	2180      	movs	r1, #128	@ 0x80
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f001 f969 	bl	8009b28 <USBD_LL_StallEP>
 8008856:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008858:	e020      	b.n	800889c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800885a:	6839      	ldr	r1, [r7, #0]
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fc7c 	bl	800915a <USBD_CtlError>
              break;
 8008862:	e01b      	b.n	800889c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	885b      	ldrh	r3, [r3, #2]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d10e      	bne.n	800888a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800886c:	7bbb      	ldrb	r3, [r7, #14]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d00b      	beq.n	800888a <USBD_StdEPReq+0xfe>
 8008872:	7bbb      	ldrb	r3, [r7, #14]
 8008874:	2b80      	cmp	r3, #128	@ 0x80
 8008876:	d008      	beq.n	800888a <USBD_StdEPReq+0xfe>
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	88db      	ldrh	r3, [r3, #6]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d104      	bne.n	800888a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008880:	7bbb      	ldrb	r3, [r7, #14]
 8008882:	4619      	mov	r1, r3
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f001 f94f 	bl	8009b28 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fd43 	bl	8009316 <USBD_CtlSendStatus>

              break;
 8008890:	e004      	b.n	800889c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008892:	6839      	ldr	r1, [r7, #0]
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f000 fc60 	bl	800915a <USBD_CtlError>
              break;
 800889a:	bf00      	nop
          }
          break;
 800889c:	e109      	b.n	8008ab2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	2b02      	cmp	r3, #2
 80088a8:	d002      	beq.n	80088b0 <USBD_StdEPReq+0x124>
 80088aa:	2b03      	cmp	r3, #3
 80088ac:	d016      	beq.n	80088dc <USBD_StdEPReq+0x150>
 80088ae:	e04b      	b.n	8008948 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80088b0:	7bbb      	ldrb	r3, [r7, #14]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d00d      	beq.n	80088d2 <USBD_StdEPReq+0x146>
 80088b6:	7bbb      	ldrb	r3, [r7, #14]
 80088b8:	2b80      	cmp	r3, #128	@ 0x80
 80088ba:	d00a      	beq.n	80088d2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80088bc:	7bbb      	ldrb	r3, [r7, #14]
 80088be:	4619      	mov	r1, r3
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f001 f931 	bl	8009b28 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80088c6:	2180      	movs	r1, #128	@ 0x80
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f001 f92d 	bl	8009b28 <USBD_LL_StallEP>
 80088ce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80088d0:	e040      	b.n	8008954 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80088d2:	6839      	ldr	r1, [r7, #0]
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 fc40 	bl	800915a <USBD_CtlError>
              break;
 80088da:	e03b      	b.n	8008954 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	885b      	ldrh	r3, [r3, #2]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d136      	bne.n	8008952 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80088e4:	7bbb      	ldrb	r3, [r7, #14]
 80088e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d004      	beq.n	80088f8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80088ee:	7bbb      	ldrb	r3, [r7, #14]
 80088f0:	4619      	mov	r1, r3
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f001 f937 	bl	8009b66 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f000 fd0c 	bl	8009316 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80088fe:	7bbb      	ldrb	r3, [r7, #14]
 8008900:	4619      	mov	r1, r3
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f7ff fe1b 	bl	800853e <USBD_CoreFindEP>
 8008908:	4603      	mov	r3, r0
 800890a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800890c:	7b7b      	ldrb	r3, [r7, #13]
 800890e:	2bff      	cmp	r3, #255	@ 0xff
 8008910:	d01f      	beq.n	8008952 <USBD_StdEPReq+0x1c6>
 8008912:	7b7b      	ldrb	r3, [r7, #13]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d11c      	bne.n	8008952 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008918:	7b7a      	ldrb	r2, [r7, #13]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008920:	7b7a      	ldrb	r2, [r7, #13]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	32ae      	adds	r2, #174	@ 0xae
 8008926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d010      	beq.n	8008952 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008930:	7b7a      	ldrb	r2, [r7, #13]
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	32ae      	adds	r2, #174	@ 0xae
 8008936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	6839      	ldr	r1, [r7, #0]
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	4798      	blx	r3
 8008942:	4603      	mov	r3, r0
 8008944:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008946:	e004      	b.n	8008952 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008948:	6839      	ldr	r1, [r7, #0]
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f000 fc05 	bl	800915a <USBD_CtlError>
              break;
 8008950:	e000      	b.n	8008954 <USBD_StdEPReq+0x1c8>
              break;
 8008952:	bf00      	nop
          }
          break;
 8008954:	e0ad      	b.n	8008ab2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800895c:	b2db      	uxtb	r3, r3
 800895e:	2b02      	cmp	r3, #2
 8008960:	d002      	beq.n	8008968 <USBD_StdEPReq+0x1dc>
 8008962:	2b03      	cmp	r3, #3
 8008964:	d033      	beq.n	80089ce <USBD_StdEPReq+0x242>
 8008966:	e099      	b.n	8008a9c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008968:	7bbb      	ldrb	r3, [r7, #14]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d007      	beq.n	800897e <USBD_StdEPReq+0x1f2>
 800896e:	7bbb      	ldrb	r3, [r7, #14]
 8008970:	2b80      	cmp	r3, #128	@ 0x80
 8008972:	d004      	beq.n	800897e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008974:	6839      	ldr	r1, [r7, #0]
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f000 fbef 	bl	800915a <USBD_CtlError>
                break;
 800897c:	e093      	b.n	8008aa6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800897e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008982:	2b00      	cmp	r3, #0
 8008984:	da0b      	bge.n	800899e <USBD_StdEPReq+0x212>
 8008986:	7bbb      	ldrb	r3, [r7, #14]
 8008988:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800898c:	4613      	mov	r3, r2
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	4413      	add	r3, r2
 8008992:	009b      	lsls	r3, r3, #2
 8008994:	3310      	adds	r3, #16
 8008996:	687a      	ldr	r2, [r7, #4]
 8008998:	4413      	add	r3, r2
 800899a:	3304      	adds	r3, #4
 800899c:	e00b      	b.n	80089b6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800899e:	7bbb      	ldrb	r3, [r7, #14]
 80089a0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80089a4:	4613      	mov	r3, r2
 80089a6:	009b      	lsls	r3, r3, #2
 80089a8:	4413      	add	r3, r2
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	4413      	add	r3, r2
 80089b4:	3304      	adds	r3, #4
 80089b6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	2200      	movs	r2, #0
 80089bc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	330e      	adds	r3, #14
 80089c2:	2202      	movs	r2, #2
 80089c4:	4619      	mov	r1, r3
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 fc44 	bl	8009254 <USBD_CtlSendData>
              break;
 80089cc:	e06b      	b.n	8008aa6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80089ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	da11      	bge.n	80089fa <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80089d6:	7bbb      	ldrb	r3, [r7, #14]
 80089d8:	f003 020f 	and.w	r2, r3, #15
 80089dc:	6879      	ldr	r1, [r7, #4]
 80089de:	4613      	mov	r3, r2
 80089e0:	009b      	lsls	r3, r3, #2
 80089e2:	4413      	add	r3, r2
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	440b      	add	r3, r1
 80089e8:	3323      	adds	r3, #35	@ 0x23
 80089ea:	781b      	ldrb	r3, [r3, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d117      	bne.n	8008a20 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 80089f0:	6839      	ldr	r1, [r7, #0]
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 fbb1 	bl	800915a <USBD_CtlError>
                  break;
 80089f8:	e055      	b.n	8008aa6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80089fa:	7bbb      	ldrb	r3, [r7, #14]
 80089fc:	f003 020f 	and.w	r2, r3, #15
 8008a00:	6879      	ldr	r1, [r7, #4]
 8008a02:	4613      	mov	r3, r2
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	4413      	add	r3, r2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	440b      	add	r3, r1
 8008a0c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008a10:	781b      	ldrb	r3, [r3, #0]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d104      	bne.n	8008a20 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008a16:	6839      	ldr	r1, [r7, #0]
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f000 fb9e 	bl	800915a <USBD_CtlError>
                  break;
 8008a1e:	e042      	b.n	8008aa6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	da0b      	bge.n	8008a40 <USBD_StdEPReq+0x2b4>
 8008a28:	7bbb      	ldrb	r3, [r7, #14]
 8008a2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008a2e:	4613      	mov	r3, r2
 8008a30:	009b      	lsls	r3, r3, #2
 8008a32:	4413      	add	r3, r2
 8008a34:	009b      	lsls	r3, r3, #2
 8008a36:	3310      	adds	r3, #16
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	3304      	adds	r3, #4
 8008a3e:	e00b      	b.n	8008a58 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008a40:	7bbb      	ldrb	r3, [r7, #14]
 8008a42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a46:	4613      	mov	r3, r2
 8008a48:	009b      	lsls	r3, r3, #2
 8008a4a:	4413      	add	r3, r2
 8008a4c:	009b      	lsls	r3, r3, #2
 8008a4e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a52:	687a      	ldr	r2, [r7, #4]
 8008a54:	4413      	add	r3, r2
 8008a56:	3304      	adds	r3, #4
 8008a58:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008a5a:	7bbb      	ldrb	r3, [r7, #14]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d002      	beq.n	8008a66 <USBD_StdEPReq+0x2da>
 8008a60:	7bbb      	ldrb	r3, [r7, #14]
 8008a62:	2b80      	cmp	r3, #128	@ 0x80
 8008a64:	d103      	bne.n	8008a6e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	2200      	movs	r2, #0
 8008a6a:	739a      	strb	r2, [r3, #14]
 8008a6c:	e00e      	b.n	8008a8c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008a6e:	7bbb      	ldrb	r3, [r7, #14]
 8008a70:	4619      	mov	r1, r3
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f001 f896 	bl	8009ba4 <USBD_LL_IsStallEP>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d003      	beq.n	8008a86 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	2201      	movs	r2, #1
 8008a82:	739a      	strb	r2, [r3, #14]
 8008a84:	e002      	b.n	8008a8c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	330e      	adds	r3, #14
 8008a90:	2202      	movs	r2, #2
 8008a92:	4619      	mov	r1, r3
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 fbdd 	bl	8009254 <USBD_CtlSendData>
              break;
 8008a9a:	e004      	b.n	8008aa6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008a9c:	6839      	ldr	r1, [r7, #0]
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 fb5b 	bl	800915a <USBD_CtlError>
              break;
 8008aa4:	bf00      	nop
          }
          break;
 8008aa6:	e004      	b.n	8008ab2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008aa8:	6839      	ldr	r1, [r7, #0]
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f000 fb55 	bl	800915a <USBD_CtlError>
          break;
 8008ab0:	bf00      	nop
      }
      break;
 8008ab2:	e005      	b.n	8008ac0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008ab4:	6839      	ldr	r1, [r7, #0]
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 fb4f 	bl	800915a <USBD_CtlError>
      break;
 8008abc:	e000      	b.n	8008ac0 <USBD_StdEPReq+0x334>
      break;
 8008abe:	bf00      	nop
  }

  return ret;
 8008ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3710      	adds	r7, #16
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}
	...

08008acc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
 8008ad4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008ada:	2300      	movs	r3, #0
 8008adc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	885b      	ldrh	r3, [r3, #2]
 8008ae6:	0a1b      	lsrs	r3, r3, #8
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	3b01      	subs	r3, #1
 8008aec:	2b06      	cmp	r3, #6
 8008aee:	f200 8128 	bhi.w	8008d42 <USBD_GetDescriptor+0x276>
 8008af2:	a201      	add	r2, pc, #4	@ (adr r2, 8008af8 <USBD_GetDescriptor+0x2c>)
 8008af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af8:	08008b15 	.word	0x08008b15
 8008afc:	08008b2d 	.word	0x08008b2d
 8008b00:	08008b6d 	.word	0x08008b6d
 8008b04:	08008d43 	.word	0x08008d43
 8008b08:	08008d43 	.word	0x08008d43
 8008b0c:	08008ce3 	.word	0x08008ce3
 8008b10:	08008d0f 	.word	0x08008d0f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	7c12      	ldrb	r2, [r2, #16]
 8008b20:	f107 0108 	add.w	r1, r7, #8
 8008b24:	4610      	mov	r0, r2
 8008b26:	4798      	blx	r3
 8008b28:	60f8      	str	r0, [r7, #12]
      break;
 8008b2a:	e112      	b.n	8008d52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	7c1b      	ldrb	r3, [r3, #16]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d10d      	bne.n	8008b50 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b3c:	f107 0208 	add.w	r2, r7, #8
 8008b40:	4610      	mov	r0, r2
 8008b42:	4798      	blx	r3
 8008b44:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	3301      	adds	r3, #1
 8008b4a:	2202      	movs	r2, #2
 8008b4c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008b4e:	e100      	b.n	8008d52 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b58:	f107 0208 	add.w	r2, r7, #8
 8008b5c:	4610      	mov	r0, r2
 8008b5e:	4798      	blx	r3
 8008b60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	3301      	adds	r3, #1
 8008b66:	2202      	movs	r2, #2
 8008b68:	701a      	strb	r2, [r3, #0]
      break;
 8008b6a:	e0f2      	b.n	8008d52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	885b      	ldrh	r3, [r3, #2]
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b05      	cmp	r3, #5
 8008b74:	f200 80ac 	bhi.w	8008cd0 <USBD_GetDescriptor+0x204>
 8008b78:	a201      	add	r2, pc, #4	@ (adr r2, 8008b80 <USBD_GetDescriptor+0xb4>)
 8008b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b7e:	bf00      	nop
 8008b80:	08008b99 	.word	0x08008b99
 8008b84:	08008bcd 	.word	0x08008bcd
 8008b88:	08008c01 	.word	0x08008c01
 8008b8c:	08008c35 	.word	0x08008c35
 8008b90:	08008c69 	.word	0x08008c69
 8008b94:	08008c9d 	.word	0x08008c9d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d00b      	beq.n	8008bbc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	687a      	ldr	r2, [r7, #4]
 8008bae:	7c12      	ldrb	r2, [r2, #16]
 8008bb0:	f107 0108 	add.w	r1, r7, #8
 8008bb4:	4610      	mov	r0, r2
 8008bb6:	4798      	blx	r3
 8008bb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bba:	e091      	b.n	8008ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bbc:	6839      	ldr	r1, [r7, #0]
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 facb 	bl	800915a <USBD_CtlError>
            err++;
 8008bc4:	7afb      	ldrb	r3, [r7, #11]
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	72fb      	strb	r3, [r7, #11]
          break;
 8008bca:	e089      	b.n	8008ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d00b      	beq.n	8008bf0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	7c12      	ldrb	r2, [r2, #16]
 8008be4:	f107 0108 	add.w	r1, r7, #8
 8008be8:	4610      	mov	r0, r2
 8008bea:	4798      	blx	r3
 8008bec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bee:	e077      	b.n	8008ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bf0:	6839      	ldr	r1, [r7, #0]
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f000 fab1 	bl	800915a <USBD_CtlError>
            err++;
 8008bf8:	7afb      	ldrb	r3, [r7, #11]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	72fb      	strb	r3, [r7, #11]
          break;
 8008bfe:	e06f      	b.n	8008ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c06:	68db      	ldr	r3, [r3, #12]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00b      	beq.n	8008c24 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c12:	68db      	ldr	r3, [r3, #12]
 8008c14:	687a      	ldr	r2, [r7, #4]
 8008c16:	7c12      	ldrb	r2, [r2, #16]
 8008c18:	f107 0108 	add.w	r1, r7, #8
 8008c1c:	4610      	mov	r0, r2
 8008c1e:	4798      	blx	r3
 8008c20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c22:	e05d      	b.n	8008ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c24:	6839      	ldr	r1, [r7, #0]
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 fa97 	bl	800915a <USBD_CtlError>
            err++;
 8008c2c:	7afb      	ldrb	r3, [r7, #11]
 8008c2e:	3301      	adds	r3, #1
 8008c30:	72fb      	strb	r3, [r7, #11]
          break;
 8008c32:	e055      	b.n	8008ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c3a:	691b      	ldr	r3, [r3, #16]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d00b      	beq.n	8008c58 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c46:	691b      	ldr	r3, [r3, #16]
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	7c12      	ldrb	r2, [r2, #16]
 8008c4c:	f107 0108 	add.w	r1, r7, #8
 8008c50:	4610      	mov	r0, r2
 8008c52:	4798      	blx	r3
 8008c54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c56:	e043      	b.n	8008ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c58:	6839      	ldr	r1, [r7, #0]
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 fa7d 	bl	800915a <USBD_CtlError>
            err++;
 8008c60:	7afb      	ldrb	r3, [r7, #11]
 8008c62:	3301      	adds	r3, #1
 8008c64:	72fb      	strb	r3, [r7, #11]
          break;
 8008c66:	e03b      	b.n	8008ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c6e:	695b      	ldr	r3, [r3, #20]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d00b      	beq.n	8008c8c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c7a:	695b      	ldr	r3, [r3, #20]
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	7c12      	ldrb	r2, [r2, #16]
 8008c80:	f107 0108 	add.w	r1, r7, #8
 8008c84:	4610      	mov	r0, r2
 8008c86:	4798      	blx	r3
 8008c88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008c8a:	e029      	b.n	8008ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008c8c:	6839      	ldr	r1, [r7, #0]
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 fa63 	bl	800915a <USBD_CtlError>
            err++;
 8008c94:	7afb      	ldrb	r3, [r7, #11]
 8008c96:	3301      	adds	r3, #1
 8008c98:	72fb      	strb	r3, [r7, #11]
          break;
 8008c9a:	e021      	b.n	8008ce0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ca2:	699b      	ldr	r3, [r3, #24]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d00b      	beq.n	8008cc0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008cae:	699b      	ldr	r3, [r3, #24]
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	7c12      	ldrb	r2, [r2, #16]
 8008cb4:	f107 0108 	add.w	r1, r7, #8
 8008cb8:	4610      	mov	r0, r2
 8008cba:	4798      	blx	r3
 8008cbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008cbe:	e00f      	b.n	8008ce0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008cc0:	6839      	ldr	r1, [r7, #0]
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 fa49 	bl	800915a <USBD_CtlError>
            err++;
 8008cc8:	7afb      	ldrb	r3, [r7, #11]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	72fb      	strb	r3, [r7, #11]
          break;
 8008cce:	e007      	b.n	8008ce0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008cd0:	6839      	ldr	r1, [r7, #0]
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f000 fa41 	bl	800915a <USBD_CtlError>
          err++;
 8008cd8:	7afb      	ldrb	r3, [r7, #11]
 8008cda:	3301      	adds	r3, #1
 8008cdc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008cde:	bf00      	nop
      }
      break;
 8008ce0:	e037      	b.n	8008d52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	7c1b      	ldrb	r3, [r3, #16]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d109      	bne.n	8008cfe <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cf2:	f107 0208 	add.w	r2, r7, #8
 8008cf6:	4610      	mov	r0, r2
 8008cf8:	4798      	blx	r3
 8008cfa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008cfc:	e029      	b.n	8008d52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008cfe:	6839      	ldr	r1, [r7, #0]
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f000 fa2a 	bl	800915a <USBD_CtlError>
        err++;
 8008d06:	7afb      	ldrb	r3, [r7, #11]
 8008d08:	3301      	adds	r3, #1
 8008d0a:	72fb      	strb	r3, [r7, #11]
      break;
 8008d0c:	e021      	b.n	8008d52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	7c1b      	ldrb	r3, [r3, #16]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d10d      	bne.n	8008d32 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d1e:	f107 0208 	add.w	r2, r7, #8
 8008d22:	4610      	mov	r0, r2
 8008d24:	4798      	blx	r3
 8008d26:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	2207      	movs	r2, #7
 8008d2e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008d30:	e00f      	b.n	8008d52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008d32:	6839      	ldr	r1, [r7, #0]
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 fa10 	bl	800915a <USBD_CtlError>
        err++;
 8008d3a:	7afb      	ldrb	r3, [r7, #11]
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	72fb      	strb	r3, [r7, #11]
      break;
 8008d40:	e007      	b.n	8008d52 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008d42:	6839      	ldr	r1, [r7, #0]
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 fa08 	bl	800915a <USBD_CtlError>
      err++;
 8008d4a:	7afb      	ldrb	r3, [r7, #11]
 8008d4c:	3301      	adds	r3, #1
 8008d4e:	72fb      	strb	r3, [r7, #11]
      break;
 8008d50:	bf00      	nop
  }

  if (err != 0U)
 8008d52:	7afb      	ldrb	r3, [r7, #11]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d11e      	bne.n	8008d96 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	88db      	ldrh	r3, [r3, #6]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d016      	beq.n	8008d8e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008d60:	893b      	ldrh	r3, [r7, #8]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d00e      	beq.n	8008d84 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	88da      	ldrh	r2, [r3, #6]
 8008d6a:	893b      	ldrh	r3, [r7, #8]
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	bf28      	it	cs
 8008d70:	4613      	movcs	r3, r2
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008d76:	893b      	ldrh	r3, [r7, #8]
 8008d78:	461a      	mov	r2, r3
 8008d7a:	68f9      	ldr	r1, [r7, #12]
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 fa69 	bl	8009254 <USBD_CtlSendData>
 8008d82:	e009      	b.n	8008d98 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008d84:	6839      	ldr	r1, [r7, #0]
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f000 f9e7 	bl	800915a <USBD_CtlError>
 8008d8c:	e004      	b.n	8008d98 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008d8e:	6878      	ldr	r0, [r7, #4]
 8008d90:	f000 fac1 	bl	8009316 <USBD_CtlSendStatus>
 8008d94:	e000      	b.n	8008d98 <USBD_GetDescriptor+0x2cc>
    return;
 8008d96:	bf00      	nop
  }
}
 8008d98:	3710      	adds	r7, #16
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop

08008da0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
 8008da8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	889b      	ldrh	r3, [r3, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d131      	bne.n	8008e16 <USBD_SetAddress+0x76>
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	88db      	ldrh	r3, [r3, #6]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d12d      	bne.n	8008e16 <USBD_SetAddress+0x76>
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	885b      	ldrh	r3, [r3, #2]
 8008dbe:	2b7f      	cmp	r3, #127	@ 0x7f
 8008dc0:	d829      	bhi.n	8008e16 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	885b      	ldrh	r3, [r3, #2]
 8008dc6:	b2db      	uxtb	r3, r3
 8008dc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dcc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dd4:	b2db      	uxtb	r3, r3
 8008dd6:	2b03      	cmp	r3, #3
 8008dd8:	d104      	bne.n	8008de4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008dda:	6839      	ldr	r1, [r7, #0]
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 f9bc 	bl	800915a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008de2:	e01d      	b.n	8008e20 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	7bfa      	ldrb	r2, [r7, #15]
 8008de8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008dec:	7bfb      	ldrb	r3, [r7, #15]
 8008dee:	4619      	mov	r1, r3
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f000 ff03 	bl	8009bfc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f000 fa8d 	bl	8009316 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008dfc:	7bfb      	ldrb	r3, [r7, #15]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d004      	beq.n	8008e0c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2202      	movs	r2, #2
 8008e06:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e0a:	e009      	b.n	8008e20 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e14:	e004      	b.n	8008e20 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008e16:	6839      	ldr	r1, [r7, #0]
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 f99e 	bl	800915a <USBD_CtlError>
  }
}
 8008e1e:	bf00      	nop
 8008e20:	bf00      	nop
 8008e22:	3710      	adds	r7, #16
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}

08008e28 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e32:	2300      	movs	r3, #0
 8008e34:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	885b      	ldrh	r3, [r3, #2]
 8008e3a:	b2da      	uxtb	r2, r3
 8008e3c:	4b4e      	ldr	r3, [pc, #312]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008e3e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008e40:	4b4d      	ldr	r3, [pc, #308]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008e42:	781b      	ldrb	r3, [r3, #0]
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d905      	bls.n	8008e54 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008e48:	6839      	ldr	r1, [r7, #0]
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f000 f985 	bl	800915a <USBD_CtlError>
    return USBD_FAIL;
 8008e50:	2303      	movs	r3, #3
 8008e52:	e08c      	b.n	8008f6e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	2b02      	cmp	r3, #2
 8008e5e:	d002      	beq.n	8008e66 <USBD_SetConfig+0x3e>
 8008e60:	2b03      	cmp	r3, #3
 8008e62:	d029      	beq.n	8008eb8 <USBD_SetConfig+0x90>
 8008e64:	e075      	b.n	8008f52 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008e66:	4b44      	ldr	r3, [pc, #272]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008e68:	781b      	ldrb	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d020      	beq.n	8008eb0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008e6e:	4b42      	ldr	r3, [pc, #264]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	461a      	mov	r2, r3
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008e78:	4b3f      	ldr	r3, [pc, #252]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f7ff f805 	bl	8007e8e <USBD_SetClassConfig>
 8008e84:	4603      	mov	r3, r0
 8008e86:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008e88:	7bfb      	ldrb	r3, [r7, #15]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d008      	beq.n	8008ea0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008e8e:	6839      	ldr	r1, [r7, #0]
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 f962 	bl	800915a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2202      	movs	r2, #2
 8008e9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008e9e:	e065      	b.n	8008f6c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f000 fa38 	bl	8009316 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2203      	movs	r2, #3
 8008eaa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008eae:	e05d      	b.n	8008f6c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f000 fa30 	bl	8009316 <USBD_CtlSendStatus>
      break;
 8008eb6:	e059      	b.n	8008f6c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008eb8:	4b2f      	ldr	r3, [pc, #188]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008eba:	781b      	ldrb	r3, [r3, #0]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d112      	bne.n	8008ee6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2202      	movs	r2, #2
 8008ec4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008ec8:	4b2b      	ldr	r3, [pc, #172]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008eca:	781b      	ldrb	r3, [r3, #0]
 8008ecc:	461a      	mov	r2, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008ed2:	4b29      	ldr	r3, [pc, #164]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f7fe fff4 	bl	8007ec6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 fa19 	bl	8009316 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008ee4:	e042      	b.n	8008f6c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008ee6:	4b24      	ldr	r3, [pc, #144]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	461a      	mov	r2, r3
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d02a      	beq.n	8008f4a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	4619      	mov	r1, r3
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	f7fe ffe2 	bl	8007ec6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008f02:	4b1d      	ldr	r3, [pc, #116]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008f04:	781b      	ldrb	r3, [r3, #0]
 8008f06:	461a      	mov	r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	4619      	mov	r1, r3
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f7fe ffbb 	bl	8007e8e <USBD_SetClassConfig>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008f1c:	7bfb      	ldrb	r3, [r7, #15]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d00f      	beq.n	8008f42 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008f22:	6839      	ldr	r1, [r7, #0]
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 f918 	bl	800915a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	b2db      	uxtb	r3, r3
 8008f30:	4619      	mov	r1, r3
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f7fe ffc7 	bl	8007ec6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2202      	movs	r2, #2
 8008f3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008f40:	e014      	b.n	8008f6c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f000 f9e7 	bl	8009316 <USBD_CtlSendStatus>
      break;
 8008f48:	e010      	b.n	8008f6c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f000 f9e3 	bl	8009316 <USBD_CtlSendStatus>
      break;
 8008f50:	e00c      	b.n	8008f6c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008f52:	6839      	ldr	r1, [r7, #0]
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 f900 	bl	800915a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008f5a:	4b07      	ldr	r3, [pc, #28]	@ (8008f78 <USBD_SetConfig+0x150>)
 8008f5c:	781b      	ldrb	r3, [r3, #0]
 8008f5e:	4619      	mov	r1, r3
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f7fe ffb0 	bl	8007ec6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008f66:	2303      	movs	r3, #3
 8008f68:	73fb      	strb	r3, [r7, #15]
      break;
 8008f6a:	bf00      	nop
  }

  return ret;
 8008f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	bf00      	nop
 8008f78:	200004cc 	.word	0x200004cc

08008f7c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	88db      	ldrh	r3, [r3, #6]
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d004      	beq.n	8008f98 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008f8e:	6839      	ldr	r1, [r7, #0]
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f000 f8e2 	bl	800915a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008f96:	e023      	b.n	8008fe0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	2b02      	cmp	r3, #2
 8008fa2:	dc02      	bgt.n	8008faa <USBD_GetConfig+0x2e>
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	dc03      	bgt.n	8008fb0 <USBD_GetConfig+0x34>
 8008fa8:	e015      	b.n	8008fd6 <USBD_GetConfig+0x5a>
 8008faa:	2b03      	cmp	r3, #3
 8008fac:	d00b      	beq.n	8008fc6 <USBD_GetConfig+0x4a>
 8008fae:	e012      	b.n	8008fd6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	3308      	adds	r3, #8
 8008fba:	2201      	movs	r2, #1
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 f948 	bl	8009254 <USBD_CtlSendData>
        break;
 8008fc4:	e00c      	b.n	8008fe0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	3304      	adds	r3, #4
 8008fca:	2201      	movs	r2, #1
 8008fcc:	4619      	mov	r1, r3
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f000 f940 	bl	8009254 <USBD_CtlSendData>
        break;
 8008fd4:	e004      	b.n	8008fe0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008fd6:	6839      	ldr	r1, [r7, #0]
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 f8be 	bl	800915a <USBD_CtlError>
        break;
 8008fde:	bf00      	nop
}
 8008fe0:	bf00      	nop
 8008fe2:	3708      	adds	r7, #8
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bd80      	pop	{r7, pc}

08008fe8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
 8008ff0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	3b01      	subs	r3, #1
 8008ffc:	2b02      	cmp	r3, #2
 8008ffe:	d81e      	bhi.n	800903e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	88db      	ldrh	r3, [r3, #6]
 8009004:	2b02      	cmp	r3, #2
 8009006:	d004      	beq.n	8009012 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009008:	6839      	ldr	r1, [r7, #0]
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f000 f8a5 	bl	800915a <USBD_CtlError>
        break;
 8009010:	e01a      	b.n	8009048 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2201      	movs	r2, #1
 8009016:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800901e:	2b00      	cmp	r3, #0
 8009020:	d005      	beq.n	800902e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	68db      	ldr	r3, [r3, #12]
 8009026:	f043 0202 	orr.w	r2, r3, #2
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	330c      	adds	r3, #12
 8009032:	2202      	movs	r2, #2
 8009034:	4619      	mov	r1, r3
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 f90c 	bl	8009254 <USBD_CtlSendData>
      break;
 800903c:	e004      	b.n	8009048 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800903e:	6839      	ldr	r1, [r7, #0]
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f000 f88a 	bl	800915a <USBD_CtlError>
      break;
 8009046:	bf00      	nop
  }
}
 8009048:	bf00      	nop
 800904a:	3708      	adds	r7, #8
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b082      	sub	sp, #8
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
 8009058:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	885b      	ldrh	r3, [r3, #2]
 800905e:	2b01      	cmp	r3, #1
 8009060:	d107      	bne.n	8009072 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2201      	movs	r2, #1
 8009066:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f000 f953 	bl	8009316 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009070:	e013      	b.n	800909a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	885b      	ldrh	r3, [r3, #2]
 8009076:	2b02      	cmp	r3, #2
 8009078:	d10b      	bne.n	8009092 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	889b      	ldrh	r3, [r3, #4]
 800907e:	0a1b      	lsrs	r3, r3, #8
 8009080:	b29b      	uxth	r3, r3
 8009082:	b2da      	uxtb	r2, r3
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 f943 	bl	8009316 <USBD_CtlSendStatus>
}
 8009090:	e003      	b.n	800909a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009092:	6839      	ldr	r1, [r7, #0]
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f000 f860 	bl	800915a <USBD_CtlError>
}
 800909a:	bf00      	nop
 800909c:	3708      	adds	r7, #8
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}

080090a2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090a2:	b580      	push	{r7, lr}
 80090a4:	b082      	sub	sp, #8
 80090a6:	af00      	add	r7, sp, #0
 80090a8:	6078      	str	r0, [r7, #4]
 80090aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090b2:	b2db      	uxtb	r3, r3
 80090b4:	3b01      	subs	r3, #1
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	d80b      	bhi.n	80090d2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	885b      	ldrh	r3, [r3, #2]
 80090be:	2b01      	cmp	r3, #1
 80090c0:	d10c      	bne.n	80090dc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 f923 	bl	8009316 <USBD_CtlSendStatus>
      }
      break;
 80090d0:	e004      	b.n	80090dc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80090d2:	6839      	ldr	r1, [r7, #0]
 80090d4:	6878      	ldr	r0, [r7, #4]
 80090d6:	f000 f840 	bl	800915a <USBD_CtlError>
      break;
 80090da:	e000      	b.n	80090de <USBD_ClrFeature+0x3c>
      break;
 80090dc:	bf00      	nop
  }
}
 80090de:	bf00      	nop
 80090e0:	3708      	adds	r7, #8
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}

080090e6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80090e6:	b580      	push	{r7, lr}
 80090e8:	b084      	sub	sp, #16
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	6078      	str	r0, [r7, #4]
 80090ee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	781a      	ldrb	r2, [r3, #0]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	3301      	adds	r3, #1
 8009100:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	781a      	ldrb	r2, [r3, #0]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	3301      	adds	r3, #1
 800910e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009110:	68f8      	ldr	r0, [r7, #12]
 8009112:	f7ff fa3d 	bl	8008590 <SWAPBYTE>
 8009116:	4603      	mov	r3, r0
 8009118:	461a      	mov	r2, r3
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	3301      	adds	r3, #1
 8009122:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	3301      	adds	r3, #1
 8009128:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800912a:	68f8      	ldr	r0, [r7, #12]
 800912c:	f7ff fa30 	bl	8008590 <SWAPBYTE>
 8009130:	4603      	mov	r3, r0
 8009132:	461a      	mov	r2, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	3301      	adds	r3, #1
 800913c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	3301      	adds	r3, #1
 8009142:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009144:	68f8      	ldr	r0, [r7, #12]
 8009146:	f7ff fa23 	bl	8008590 <SWAPBYTE>
 800914a:	4603      	mov	r3, r0
 800914c:	461a      	mov	r2, r3
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	80da      	strh	r2, [r3, #6]
}
 8009152:	bf00      	nop
 8009154:	3710      	adds	r7, #16
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800915a:	b580      	push	{r7, lr}
 800915c:	b082      	sub	sp, #8
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
 8009162:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009164:	2180      	movs	r1, #128	@ 0x80
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 fcde 	bl	8009b28 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800916c:	2100      	movs	r1, #0
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f000 fcda 	bl	8009b28 <USBD_LL_StallEP>
}
 8009174:	bf00      	nop
 8009176:	3708      	adds	r7, #8
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}

0800917c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b086      	sub	sp, #24
 8009180:	af00      	add	r7, sp, #0
 8009182:	60f8      	str	r0, [r7, #12]
 8009184:	60b9      	str	r1, [r7, #8]
 8009186:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009188:	2300      	movs	r3, #0
 800918a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d042      	beq.n	8009218 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009196:	6938      	ldr	r0, [r7, #16]
 8009198:	f000 f842 	bl	8009220 <USBD_GetLen>
 800919c:	4603      	mov	r3, r0
 800919e:	3301      	adds	r3, #1
 80091a0:	005b      	lsls	r3, r3, #1
 80091a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091a6:	d808      	bhi.n	80091ba <USBD_GetString+0x3e>
 80091a8:	6938      	ldr	r0, [r7, #16]
 80091aa:	f000 f839 	bl	8009220 <USBD_GetLen>
 80091ae:	4603      	mov	r3, r0
 80091b0:	3301      	adds	r3, #1
 80091b2:	b29b      	uxth	r3, r3
 80091b4:	005b      	lsls	r3, r3, #1
 80091b6:	b29a      	uxth	r2, r3
 80091b8:	e001      	b.n	80091be <USBD_GetString+0x42>
 80091ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80091c2:	7dfb      	ldrb	r3, [r7, #23]
 80091c4:	68ba      	ldr	r2, [r7, #8]
 80091c6:	4413      	add	r3, r2
 80091c8:	687a      	ldr	r2, [r7, #4]
 80091ca:	7812      	ldrb	r2, [r2, #0]
 80091cc:	701a      	strb	r2, [r3, #0]
  idx++;
 80091ce:	7dfb      	ldrb	r3, [r7, #23]
 80091d0:	3301      	adds	r3, #1
 80091d2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80091d4:	7dfb      	ldrb	r3, [r7, #23]
 80091d6:	68ba      	ldr	r2, [r7, #8]
 80091d8:	4413      	add	r3, r2
 80091da:	2203      	movs	r2, #3
 80091dc:	701a      	strb	r2, [r3, #0]
  idx++;
 80091de:	7dfb      	ldrb	r3, [r7, #23]
 80091e0:	3301      	adds	r3, #1
 80091e2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80091e4:	e013      	b.n	800920e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80091e6:	7dfb      	ldrb	r3, [r7, #23]
 80091e8:	68ba      	ldr	r2, [r7, #8]
 80091ea:	4413      	add	r3, r2
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	7812      	ldrb	r2, [r2, #0]
 80091f0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	3301      	adds	r3, #1
 80091f6:	613b      	str	r3, [r7, #16]
    idx++;
 80091f8:	7dfb      	ldrb	r3, [r7, #23]
 80091fa:	3301      	adds	r3, #1
 80091fc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80091fe:	7dfb      	ldrb	r3, [r7, #23]
 8009200:	68ba      	ldr	r2, [r7, #8]
 8009202:	4413      	add	r3, r2
 8009204:	2200      	movs	r2, #0
 8009206:	701a      	strb	r2, [r3, #0]
    idx++;
 8009208:	7dfb      	ldrb	r3, [r7, #23]
 800920a:	3301      	adds	r3, #1
 800920c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	781b      	ldrb	r3, [r3, #0]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d1e7      	bne.n	80091e6 <USBD_GetString+0x6a>
 8009216:	e000      	b.n	800921a <USBD_GetString+0x9e>
    return;
 8009218:	bf00      	nop
  }
}
 800921a:	3718      	adds	r7, #24
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009220:	b480      	push	{r7}
 8009222:	b085      	sub	sp, #20
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009228:	2300      	movs	r3, #0
 800922a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009230:	e005      	b.n	800923e <USBD_GetLen+0x1e>
  {
    len++;
 8009232:	7bfb      	ldrb	r3, [r7, #15]
 8009234:	3301      	adds	r3, #1
 8009236:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	3301      	adds	r3, #1
 800923c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d1f5      	bne.n	8009232 <USBD_GetLen+0x12>
  }

  return len;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
}
 8009248:	4618      	mov	r0, r3
 800924a:	3714      	adds	r7, #20
 800924c:	46bd      	mov	sp, r7
 800924e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009252:	4770      	bx	lr

08009254 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b084      	sub	sp, #16
 8009258:	af00      	add	r7, sp, #0
 800925a:	60f8      	str	r0, [r7, #12]
 800925c:	60b9      	str	r1, [r7, #8]
 800925e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	2202      	movs	r2, #2
 8009264:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	687a      	ldr	r2, [r7, #4]
 800926c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	68ba      	ldr	r2, [r7, #8]
 8009272:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	68ba      	ldr	r2, [r7, #8]
 800927e:	2100      	movs	r1, #0
 8009280:	68f8      	ldr	r0, [r7, #12]
 8009282:	f000 fcda 	bl	8009c3a <USBD_LL_Transmit>

  return USBD_OK;
 8009286:	2300      	movs	r3, #0
}
 8009288:	4618      	mov	r0, r3
 800928a:	3710      	adds	r7, #16
 800928c:	46bd      	mov	sp, r7
 800928e:	bd80      	pop	{r7, pc}

08009290 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b084      	sub	sp, #16
 8009294:	af00      	add	r7, sp, #0
 8009296:	60f8      	str	r0, [r7, #12]
 8009298:	60b9      	str	r1, [r7, #8]
 800929a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	2100      	movs	r1, #0
 80092a2:	68f8      	ldr	r0, [r7, #12]
 80092a4:	f000 fcc9 	bl	8009c3a <USBD_LL_Transmit>

  return USBD_OK;
 80092a8:	2300      	movs	r3, #0
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3710      	adds	r7, #16
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}

080092b2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80092b2:	b580      	push	{r7, lr}
 80092b4:	b084      	sub	sp, #16
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	60f8      	str	r0, [r7, #12]
 80092ba:	60b9      	str	r1, [r7, #8]
 80092bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	2203      	movs	r2, #3
 80092c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	68ba      	ldr	r2, [r7, #8]
 80092d2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	687a      	ldr	r2, [r7, #4]
 80092da:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	68ba      	ldr	r2, [r7, #8]
 80092e2:	2100      	movs	r1, #0
 80092e4:	68f8      	ldr	r0, [r7, #12]
 80092e6:	f000 fcc9 	bl	8009c7c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	68ba      	ldr	r2, [r7, #8]
 8009304:	2100      	movs	r1, #0
 8009306:	68f8      	ldr	r0, [r7, #12]
 8009308:	f000 fcb8 	bl	8009c7c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800930c:	2300      	movs	r3, #0
}
 800930e:	4618      	mov	r0, r3
 8009310:	3710      	adds	r7, #16
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}

08009316 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009316:	b580      	push	{r7, lr}
 8009318:	b082      	sub	sp, #8
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2204      	movs	r2, #4
 8009322:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009326:	2300      	movs	r3, #0
 8009328:	2200      	movs	r2, #0
 800932a:	2100      	movs	r1, #0
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 fc84 	bl	8009c3a <USBD_LL_Transmit>

  return USBD_OK;
 8009332:	2300      	movs	r3, #0
}
 8009334:	4618      	mov	r0, r3
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b082      	sub	sp, #8
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2205      	movs	r2, #5
 8009348:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800934c:	2300      	movs	r3, #0
 800934e:	2200      	movs	r2, #0
 8009350:	2100      	movs	r1, #0
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 fc92 	bl	8009c7c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009358:	2300      	movs	r3, #0
}
 800935a:	4618      	mov	r0, r3
 800935c:	3708      	adds	r7, #8
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
	...

08009364 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009368:	2200      	movs	r2, #0
 800936a:	4912      	ldr	r1, [pc, #72]	@ (80093b4 <MX_USB_DEVICE_Init+0x50>)
 800936c:	4812      	ldr	r0, [pc, #72]	@ (80093b8 <MX_USB_DEVICE_Init+0x54>)
 800936e:	f7fe fd11 	bl	8007d94 <USBD_Init>
 8009372:	4603      	mov	r3, r0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d001      	beq.n	800937c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009378:	f7f7 fade 	bl	8000938 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 800937c:	490f      	ldr	r1, [pc, #60]	@ (80093bc <MX_USB_DEVICE_Init+0x58>)
 800937e:	480e      	ldr	r0, [pc, #56]	@ (80093b8 <MX_USB_DEVICE_Init+0x54>)
 8009380:	f7fe fd38 	bl	8007df4 <USBD_RegisterClass>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	d001      	beq.n	800938e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800938a:	f7f7 fad5 	bl	8000938 <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800938e:	490c      	ldr	r1, [pc, #48]	@ (80093c0 <MX_USB_DEVICE_Init+0x5c>)
 8009390:	4809      	ldr	r0, [pc, #36]	@ (80093b8 <MX_USB_DEVICE_Init+0x54>)
 8009392:	f7fe fcb3 	bl	8007cfc <USBD_AUDIO_RegisterInterface>
 8009396:	4603      	mov	r3, r0
 8009398:	2b00      	cmp	r3, #0
 800939a:	d001      	beq.n	80093a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800939c:	f7f7 facc 	bl	8000938 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80093a0:	4805      	ldr	r0, [pc, #20]	@ (80093b8 <MX_USB_DEVICE_Init+0x54>)
 80093a2:	f7fe fd5d 	bl	8007e60 <USBD_Start>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d001      	beq.n	80093b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80093ac:	f7f7 fac4 	bl	8000938 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80093b0:	bf00      	nop
 80093b2:	bd80      	pop	{r7, pc}
 80093b4:	200000dc 	.word	0x200000dc
 80093b8:	200004d0 	.word	0x200004d0
 80093bc:	2000000c 	.word	0x2000000c
 80093c0:	200000c0 	.word	0x200000c0

080093c4 <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b085      	sub	sp, #20
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	60f8      	str	r0, [r7, #12]
 80093cc:	60b9      	str	r1, [r7, #8]
 80093ce:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  UNUSED(AudioFreq);
  UNUSED(Volume);
  UNUSED(options);
  return (USBD_OK);
 80093d0:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 80093d2:	4618      	mov	r0, r3
 80093d4:	3714      	adds	r7, #20
 80093d6:	46bd      	mov	sp, r7
 80093d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093dc:	4770      	bx	lr

080093de <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 80093de:	b480      	push	{r7}
 80093e0:	b083      	sub	sp, #12
 80093e2:	af00      	add	r7, sp, #0
 80093e4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  UNUSED(options);
  return (USBD_OK);
 80093e6:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	60f8      	str	r0, [r7, #12]
 80093fc:	60b9      	str	r1, [r7, #8]
 80093fe:	4613      	mov	r3, r2
 8009400:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
	switch(cmd)
 8009402:	79fb      	ldrb	r3, [r7, #7]
 8009404:	2b03      	cmp	r3, #3
 8009406:	d00e      	beq.n	8009426 <AUDIO_AudioCmd_FS+0x32>
 8009408:	2b03      	cmp	r3, #3
 800940a:	dc10      	bgt.n	800942e <AUDIO_AudioCmd_FS+0x3a>
 800940c:	2b01      	cmp	r3, #1
 800940e:	d001      	beq.n	8009414 <AUDIO_AudioCmd_FS+0x20>
 8009410:	2b02      	cmp	r3, #2
	      HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)pbuf, size / 2);
	      break;  // break

	    case AUDIO_CMD_PLAY:
	      // DMAOK
	      break;
 8009412:	e00c      	b.n	800942e <AUDIO_AudioCmd_FS+0x3a>
	      HAL_I2S_Transmit_DMA(&hi2s3, (uint16_t*)pbuf, size / 2);
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	085b      	lsrs	r3, r3, #1
 8009418:	b29b      	uxth	r3, r3
 800941a:	461a      	mov	r2, r3
 800941c:	68f9      	ldr	r1, [r7, #12]
 800941e:	4806      	ldr	r0, [pc, #24]	@ (8009438 <AUDIO_AudioCmd_FS+0x44>)
 8009420:	f7f9 f956 	bl	80026d0 <HAL_I2S_Transmit_DMA>
	      break;  // break
 8009424:	e003      	b.n	800942e <AUDIO_AudioCmd_FS+0x3a>

	    case AUDIO_CMD_STOP: // 
	       HAL_I2S_DMAStop(&hi2s3);
 8009426:	4804      	ldr	r0, [pc, #16]	@ (8009438 <AUDIO_AudioCmd_FS+0x44>)
 8009428:	f7f9 f9f6 	bl	8002818 <HAL_I2S_DMAStop>
	       break;
 800942c:	bf00      	nop
	  }

	  // UNUSEDswitch
	  // (STARTC)

	  return (USBD_OK);
 800942e:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8009430:	4618      	mov	r0, r3
 8009432:	3710      	adds	r7, #16
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}
 8009438:	200003cc 	.word	0x200003cc

0800943c <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 800943c:	b480      	push	{r7}
 800943e:	b083      	sub	sp, #12
 8009440:	af00      	add	r7, sp, #0
 8009442:	4603      	mov	r3, r0
 8009444:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  UNUSED(vol);
  return (USBD_OK);
 8009446:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009448:	4618      	mov	r0, r3
 800944a:	370c      	adds	r7, #12
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr

08009454 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 8009454:	b480      	push	{r7}
 8009456:	b083      	sub	sp, #12
 8009458:	af00      	add	r7, sp, #0
 800945a:	4603      	mov	r3, r0
 800945c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(cmd);
  return (USBD_OK);
 800945e:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009460:	4618      	mov	r0, r3
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr

0800946c <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 800946c:	b480      	push	{r7}
 800946e:	b085      	sub	sp, #20
 8009470:	af00      	add	r7, sp, #0
 8009472:	60f8      	str	r0, [r7, #12]
 8009474:	60b9      	str	r1, [r7, #8]
 8009476:	4613      	mov	r3, r2
 8009478:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 800947a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800947c:	4618      	mov	r0, r3
 800947e:	3714      	adds	r7, #20
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 8009488:	b480      	push	{r7}
 800948a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 800948c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800948e:	4618      	mov	r0, r3
 8009490:	46bd      	mov	sp, r7
 8009492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009496:	4770      	bx	lr

08009498 <TransferComplete_CallBack_FS>:
/**
  * @brief  Manages the DMA full transfer complete event.
  * @retval None
  */
void TransferComplete_CallBack_FS(void)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 7 */
  USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_FULL);
 800949c:	2102      	movs	r1, #2
 800949e:	4802      	ldr	r0, [pc, #8]	@ (80094a8 <TransferComplete_CallBack_FS+0x10>)
 80094a0:	f7fe fa23 	bl	80078ea <USBD_AUDIO_Sync>
  /* USER CODE END 7 */
}
 80094a4:	bf00      	nop
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	200004d0 	.word	0x200004d0

080094ac <HalfTransfer_CallBack_FS>:
/**
  * @brief  Manages the DMA Half transfer complete event.
  * @retval None
  */
void HalfTransfer_CallBack_FS(void)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  USBD_AUDIO_Sync(&hUsbDeviceFS, AUDIO_OFFSET_HALF);
 80094b0:	2101      	movs	r1, #1
 80094b2:	4802      	ldr	r0, [pc, #8]	@ (80094bc <HalfTransfer_CallBack_FS+0x10>)
 80094b4:	f7fe fa19 	bl	80078ea <USBD_AUDIO_Sync>
  /* USER CODE END 8 */
}
 80094b8:	bf00      	nop
 80094ba:	bd80      	pop	{r7, pc}
 80094bc:	200004d0 	.word	0x200004d0

080094c0 <HAL_I2S_TxHalfCpltCallback>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

// STM32DMA50%
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b082      	sub	sp, #8
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
    if(hi2s->Instance == SPI3) {
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a04      	ldr	r2, [pc, #16]	@ (80094e0 <HAL_I2S_TxHalfCpltCallback+0x20>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d101      	bne.n	80094d6 <HAL_I2S_TxHalfCpltCallback+0x16>
        HalfTransfer_CallBack_FS(); // 
 80094d2:	f7ff ffeb 	bl	80094ac <HalfTransfer_CallBack_FS>
    }
}
 80094d6:	bf00      	nop
 80094d8:	3708      	adds	r7, #8
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}
 80094de:	bf00      	nop
 80094e0:	40003c00 	.word	0x40003c00

080094e4 <HAL_I2S_TxCpltCallback>:

// STM32DMA100%
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b082      	sub	sp, #8
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
    if(hi2s->Instance == SPI3) {
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a04      	ldr	r2, [pc, #16]	@ (8009504 <HAL_I2S_TxCpltCallback+0x20>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d101      	bne.n	80094fa <HAL_I2S_TxCpltCallback+0x16>
        TransferComplete_CallBack_FS(); // 
 80094f6:	f7ff ffcf 	bl	8009498 <TransferComplete_CallBack_FS>
    }
}
 80094fa:	bf00      	nop
 80094fc:	3708      	adds	r7, #8
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
 8009502:	bf00      	nop
 8009504:	40003c00 	.word	0x40003c00

08009508 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009508:	b480      	push	{r7}
 800950a:	b083      	sub	sp, #12
 800950c:	af00      	add	r7, sp, #0
 800950e:	4603      	mov	r3, r0
 8009510:	6039      	str	r1, [r7, #0]
 8009512:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	2212      	movs	r2, #18
 8009518:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800951a:	4b03      	ldr	r3, [pc, #12]	@ (8009528 <USBD_FS_DeviceDescriptor+0x20>)
}
 800951c:	4618      	mov	r0, r3
 800951e:	370c      	adds	r7, #12
 8009520:	46bd      	mov	sp, r7
 8009522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009526:	4770      	bx	lr
 8009528:	200000f8 	.word	0x200000f8

0800952c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
 8009532:	4603      	mov	r3, r0
 8009534:	6039      	str	r1, [r7, #0]
 8009536:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	2204      	movs	r2, #4
 800953c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800953e:	4b03      	ldr	r3, [pc, #12]	@ (800954c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009540:	4618      	mov	r0, r3
 8009542:	370c      	adds	r7, #12
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr
 800954c:	2000010c 	.word	0x2000010c

08009550 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b082      	sub	sp, #8
 8009554:	af00      	add	r7, sp, #0
 8009556:	4603      	mov	r3, r0
 8009558:	6039      	str	r1, [r7, #0]
 800955a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800955c:	79fb      	ldrb	r3, [r7, #7]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d105      	bne.n	800956e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009562:	683a      	ldr	r2, [r7, #0]
 8009564:	4907      	ldr	r1, [pc, #28]	@ (8009584 <USBD_FS_ProductStrDescriptor+0x34>)
 8009566:	4808      	ldr	r0, [pc, #32]	@ (8009588 <USBD_FS_ProductStrDescriptor+0x38>)
 8009568:	f7ff fe08 	bl	800917c <USBD_GetString>
 800956c:	e004      	b.n	8009578 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800956e:	683a      	ldr	r2, [r7, #0]
 8009570:	4904      	ldr	r1, [pc, #16]	@ (8009584 <USBD_FS_ProductStrDescriptor+0x34>)
 8009572:	4805      	ldr	r0, [pc, #20]	@ (8009588 <USBD_FS_ProductStrDescriptor+0x38>)
 8009574:	f7ff fe02 	bl	800917c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009578:	4b02      	ldr	r3, [pc, #8]	@ (8009584 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800957a:	4618      	mov	r0, r3
 800957c:	3708      	adds	r7, #8
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	200007ac 	.word	0x200007ac
 8009588:	0800a5e8 	.word	0x0800a5e8

0800958c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b082      	sub	sp, #8
 8009590:	af00      	add	r7, sp, #0
 8009592:	4603      	mov	r3, r0
 8009594:	6039      	str	r1, [r7, #0]
 8009596:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009598:	683a      	ldr	r2, [r7, #0]
 800959a:	4904      	ldr	r1, [pc, #16]	@ (80095ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800959c:	4804      	ldr	r0, [pc, #16]	@ (80095b0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800959e:	f7ff fded 	bl	800917c <USBD_GetString>
  return USBD_StrDesc;
 80095a2:	4b02      	ldr	r3, [pc, #8]	@ (80095ac <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3708      	adds	r7, #8
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}
 80095ac:	200007ac 	.word	0x200007ac
 80095b0:	0800a5fc 	.word	0x0800a5fc

080095b4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	4603      	mov	r3, r0
 80095bc:	6039      	str	r1, [r7, #0]
 80095be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	221a      	movs	r2, #26
 80095c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80095c6:	f000 f843 	bl	8009650 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80095ca:	4b02      	ldr	r3, [pc, #8]	@ (80095d4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3708      	adds	r7, #8
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}
 80095d4:	20000110 	.word	0x20000110

080095d8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	4603      	mov	r3, r0
 80095e0:	6039      	str	r1, [r7, #0]
 80095e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80095e4:	79fb      	ldrb	r3, [r7, #7]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d105      	bne.n	80095f6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80095ea:	683a      	ldr	r2, [r7, #0]
 80095ec:	4907      	ldr	r1, [pc, #28]	@ (800960c <USBD_FS_ConfigStrDescriptor+0x34>)
 80095ee:	4808      	ldr	r0, [pc, #32]	@ (8009610 <USBD_FS_ConfigStrDescriptor+0x38>)
 80095f0:	f7ff fdc4 	bl	800917c <USBD_GetString>
 80095f4:	e004      	b.n	8009600 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80095f6:	683a      	ldr	r2, [r7, #0]
 80095f8:	4904      	ldr	r1, [pc, #16]	@ (800960c <USBD_FS_ConfigStrDescriptor+0x34>)
 80095fa:	4805      	ldr	r0, [pc, #20]	@ (8009610 <USBD_FS_ConfigStrDescriptor+0x38>)
 80095fc:	f7ff fdbe 	bl	800917c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009600:	4b02      	ldr	r3, [pc, #8]	@ (800960c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009602:	4618      	mov	r0, r3
 8009604:	3708      	adds	r7, #8
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}
 800960a:	bf00      	nop
 800960c:	200007ac 	.word	0x200007ac
 8009610:	0800a610 	.word	0x0800a610

08009614 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	4603      	mov	r3, r0
 800961c:	6039      	str	r1, [r7, #0]
 800961e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009620:	79fb      	ldrb	r3, [r7, #7]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d105      	bne.n	8009632 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009626:	683a      	ldr	r2, [r7, #0]
 8009628:	4907      	ldr	r1, [pc, #28]	@ (8009648 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800962a:	4808      	ldr	r0, [pc, #32]	@ (800964c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800962c:	f7ff fda6 	bl	800917c <USBD_GetString>
 8009630:	e004      	b.n	800963c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009632:	683a      	ldr	r2, [r7, #0]
 8009634:	4904      	ldr	r1, [pc, #16]	@ (8009648 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009636:	4805      	ldr	r0, [pc, #20]	@ (800964c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009638:	f7ff fda0 	bl	800917c <USBD_GetString>
  }
  return USBD_StrDesc;
 800963c:	4b02      	ldr	r3, [pc, #8]	@ (8009648 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800963e:	4618      	mov	r0, r3
 8009640:	3708      	adds	r7, #8
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
 8009646:	bf00      	nop
 8009648:	200007ac 	.word	0x200007ac
 800964c:	0800a620 	.word	0x0800a620

08009650 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b084      	sub	sp, #16
 8009654:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009656:	4b0f      	ldr	r3, [pc, #60]	@ (8009694 <Get_SerialNum+0x44>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800965c:	4b0e      	ldr	r3, [pc, #56]	@ (8009698 <Get_SerialNum+0x48>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009662:	4b0e      	ldr	r3, [pc, #56]	@ (800969c <Get_SerialNum+0x4c>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009668:	68fa      	ldr	r2, [r7, #12]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4413      	add	r3, r2
 800966e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d009      	beq.n	800968a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009676:	2208      	movs	r2, #8
 8009678:	4909      	ldr	r1, [pc, #36]	@ (80096a0 <Get_SerialNum+0x50>)
 800967a:	68f8      	ldr	r0, [r7, #12]
 800967c:	f000 f814 	bl	80096a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009680:	2204      	movs	r2, #4
 8009682:	4908      	ldr	r1, [pc, #32]	@ (80096a4 <Get_SerialNum+0x54>)
 8009684:	68b8      	ldr	r0, [r7, #8]
 8009686:	f000 f80f 	bl	80096a8 <IntToUnicode>
  }
}
 800968a:	bf00      	nop
 800968c:	3710      	adds	r7, #16
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}
 8009692:	bf00      	nop
 8009694:	1fff7a10 	.word	0x1fff7a10
 8009698:	1fff7a14 	.word	0x1fff7a14
 800969c:	1fff7a18 	.word	0x1fff7a18
 80096a0:	20000112 	.word	0x20000112
 80096a4:	20000122 	.word	0x20000122

080096a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80096a8:	b480      	push	{r7}
 80096aa:	b087      	sub	sp, #28
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	60b9      	str	r1, [r7, #8]
 80096b2:	4613      	mov	r3, r2
 80096b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80096b6:	2300      	movs	r3, #0
 80096b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80096ba:	2300      	movs	r3, #0
 80096bc:	75fb      	strb	r3, [r7, #23]
 80096be:	e027      	b.n	8009710 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	0f1b      	lsrs	r3, r3, #28
 80096c4:	2b09      	cmp	r3, #9
 80096c6:	d80b      	bhi.n	80096e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	0f1b      	lsrs	r3, r3, #28
 80096cc:	b2da      	uxtb	r2, r3
 80096ce:	7dfb      	ldrb	r3, [r7, #23]
 80096d0:	005b      	lsls	r3, r3, #1
 80096d2:	4619      	mov	r1, r3
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	440b      	add	r3, r1
 80096d8:	3230      	adds	r2, #48	@ 0x30
 80096da:	b2d2      	uxtb	r2, r2
 80096dc:	701a      	strb	r2, [r3, #0]
 80096de:	e00a      	b.n	80096f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	0f1b      	lsrs	r3, r3, #28
 80096e4:	b2da      	uxtb	r2, r3
 80096e6:	7dfb      	ldrb	r3, [r7, #23]
 80096e8:	005b      	lsls	r3, r3, #1
 80096ea:	4619      	mov	r1, r3
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	440b      	add	r3, r1
 80096f0:	3237      	adds	r2, #55	@ 0x37
 80096f2:	b2d2      	uxtb	r2, r2
 80096f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	011b      	lsls	r3, r3, #4
 80096fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80096fc:	7dfb      	ldrb	r3, [r7, #23]
 80096fe:	005b      	lsls	r3, r3, #1
 8009700:	3301      	adds	r3, #1
 8009702:	68ba      	ldr	r2, [r7, #8]
 8009704:	4413      	add	r3, r2
 8009706:	2200      	movs	r2, #0
 8009708:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800970a:	7dfb      	ldrb	r3, [r7, #23]
 800970c:	3301      	adds	r3, #1
 800970e:	75fb      	strb	r3, [r7, #23]
 8009710:	7dfa      	ldrb	r2, [r7, #23]
 8009712:	79fb      	ldrb	r3, [r7, #7]
 8009714:	429a      	cmp	r2, r3
 8009716:	d3d3      	bcc.n	80096c0 <IntToUnicode+0x18>
  }
}
 8009718:	bf00      	nop
 800971a:	bf00      	nop
 800971c:	371c      	adds	r7, #28
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr
	...

08009728 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b08a      	sub	sp, #40	@ 0x28
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009730:	f107 0314 	add.w	r3, r7, #20
 8009734:	2200      	movs	r2, #0
 8009736:	601a      	str	r2, [r3, #0]
 8009738:	605a      	str	r2, [r3, #4]
 800973a:	609a      	str	r2, [r3, #8]
 800973c:	60da      	str	r2, [r3, #12]
 800973e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009748:	d147      	bne.n	80097da <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800974a:	2300      	movs	r3, #0
 800974c:	613b      	str	r3, [r7, #16]
 800974e:	4b25      	ldr	r3, [pc, #148]	@ (80097e4 <HAL_PCD_MspInit+0xbc>)
 8009750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009752:	4a24      	ldr	r2, [pc, #144]	@ (80097e4 <HAL_PCD_MspInit+0xbc>)
 8009754:	f043 0301 	orr.w	r3, r3, #1
 8009758:	6313      	str	r3, [r2, #48]	@ 0x30
 800975a:	4b22      	ldr	r3, [pc, #136]	@ (80097e4 <HAL_PCD_MspInit+0xbc>)
 800975c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800975e:	f003 0301 	and.w	r3, r3, #1
 8009762:	613b      	str	r3, [r7, #16]
 8009764:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8009766:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800976a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800976c:	2302      	movs	r3, #2
 800976e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009770:	2300      	movs	r3, #0
 8009772:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009774:	2303      	movs	r3, #3
 8009776:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009778:	230a      	movs	r3, #10
 800977a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800977c:	f107 0314 	add.w	r3, r7, #20
 8009780:	4619      	mov	r1, r3
 8009782:	4819      	ldr	r0, [pc, #100]	@ (80097e8 <HAL_PCD_MspInit+0xc0>)
 8009784:	f7f8 fc9e 	bl	80020c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8009788:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800978c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800978e:	2300      	movs	r3, #0
 8009790:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009792:	2300      	movs	r3, #0
 8009794:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8009796:	f107 0314 	add.w	r3, r7, #20
 800979a:	4619      	mov	r1, r3
 800979c:	4812      	ldr	r0, [pc, #72]	@ (80097e8 <HAL_PCD_MspInit+0xc0>)
 800979e:	f7f8 fc91 	bl	80020c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80097a2:	4b10      	ldr	r3, [pc, #64]	@ (80097e4 <HAL_PCD_MspInit+0xbc>)
 80097a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097a6:	4a0f      	ldr	r2, [pc, #60]	@ (80097e4 <HAL_PCD_MspInit+0xbc>)
 80097a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097ac:	6353      	str	r3, [r2, #52]	@ 0x34
 80097ae:	2300      	movs	r3, #0
 80097b0:	60fb      	str	r3, [r7, #12]
 80097b2:	4b0c      	ldr	r3, [pc, #48]	@ (80097e4 <HAL_PCD_MspInit+0xbc>)
 80097b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097b6:	4a0b      	ldr	r2, [pc, #44]	@ (80097e4 <HAL_PCD_MspInit+0xbc>)
 80097b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80097bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80097be:	4b09      	ldr	r3, [pc, #36]	@ (80097e4 <HAL_PCD_MspInit+0xbc>)
 80097c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097c6:	60fb      	str	r3, [r7, #12]
 80097c8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80097ca:	2200      	movs	r2, #0
 80097cc:	2105      	movs	r1, #5
 80097ce:	2043      	movs	r0, #67	@ 0x43
 80097d0:	f7f7 fd11 	bl	80011f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80097d4:	2043      	movs	r0, #67	@ 0x43
 80097d6:	f7f7 fd2a 	bl	800122e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80097da:	bf00      	nop
 80097dc:	3728      	adds	r7, #40	@ 0x28
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}
 80097e2:	bf00      	nop
 80097e4:	40023800 	.word	0x40023800
 80097e8:	40020000 	.word	0x40020000

080097ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b082      	sub	sp, #8
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009800:	4619      	mov	r1, r3
 8009802:	4610      	mov	r0, r2
 8009804:	f7fe fb79 	bl	8007efa <USBD_LL_SetupStage>
}
 8009808:	bf00      	nop
 800980a:	3708      	adds	r7, #8
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	460b      	mov	r3, r1
 800981a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009822:	78fa      	ldrb	r2, [r7, #3]
 8009824:	6879      	ldr	r1, [r7, #4]
 8009826:	4613      	mov	r3, r2
 8009828:	00db      	lsls	r3, r3, #3
 800982a:	4413      	add	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	440b      	add	r3, r1
 8009830:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009834:	681a      	ldr	r2, [r3, #0]
 8009836:	78fb      	ldrb	r3, [r7, #3]
 8009838:	4619      	mov	r1, r3
 800983a:	f7fe fbb3 	bl	8007fa4 <USBD_LL_DataOutStage>
}
 800983e:	bf00      	nop
 8009840:	3708      	adds	r7, #8
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}

08009846 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009846:	b580      	push	{r7, lr}
 8009848:	b082      	sub	sp, #8
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
 800984e:	460b      	mov	r3, r1
 8009850:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009858:	78fa      	ldrb	r2, [r7, #3]
 800985a:	6879      	ldr	r1, [r7, #4]
 800985c:	4613      	mov	r3, r2
 800985e:	00db      	lsls	r3, r3, #3
 8009860:	4413      	add	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	440b      	add	r3, r1
 8009866:	3320      	adds	r3, #32
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	78fb      	ldrb	r3, [r7, #3]
 800986c:	4619      	mov	r1, r3
 800986e:	f7fe fc55 	bl	800811c <USBD_LL_DataInStage>
}
 8009872:	bf00      	nop
 8009874:	3708      	adds	r7, #8
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}

0800987a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800987a:	b580      	push	{r7, lr}
 800987c:	b082      	sub	sp, #8
 800987e:	af00      	add	r7, sp, #0
 8009880:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009888:	4618      	mov	r0, r3
 800988a:	f7fe fd99 	bl	80083c0 <USBD_LL_SOF>
}
 800988e:	bf00      	nop
 8009890:	3708      	adds	r7, #8
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}

08009896 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009896:	b580      	push	{r7, lr}
 8009898:	b084      	sub	sp, #16
 800989a:	af00      	add	r7, sp, #0
 800989c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800989e:	2301      	movs	r3, #1
 80098a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	79db      	ldrb	r3, [r3, #7]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d102      	bne.n	80098b0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80098aa:	2300      	movs	r3, #0
 80098ac:	73fb      	strb	r3, [r7, #15]
 80098ae:	e008      	b.n	80098c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	79db      	ldrb	r3, [r3, #7]
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	d102      	bne.n	80098be <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80098b8:	2301      	movs	r3, #1
 80098ba:	73fb      	strb	r3, [r7, #15]
 80098bc:	e001      	b.n	80098c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80098be:	f7f7 f83b 	bl	8000938 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80098c8:	7bfa      	ldrb	r2, [r7, #15]
 80098ca:	4611      	mov	r1, r2
 80098cc:	4618      	mov	r0, r3
 80098ce:	f7fe fd33 	bl	8008338 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80098d8:	4618      	mov	r0, r3
 80098da:	f7fe fcda 	bl	8008292 <USBD_LL_Reset>
}
 80098de:	bf00      	nop
 80098e0:	3710      	adds	r7, #16
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
	...

080098e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80098f6:	4618      	mov	r0, r3
 80098f8:	f7fe fd2e 	bl	8008358 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	687a      	ldr	r2, [r7, #4]
 8009908:	6812      	ldr	r2, [r2, #0]
 800990a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800990e:	f043 0301 	orr.w	r3, r3, #1
 8009912:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	7adb      	ldrb	r3, [r3, #11]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d005      	beq.n	8009928 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800991c:	4b04      	ldr	r3, [pc, #16]	@ (8009930 <HAL_PCD_SuspendCallback+0x48>)
 800991e:	691b      	ldr	r3, [r3, #16]
 8009920:	4a03      	ldr	r2, [pc, #12]	@ (8009930 <HAL_PCD_SuspendCallback+0x48>)
 8009922:	f043 0306 	orr.w	r3, r3, #6
 8009926:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009928:	bf00      	nop
 800992a:	3708      	adds	r7, #8
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}
 8009930:	e000ed00 	.word	0xe000ed00

08009934 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b082      	sub	sp, #8
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009942:	4618      	mov	r0, r3
 8009944:	f7fe fd24 	bl	8008390 <USBD_LL_Resume>
}
 8009948:	bf00      	nop
 800994a:	3708      	adds	r7, #8
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}

08009950 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b082      	sub	sp, #8
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
 8009958:	460b      	mov	r3, r1
 800995a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009962:	78fa      	ldrb	r2, [r7, #3]
 8009964:	4611      	mov	r1, r2
 8009966:	4618      	mov	r0, r3
 8009968:	f7fe fd7c 	bl	8008464 <USBD_LL_IsoOUTIncomplete>
}
 800996c:	bf00      	nop
 800996e:	3708      	adds	r7, #8
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}

08009974 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
 800997c:	460b      	mov	r3, r1
 800997e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009986:	78fa      	ldrb	r2, [r7, #3]
 8009988:	4611      	mov	r1, r2
 800998a:	4618      	mov	r0, r3
 800998c:	f7fe fd38 	bl	8008400 <USBD_LL_IsoINIncomplete>
}
 8009990:	bf00      	nop
 8009992:	3708      	adds	r7, #8
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b082      	sub	sp, #8
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7fe fd8e 	bl	80084c8 <USBD_LL_DevConnected>
}
 80099ac:	bf00      	nop
 80099ae:	3708      	adds	r7, #8
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b082      	sub	sp, #8
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7fe fd8b 	bl	80084de <USBD_LL_DevDisconnected>
}
 80099c8:	bf00      	nop
 80099ca:	3708      	adds	r7, #8
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}

080099d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b082      	sub	sp, #8
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d13c      	bne.n	8009a5a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80099e0:	4a20      	ldr	r2, [pc, #128]	@ (8009a64 <USBD_LL_Init+0x94>)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	4a1e      	ldr	r2, [pc, #120]	@ (8009a64 <USBD_LL_Init+0x94>)
 80099ec:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80099f0:	4b1c      	ldr	r3, [pc, #112]	@ (8009a64 <USBD_LL_Init+0x94>)
 80099f2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80099f6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80099f8:	4b1a      	ldr	r3, [pc, #104]	@ (8009a64 <USBD_LL_Init+0x94>)
 80099fa:	2204      	movs	r2, #4
 80099fc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80099fe:	4b19      	ldr	r3, [pc, #100]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a00:	2202      	movs	r2, #2
 8009a02:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009a04:	4b17      	ldr	r3, [pc, #92]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a06:	2200      	movs	r2, #0
 8009a08:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009a0a:	4b16      	ldr	r3, [pc, #88]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a0c:	2202      	movs	r2, #2
 8009a0e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009a10:	4b14      	ldr	r3, [pc, #80]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a12:	2200      	movs	r2, #0
 8009a14:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009a16:	4b13      	ldr	r3, [pc, #76]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a18:	2200      	movs	r2, #0
 8009a1a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009a1c:	4b11      	ldr	r3, [pc, #68]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a1e:	2200      	movs	r2, #0
 8009a20:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009a22:	4b10      	ldr	r3, [pc, #64]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a24:	2200      	movs	r2, #0
 8009a26:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009a28:	4b0e      	ldr	r3, [pc, #56]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009a2e:	480d      	ldr	r0, [pc, #52]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a30:	f7f9 fcb0 	bl	8003394 <HAL_PCD_Init>
 8009a34:	4603      	mov	r3, r0
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d001      	beq.n	8009a3e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009a3a:	f7f6 ff7d 	bl	8000938 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009a3e:	2180      	movs	r1, #128	@ 0x80
 8009a40:	4808      	ldr	r0, [pc, #32]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a42:	f7fa fedc 	bl	80047fe <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009a46:	2240      	movs	r2, #64	@ 0x40
 8009a48:	2100      	movs	r1, #0
 8009a4a:	4806      	ldr	r0, [pc, #24]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a4c:	f7fa fe90 	bl	8004770 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009a50:	2280      	movs	r2, #128	@ 0x80
 8009a52:	2101      	movs	r1, #1
 8009a54:	4803      	ldr	r0, [pc, #12]	@ (8009a64 <USBD_LL_Init+0x94>)
 8009a56:	f7fa fe8b 	bl	8004770 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009a5a:	2300      	movs	r3, #0
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3708      	adds	r7, #8
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	200009ac 	.word	0x200009ac

08009a68 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a70:	2300      	movs	r3, #0
 8009a72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a74:	2300      	movs	r3, #0
 8009a76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f7f9 fd97 	bl	80035b2 <HAL_PCD_Start>
 8009a84:	4603      	mov	r3, r0
 8009a86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a88:	7bfb      	ldrb	r3, [r7, #15]
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f000 f942 	bl	8009d14 <USBD_Get_USB_Status>
 8009a90:	4603      	mov	r3, r0
 8009a92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a94:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a96:	4618      	mov	r0, r3
 8009a98:	3710      	adds	r7, #16
 8009a9a:	46bd      	mov	sp, r7
 8009a9c:	bd80      	pop	{r7, pc}

08009a9e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009a9e:	b580      	push	{r7, lr}
 8009aa0:	b084      	sub	sp, #16
 8009aa2:	af00      	add	r7, sp, #0
 8009aa4:	6078      	str	r0, [r7, #4]
 8009aa6:	4608      	mov	r0, r1
 8009aa8:	4611      	mov	r1, r2
 8009aaa:	461a      	mov	r2, r3
 8009aac:	4603      	mov	r3, r0
 8009aae:	70fb      	strb	r3, [r7, #3]
 8009ab0:	460b      	mov	r3, r1
 8009ab2:	70bb      	strb	r3, [r7, #2]
 8009ab4:	4613      	mov	r3, r2
 8009ab6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009abc:	2300      	movs	r3, #0
 8009abe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009ac6:	78bb      	ldrb	r3, [r7, #2]
 8009ac8:	883a      	ldrh	r2, [r7, #0]
 8009aca:	78f9      	ldrb	r1, [r7, #3]
 8009acc:	f7fa fa6b 	bl	8003fa6 <HAL_PCD_EP_Open>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ad4:	7bfb      	ldrb	r3, [r7, #15]
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f000 f91c 	bl	8009d14 <USBD_Get_USB_Status>
 8009adc:	4603      	mov	r3, r0
 8009ade:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ae0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3710      	adds	r7, #16
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}

08009aea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009aea:	b580      	push	{r7, lr}
 8009aec:	b084      	sub	sp, #16
 8009aee:	af00      	add	r7, sp, #0
 8009af0:	6078      	str	r0, [r7, #4]
 8009af2:	460b      	mov	r3, r1
 8009af4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009af6:	2300      	movs	r3, #0
 8009af8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009afa:	2300      	movs	r3, #0
 8009afc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b04:	78fa      	ldrb	r2, [r7, #3]
 8009b06:	4611      	mov	r1, r2
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7fa fab6 	bl	800407a <HAL_PCD_EP_Close>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b12:	7bfb      	ldrb	r3, [r7, #15]
 8009b14:	4618      	mov	r0, r3
 8009b16:	f000 f8fd 	bl	8009d14 <USBD_Get_USB_Status>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b1e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
 8009b30:	460b      	mov	r3, r1
 8009b32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b34:	2300      	movs	r3, #0
 8009b36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b42:	78fa      	ldrb	r2, [r7, #3]
 8009b44:	4611      	mov	r1, r2
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7fa fb6e 	bl	8004228 <HAL_PCD_EP_SetStall>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b50:	7bfb      	ldrb	r3, [r7, #15]
 8009b52:	4618      	mov	r0, r3
 8009b54:	f000 f8de 	bl	8009d14 <USBD_Get_USB_Status>
 8009b58:	4603      	mov	r3, r0
 8009b5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3710      	adds	r7, #16
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}

08009b66 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009b66:	b580      	push	{r7, lr}
 8009b68:	b084      	sub	sp, #16
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	6078      	str	r0, [r7, #4]
 8009b6e:	460b      	mov	r3, r1
 8009b70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b72:	2300      	movs	r3, #0
 8009b74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009b76:	2300      	movs	r3, #0
 8009b78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009b80:	78fa      	ldrb	r2, [r7, #3]
 8009b82:	4611      	mov	r1, r2
 8009b84:	4618      	mov	r0, r3
 8009b86:	f7fa fbb2 	bl	80042ee <HAL_PCD_EP_ClrStall>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009b8e:	7bfb      	ldrb	r3, [r7, #15]
 8009b90:	4618      	mov	r0, r3
 8009b92:	f000 f8bf 	bl	8009d14 <USBD_Get_USB_Status>
 8009b96:	4603      	mov	r3, r0
 8009b98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	460b      	mov	r3, r1
 8009bae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009bb6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009bb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	da0b      	bge.n	8009bd8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009bc0:	78fb      	ldrb	r3, [r7, #3]
 8009bc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009bc6:	68f9      	ldr	r1, [r7, #12]
 8009bc8:	4613      	mov	r3, r2
 8009bca:	00db      	lsls	r3, r3, #3
 8009bcc:	4413      	add	r3, r2
 8009bce:	009b      	lsls	r3, r3, #2
 8009bd0:	440b      	add	r3, r1
 8009bd2:	3316      	adds	r3, #22
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	e00b      	b.n	8009bf0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009bd8:	78fb      	ldrb	r3, [r7, #3]
 8009bda:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009bde:	68f9      	ldr	r1, [r7, #12]
 8009be0:	4613      	mov	r3, r2
 8009be2:	00db      	lsls	r3, r3, #3
 8009be4:	4413      	add	r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	440b      	add	r3, r1
 8009bea:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009bee:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3714      	adds	r7, #20
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfa:	4770      	bx	lr

08009bfc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
 8009c04:	460b      	mov	r3, r1
 8009c06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009c16:	78fa      	ldrb	r2, [r7, #3]
 8009c18:	4611      	mov	r1, r2
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f7fa f99f 	bl	8003f5e <HAL_PCD_SetAddress>
 8009c20:	4603      	mov	r3, r0
 8009c22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c24:	7bfb      	ldrb	r3, [r7, #15]
 8009c26:	4618      	mov	r0, r3
 8009c28:	f000 f874 	bl	8009d14 <USBD_Get_USB_Status>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c30:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}

08009c3a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009c3a:	b580      	push	{r7, lr}
 8009c3c:	b086      	sub	sp, #24
 8009c3e:	af00      	add	r7, sp, #0
 8009c40:	60f8      	str	r0, [r7, #12]
 8009c42:	607a      	str	r2, [r7, #4]
 8009c44:	603b      	str	r3, [r7, #0]
 8009c46:	460b      	mov	r3, r1
 8009c48:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009c58:	7af9      	ldrb	r1, [r7, #11]
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	687a      	ldr	r2, [r7, #4]
 8009c5e:	f7fa faa9 	bl	80041b4 <HAL_PCD_EP_Transmit>
 8009c62:	4603      	mov	r3, r0
 8009c64:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c66:	7dfb      	ldrb	r3, [r7, #23]
 8009c68:	4618      	mov	r0, r3
 8009c6a:	f000 f853 	bl	8009d14 <USBD_Get_USB_Status>
 8009c6e:	4603      	mov	r3, r0
 8009c70:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009c72:	7dbb      	ldrb	r3, [r7, #22]
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3718      	adds	r7, #24
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b086      	sub	sp, #24
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	607a      	str	r2, [r7, #4]
 8009c86:	603b      	str	r3, [r7, #0]
 8009c88:	460b      	mov	r3, r1
 8009c8a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c90:	2300      	movs	r3, #0
 8009c92:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009c9a:	7af9      	ldrb	r1, [r7, #11]
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	f7fa fa35 	bl	800410e <HAL_PCD_EP_Receive>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ca8:	7dfb      	ldrb	r3, [r7, #23]
 8009caa:	4618      	mov	r0, r3
 8009cac:	f000 f832 	bl	8009d14 <USBD_Get_USB_Status>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009cb4:	7dbb      	ldrb	r3, [r7, #22]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3718      	adds	r7, #24
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b082      	sub	sp, #8
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009cd0:	78fa      	ldrb	r2, [r7, #3]
 8009cd2:	4611      	mov	r1, r2
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f7fa fa55 	bl	8004184 <HAL_PCD_EP_GetRxCount>
 8009cda:	4603      	mov	r3, r0
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009ce4:	b480      	push	{r7}
 8009ce6:	b083      	sub	sp, #12
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009cec:	4b03      	ldr	r3, [pc, #12]	@ (8009cfc <USBD_static_malloc+0x18>)
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	370c      	adds	r7, #12
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr
 8009cfa:	bf00      	nop
 8009cfc:	20000e90 	.word	0x20000e90

08009d00 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b083      	sub	sp, #12
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]

}
 8009d08:	bf00      	nop
 8009d0a:	370c      	adds	r7, #12
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr

08009d14 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b085      	sub	sp, #20
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009d22:	79fb      	ldrb	r3, [r7, #7]
 8009d24:	2b03      	cmp	r3, #3
 8009d26:	d817      	bhi.n	8009d58 <USBD_Get_USB_Status+0x44>
 8009d28:	a201      	add	r2, pc, #4	@ (adr r2, 8009d30 <USBD_Get_USB_Status+0x1c>)
 8009d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d2e:	bf00      	nop
 8009d30:	08009d41 	.word	0x08009d41
 8009d34:	08009d47 	.word	0x08009d47
 8009d38:	08009d4d 	.word	0x08009d4d
 8009d3c:	08009d53 	.word	0x08009d53
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009d40:	2300      	movs	r3, #0
 8009d42:	73fb      	strb	r3, [r7, #15]
    break;
 8009d44:	e00b      	b.n	8009d5e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009d46:	2303      	movs	r3, #3
 8009d48:	73fb      	strb	r3, [r7, #15]
    break;
 8009d4a:	e008      	b.n	8009d5e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009d4c:	2301      	movs	r3, #1
 8009d4e:	73fb      	strb	r3, [r7, #15]
    break;
 8009d50:	e005      	b.n	8009d5e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009d52:	2303      	movs	r3, #3
 8009d54:	73fb      	strb	r3, [r7, #15]
    break;
 8009d56:	e002      	b.n	8009d5e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	73fb      	strb	r3, [r7, #15]
    break;
 8009d5c:	bf00      	nop
  }
  return usb_status;
 8009d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3714      	adds	r7, #20
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <std>:
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	b510      	push	{r4, lr}
 8009d70:	4604      	mov	r4, r0
 8009d72:	e9c0 3300 	strd	r3, r3, [r0]
 8009d76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d7a:	6083      	str	r3, [r0, #8]
 8009d7c:	8181      	strh	r1, [r0, #12]
 8009d7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8009d80:	81c2      	strh	r2, [r0, #14]
 8009d82:	6183      	str	r3, [r0, #24]
 8009d84:	4619      	mov	r1, r3
 8009d86:	2208      	movs	r2, #8
 8009d88:	305c      	adds	r0, #92	@ 0x5c
 8009d8a:	f000 f9b0 	bl	800a0ee <memset>
 8009d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009dc4 <std+0x58>)
 8009d90:	6263      	str	r3, [r4, #36]	@ 0x24
 8009d92:	4b0d      	ldr	r3, [pc, #52]	@ (8009dc8 <std+0x5c>)
 8009d94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009d96:	4b0d      	ldr	r3, [pc, #52]	@ (8009dcc <std+0x60>)
 8009d98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009dd0 <std+0x64>)
 8009d9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8009d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009dd4 <std+0x68>)
 8009da0:	6224      	str	r4, [r4, #32]
 8009da2:	429c      	cmp	r4, r3
 8009da4:	d006      	beq.n	8009db4 <std+0x48>
 8009da6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009daa:	4294      	cmp	r4, r2
 8009dac:	d002      	beq.n	8009db4 <std+0x48>
 8009dae:	33d0      	adds	r3, #208	@ 0xd0
 8009db0:	429c      	cmp	r4, r3
 8009db2:	d105      	bne.n	8009dc0 <std+0x54>
 8009db4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dbc:	f000 ba10 	b.w	800a1e0 <__retarget_lock_init_recursive>
 8009dc0:	bd10      	pop	{r4, pc}
 8009dc2:	bf00      	nop
 8009dc4:	0800a069 	.word	0x0800a069
 8009dc8:	0800a08b 	.word	0x0800a08b
 8009dcc:	0800a0c3 	.word	0x0800a0c3
 8009dd0:	0800a0e7 	.word	0x0800a0e7
 8009dd4:	20004ae4 	.word	0x20004ae4

08009dd8 <stdio_exit_handler>:
 8009dd8:	4a02      	ldr	r2, [pc, #8]	@ (8009de4 <stdio_exit_handler+0xc>)
 8009dda:	4903      	ldr	r1, [pc, #12]	@ (8009de8 <stdio_exit_handler+0x10>)
 8009ddc:	4803      	ldr	r0, [pc, #12]	@ (8009dec <stdio_exit_handler+0x14>)
 8009dde:	f000 b869 	b.w	8009eb4 <_fwalk_sglue>
 8009de2:	bf00      	nop
 8009de4:	2000012c 	.word	0x2000012c
 8009de8:	0800a4f1 	.word	0x0800a4f1
 8009dec:	2000013c 	.word	0x2000013c

08009df0 <cleanup_stdio>:
 8009df0:	6841      	ldr	r1, [r0, #4]
 8009df2:	4b0c      	ldr	r3, [pc, #48]	@ (8009e24 <cleanup_stdio+0x34>)
 8009df4:	4299      	cmp	r1, r3
 8009df6:	b510      	push	{r4, lr}
 8009df8:	4604      	mov	r4, r0
 8009dfa:	d001      	beq.n	8009e00 <cleanup_stdio+0x10>
 8009dfc:	f000 fb78 	bl	800a4f0 <_fflush_r>
 8009e00:	68a1      	ldr	r1, [r4, #8]
 8009e02:	4b09      	ldr	r3, [pc, #36]	@ (8009e28 <cleanup_stdio+0x38>)
 8009e04:	4299      	cmp	r1, r3
 8009e06:	d002      	beq.n	8009e0e <cleanup_stdio+0x1e>
 8009e08:	4620      	mov	r0, r4
 8009e0a:	f000 fb71 	bl	800a4f0 <_fflush_r>
 8009e0e:	68e1      	ldr	r1, [r4, #12]
 8009e10:	4b06      	ldr	r3, [pc, #24]	@ (8009e2c <cleanup_stdio+0x3c>)
 8009e12:	4299      	cmp	r1, r3
 8009e14:	d004      	beq.n	8009e20 <cleanup_stdio+0x30>
 8009e16:	4620      	mov	r0, r4
 8009e18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e1c:	f000 bb68 	b.w	800a4f0 <_fflush_r>
 8009e20:	bd10      	pop	{r4, pc}
 8009e22:	bf00      	nop
 8009e24:	20004ae4 	.word	0x20004ae4
 8009e28:	20004b4c 	.word	0x20004b4c
 8009e2c:	20004bb4 	.word	0x20004bb4

08009e30 <global_stdio_init.part.0>:
 8009e30:	b510      	push	{r4, lr}
 8009e32:	4b0b      	ldr	r3, [pc, #44]	@ (8009e60 <global_stdio_init.part.0+0x30>)
 8009e34:	4c0b      	ldr	r4, [pc, #44]	@ (8009e64 <global_stdio_init.part.0+0x34>)
 8009e36:	4a0c      	ldr	r2, [pc, #48]	@ (8009e68 <global_stdio_init.part.0+0x38>)
 8009e38:	601a      	str	r2, [r3, #0]
 8009e3a:	4620      	mov	r0, r4
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	2104      	movs	r1, #4
 8009e40:	f7ff ff94 	bl	8009d6c <std>
 8009e44:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009e48:	2201      	movs	r2, #1
 8009e4a:	2109      	movs	r1, #9
 8009e4c:	f7ff ff8e 	bl	8009d6c <std>
 8009e50:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009e54:	2202      	movs	r2, #2
 8009e56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e5a:	2112      	movs	r1, #18
 8009e5c:	f7ff bf86 	b.w	8009d6c <std>
 8009e60:	20004c1c 	.word	0x20004c1c
 8009e64:	20004ae4 	.word	0x20004ae4
 8009e68:	08009dd9 	.word	0x08009dd9

08009e6c <__sfp_lock_acquire>:
 8009e6c:	4801      	ldr	r0, [pc, #4]	@ (8009e74 <__sfp_lock_acquire+0x8>)
 8009e6e:	f000 b9b8 	b.w	800a1e2 <__retarget_lock_acquire_recursive>
 8009e72:	bf00      	nop
 8009e74:	20004c25 	.word	0x20004c25

08009e78 <__sfp_lock_release>:
 8009e78:	4801      	ldr	r0, [pc, #4]	@ (8009e80 <__sfp_lock_release+0x8>)
 8009e7a:	f000 b9b3 	b.w	800a1e4 <__retarget_lock_release_recursive>
 8009e7e:	bf00      	nop
 8009e80:	20004c25 	.word	0x20004c25

08009e84 <__sinit>:
 8009e84:	b510      	push	{r4, lr}
 8009e86:	4604      	mov	r4, r0
 8009e88:	f7ff fff0 	bl	8009e6c <__sfp_lock_acquire>
 8009e8c:	6a23      	ldr	r3, [r4, #32]
 8009e8e:	b11b      	cbz	r3, 8009e98 <__sinit+0x14>
 8009e90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e94:	f7ff bff0 	b.w	8009e78 <__sfp_lock_release>
 8009e98:	4b04      	ldr	r3, [pc, #16]	@ (8009eac <__sinit+0x28>)
 8009e9a:	6223      	str	r3, [r4, #32]
 8009e9c:	4b04      	ldr	r3, [pc, #16]	@ (8009eb0 <__sinit+0x2c>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d1f5      	bne.n	8009e90 <__sinit+0xc>
 8009ea4:	f7ff ffc4 	bl	8009e30 <global_stdio_init.part.0>
 8009ea8:	e7f2      	b.n	8009e90 <__sinit+0xc>
 8009eaa:	bf00      	nop
 8009eac:	08009df1 	.word	0x08009df1
 8009eb0:	20004c1c 	.word	0x20004c1c

08009eb4 <_fwalk_sglue>:
 8009eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009eb8:	4607      	mov	r7, r0
 8009eba:	4688      	mov	r8, r1
 8009ebc:	4614      	mov	r4, r2
 8009ebe:	2600      	movs	r6, #0
 8009ec0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ec4:	f1b9 0901 	subs.w	r9, r9, #1
 8009ec8:	d505      	bpl.n	8009ed6 <_fwalk_sglue+0x22>
 8009eca:	6824      	ldr	r4, [r4, #0]
 8009ecc:	2c00      	cmp	r4, #0
 8009ece:	d1f7      	bne.n	8009ec0 <_fwalk_sglue+0xc>
 8009ed0:	4630      	mov	r0, r6
 8009ed2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ed6:	89ab      	ldrh	r3, [r5, #12]
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	d907      	bls.n	8009eec <_fwalk_sglue+0x38>
 8009edc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	d003      	beq.n	8009eec <_fwalk_sglue+0x38>
 8009ee4:	4629      	mov	r1, r5
 8009ee6:	4638      	mov	r0, r7
 8009ee8:	47c0      	blx	r8
 8009eea:	4306      	orrs	r6, r0
 8009eec:	3568      	adds	r5, #104	@ 0x68
 8009eee:	e7e9      	b.n	8009ec4 <_fwalk_sglue+0x10>

08009ef0 <setbuf>:
 8009ef0:	fab1 f281 	clz	r2, r1
 8009ef4:	0952      	lsrs	r2, r2, #5
 8009ef6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009efa:	0052      	lsls	r2, r2, #1
 8009efc:	f000 b800 	b.w	8009f00 <setvbuf>

08009f00 <setvbuf>:
 8009f00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009f04:	461d      	mov	r5, r3
 8009f06:	4b57      	ldr	r3, [pc, #348]	@ (800a064 <setvbuf+0x164>)
 8009f08:	681f      	ldr	r7, [r3, #0]
 8009f0a:	4604      	mov	r4, r0
 8009f0c:	460e      	mov	r6, r1
 8009f0e:	4690      	mov	r8, r2
 8009f10:	b127      	cbz	r7, 8009f1c <setvbuf+0x1c>
 8009f12:	6a3b      	ldr	r3, [r7, #32]
 8009f14:	b913      	cbnz	r3, 8009f1c <setvbuf+0x1c>
 8009f16:	4638      	mov	r0, r7
 8009f18:	f7ff ffb4 	bl	8009e84 <__sinit>
 8009f1c:	f1b8 0f02 	cmp.w	r8, #2
 8009f20:	d006      	beq.n	8009f30 <setvbuf+0x30>
 8009f22:	f1b8 0f01 	cmp.w	r8, #1
 8009f26:	f200 809a 	bhi.w	800a05e <setvbuf+0x15e>
 8009f2a:	2d00      	cmp	r5, #0
 8009f2c:	f2c0 8097 	blt.w	800a05e <setvbuf+0x15e>
 8009f30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f32:	07d9      	lsls	r1, r3, #31
 8009f34:	d405      	bmi.n	8009f42 <setvbuf+0x42>
 8009f36:	89a3      	ldrh	r3, [r4, #12]
 8009f38:	059a      	lsls	r2, r3, #22
 8009f3a:	d402      	bmi.n	8009f42 <setvbuf+0x42>
 8009f3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f3e:	f000 f950 	bl	800a1e2 <__retarget_lock_acquire_recursive>
 8009f42:	4621      	mov	r1, r4
 8009f44:	4638      	mov	r0, r7
 8009f46:	f000 fad3 	bl	800a4f0 <_fflush_r>
 8009f4a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f4c:	b141      	cbz	r1, 8009f60 <setvbuf+0x60>
 8009f4e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f52:	4299      	cmp	r1, r3
 8009f54:	d002      	beq.n	8009f5c <setvbuf+0x5c>
 8009f56:	4638      	mov	r0, r7
 8009f58:	f000 f946 	bl	800a1e8 <_free_r>
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f60:	2300      	movs	r3, #0
 8009f62:	61a3      	str	r3, [r4, #24]
 8009f64:	6063      	str	r3, [r4, #4]
 8009f66:	89a3      	ldrh	r3, [r4, #12]
 8009f68:	061b      	lsls	r3, r3, #24
 8009f6a:	d503      	bpl.n	8009f74 <setvbuf+0x74>
 8009f6c:	6921      	ldr	r1, [r4, #16]
 8009f6e:	4638      	mov	r0, r7
 8009f70:	f000 f93a 	bl	800a1e8 <_free_r>
 8009f74:	89a3      	ldrh	r3, [r4, #12]
 8009f76:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8009f7a:	f023 0303 	bic.w	r3, r3, #3
 8009f7e:	f1b8 0f02 	cmp.w	r8, #2
 8009f82:	81a3      	strh	r3, [r4, #12]
 8009f84:	d061      	beq.n	800a04a <setvbuf+0x14a>
 8009f86:	ab01      	add	r3, sp, #4
 8009f88:	466a      	mov	r2, sp
 8009f8a:	4621      	mov	r1, r4
 8009f8c:	4638      	mov	r0, r7
 8009f8e:	f000 fad7 	bl	800a540 <__swhatbuf_r>
 8009f92:	89a3      	ldrh	r3, [r4, #12]
 8009f94:	4318      	orrs	r0, r3
 8009f96:	81a0      	strh	r0, [r4, #12]
 8009f98:	bb2d      	cbnz	r5, 8009fe6 <setvbuf+0xe6>
 8009f9a:	9d00      	ldr	r5, [sp, #0]
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	f000 f96d 	bl	800a27c <malloc>
 8009fa2:	4606      	mov	r6, r0
 8009fa4:	2800      	cmp	r0, #0
 8009fa6:	d152      	bne.n	800a04e <setvbuf+0x14e>
 8009fa8:	f8dd 9000 	ldr.w	r9, [sp]
 8009fac:	45a9      	cmp	r9, r5
 8009fae:	d140      	bne.n	800a032 <setvbuf+0x132>
 8009fb0:	f04f 35ff 	mov.w	r5, #4294967295
 8009fb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fb8:	f043 0202 	orr.w	r2, r3, #2
 8009fbc:	81a2      	strh	r2, [r4, #12]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	60a2      	str	r2, [r4, #8]
 8009fc2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8009fc6:	6022      	str	r2, [r4, #0]
 8009fc8:	6122      	str	r2, [r4, #16]
 8009fca:	2201      	movs	r2, #1
 8009fcc:	6162      	str	r2, [r4, #20]
 8009fce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009fd0:	07d6      	lsls	r6, r2, #31
 8009fd2:	d404      	bmi.n	8009fde <setvbuf+0xde>
 8009fd4:	0598      	lsls	r0, r3, #22
 8009fd6:	d402      	bmi.n	8009fde <setvbuf+0xde>
 8009fd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fda:	f000 f903 	bl	800a1e4 <__retarget_lock_release_recursive>
 8009fde:	4628      	mov	r0, r5
 8009fe0:	b003      	add	sp, #12
 8009fe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fe6:	2e00      	cmp	r6, #0
 8009fe8:	d0d8      	beq.n	8009f9c <setvbuf+0x9c>
 8009fea:	6a3b      	ldr	r3, [r7, #32]
 8009fec:	b913      	cbnz	r3, 8009ff4 <setvbuf+0xf4>
 8009fee:	4638      	mov	r0, r7
 8009ff0:	f7ff ff48 	bl	8009e84 <__sinit>
 8009ff4:	f1b8 0f01 	cmp.w	r8, #1
 8009ff8:	bf08      	it	eq
 8009ffa:	89a3      	ldrheq	r3, [r4, #12]
 8009ffc:	6026      	str	r6, [r4, #0]
 8009ffe:	bf04      	itt	eq
 800a000:	f043 0301 	orreq.w	r3, r3, #1
 800a004:	81a3      	strheq	r3, [r4, #12]
 800a006:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a00a:	f013 0208 	ands.w	r2, r3, #8
 800a00e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800a012:	d01e      	beq.n	800a052 <setvbuf+0x152>
 800a014:	07d9      	lsls	r1, r3, #31
 800a016:	bf41      	itttt	mi
 800a018:	2200      	movmi	r2, #0
 800a01a:	426d      	negmi	r5, r5
 800a01c:	60a2      	strmi	r2, [r4, #8]
 800a01e:	61a5      	strmi	r5, [r4, #24]
 800a020:	bf58      	it	pl
 800a022:	60a5      	strpl	r5, [r4, #8]
 800a024:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a026:	07d2      	lsls	r2, r2, #31
 800a028:	d401      	bmi.n	800a02e <setvbuf+0x12e>
 800a02a:	059b      	lsls	r3, r3, #22
 800a02c:	d513      	bpl.n	800a056 <setvbuf+0x156>
 800a02e:	2500      	movs	r5, #0
 800a030:	e7d5      	b.n	8009fde <setvbuf+0xde>
 800a032:	4648      	mov	r0, r9
 800a034:	f000 f922 	bl	800a27c <malloc>
 800a038:	4606      	mov	r6, r0
 800a03a:	2800      	cmp	r0, #0
 800a03c:	d0b8      	beq.n	8009fb0 <setvbuf+0xb0>
 800a03e:	89a3      	ldrh	r3, [r4, #12]
 800a040:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a044:	81a3      	strh	r3, [r4, #12]
 800a046:	464d      	mov	r5, r9
 800a048:	e7cf      	b.n	8009fea <setvbuf+0xea>
 800a04a:	2500      	movs	r5, #0
 800a04c:	e7b2      	b.n	8009fb4 <setvbuf+0xb4>
 800a04e:	46a9      	mov	r9, r5
 800a050:	e7f5      	b.n	800a03e <setvbuf+0x13e>
 800a052:	60a2      	str	r2, [r4, #8]
 800a054:	e7e6      	b.n	800a024 <setvbuf+0x124>
 800a056:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a058:	f000 f8c4 	bl	800a1e4 <__retarget_lock_release_recursive>
 800a05c:	e7e7      	b.n	800a02e <setvbuf+0x12e>
 800a05e:	f04f 35ff 	mov.w	r5, #4294967295
 800a062:	e7bc      	b.n	8009fde <setvbuf+0xde>
 800a064:	20000138 	.word	0x20000138

0800a068 <__sread>:
 800a068:	b510      	push	{r4, lr}
 800a06a:	460c      	mov	r4, r1
 800a06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a070:	f000 f868 	bl	800a144 <_read_r>
 800a074:	2800      	cmp	r0, #0
 800a076:	bfab      	itete	ge
 800a078:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a07a:	89a3      	ldrhlt	r3, [r4, #12]
 800a07c:	181b      	addge	r3, r3, r0
 800a07e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a082:	bfac      	ite	ge
 800a084:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a086:	81a3      	strhlt	r3, [r4, #12]
 800a088:	bd10      	pop	{r4, pc}

0800a08a <__swrite>:
 800a08a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a08e:	461f      	mov	r7, r3
 800a090:	898b      	ldrh	r3, [r1, #12]
 800a092:	05db      	lsls	r3, r3, #23
 800a094:	4605      	mov	r5, r0
 800a096:	460c      	mov	r4, r1
 800a098:	4616      	mov	r6, r2
 800a09a:	d505      	bpl.n	800a0a8 <__swrite+0x1e>
 800a09c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f000 f83c 	bl	800a120 <_lseek_r>
 800a0a8:	89a3      	ldrh	r3, [r4, #12]
 800a0aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a0b2:	81a3      	strh	r3, [r4, #12]
 800a0b4:	4632      	mov	r2, r6
 800a0b6:	463b      	mov	r3, r7
 800a0b8:	4628      	mov	r0, r5
 800a0ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0be:	f000 b853 	b.w	800a168 <_write_r>

0800a0c2 <__sseek>:
 800a0c2:	b510      	push	{r4, lr}
 800a0c4:	460c      	mov	r4, r1
 800a0c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0ca:	f000 f829 	bl	800a120 <_lseek_r>
 800a0ce:	1c43      	adds	r3, r0, #1
 800a0d0:	89a3      	ldrh	r3, [r4, #12]
 800a0d2:	bf15      	itete	ne
 800a0d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a0d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a0da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a0de:	81a3      	strheq	r3, [r4, #12]
 800a0e0:	bf18      	it	ne
 800a0e2:	81a3      	strhne	r3, [r4, #12]
 800a0e4:	bd10      	pop	{r4, pc}

0800a0e6 <__sclose>:
 800a0e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0ea:	f000 b809 	b.w	800a100 <_close_r>

0800a0ee <memset>:
 800a0ee:	4402      	add	r2, r0
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d100      	bne.n	800a0f8 <memset+0xa>
 800a0f6:	4770      	bx	lr
 800a0f8:	f803 1b01 	strb.w	r1, [r3], #1
 800a0fc:	e7f9      	b.n	800a0f2 <memset+0x4>
	...

0800a100 <_close_r>:
 800a100:	b538      	push	{r3, r4, r5, lr}
 800a102:	4d06      	ldr	r5, [pc, #24]	@ (800a11c <_close_r+0x1c>)
 800a104:	2300      	movs	r3, #0
 800a106:	4604      	mov	r4, r0
 800a108:	4608      	mov	r0, r1
 800a10a:	602b      	str	r3, [r5, #0]
 800a10c:	f7f6 fe67 	bl	8000dde <_close>
 800a110:	1c43      	adds	r3, r0, #1
 800a112:	d102      	bne.n	800a11a <_close_r+0x1a>
 800a114:	682b      	ldr	r3, [r5, #0]
 800a116:	b103      	cbz	r3, 800a11a <_close_r+0x1a>
 800a118:	6023      	str	r3, [r4, #0]
 800a11a:	bd38      	pop	{r3, r4, r5, pc}
 800a11c:	20004c20 	.word	0x20004c20

0800a120 <_lseek_r>:
 800a120:	b538      	push	{r3, r4, r5, lr}
 800a122:	4d07      	ldr	r5, [pc, #28]	@ (800a140 <_lseek_r+0x20>)
 800a124:	4604      	mov	r4, r0
 800a126:	4608      	mov	r0, r1
 800a128:	4611      	mov	r1, r2
 800a12a:	2200      	movs	r2, #0
 800a12c:	602a      	str	r2, [r5, #0]
 800a12e:	461a      	mov	r2, r3
 800a130:	f7f6 fe71 	bl	8000e16 <_lseek>
 800a134:	1c43      	adds	r3, r0, #1
 800a136:	d102      	bne.n	800a13e <_lseek_r+0x1e>
 800a138:	682b      	ldr	r3, [r5, #0]
 800a13a:	b103      	cbz	r3, 800a13e <_lseek_r+0x1e>
 800a13c:	6023      	str	r3, [r4, #0]
 800a13e:	bd38      	pop	{r3, r4, r5, pc}
 800a140:	20004c20 	.word	0x20004c20

0800a144 <_read_r>:
 800a144:	b538      	push	{r3, r4, r5, lr}
 800a146:	4d07      	ldr	r5, [pc, #28]	@ (800a164 <_read_r+0x20>)
 800a148:	4604      	mov	r4, r0
 800a14a:	4608      	mov	r0, r1
 800a14c:	4611      	mov	r1, r2
 800a14e:	2200      	movs	r2, #0
 800a150:	602a      	str	r2, [r5, #0]
 800a152:	461a      	mov	r2, r3
 800a154:	f7f6 fe26 	bl	8000da4 <_read>
 800a158:	1c43      	adds	r3, r0, #1
 800a15a:	d102      	bne.n	800a162 <_read_r+0x1e>
 800a15c:	682b      	ldr	r3, [r5, #0]
 800a15e:	b103      	cbz	r3, 800a162 <_read_r+0x1e>
 800a160:	6023      	str	r3, [r4, #0]
 800a162:	bd38      	pop	{r3, r4, r5, pc}
 800a164:	20004c20 	.word	0x20004c20

0800a168 <_write_r>:
 800a168:	b538      	push	{r3, r4, r5, lr}
 800a16a:	4d07      	ldr	r5, [pc, #28]	@ (800a188 <_write_r+0x20>)
 800a16c:	4604      	mov	r4, r0
 800a16e:	4608      	mov	r0, r1
 800a170:	4611      	mov	r1, r2
 800a172:	2200      	movs	r2, #0
 800a174:	602a      	str	r2, [r5, #0]
 800a176:	461a      	mov	r2, r3
 800a178:	f7f6 f9ce 	bl	8000518 <_write>
 800a17c:	1c43      	adds	r3, r0, #1
 800a17e:	d102      	bne.n	800a186 <_write_r+0x1e>
 800a180:	682b      	ldr	r3, [r5, #0]
 800a182:	b103      	cbz	r3, 800a186 <_write_r+0x1e>
 800a184:	6023      	str	r3, [r4, #0]
 800a186:	bd38      	pop	{r3, r4, r5, pc}
 800a188:	20004c20 	.word	0x20004c20

0800a18c <__errno>:
 800a18c:	4b01      	ldr	r3, [pc, #4]	@ (800a194 <__errno+0x8>)
 800a18e:	6818      	ldr	r0, [r3, #0]
 800a190:	4770      	bx	lr
 800a192:	bf00      	nop
 800a194:	20000138 	.word	0x20000138

0800a198 <__libc_init_array>:
 800a198:	b570      	push	{r4, r5, r6, lr}
 800a19a:	4d0d      	ldr	r5, [pc, #52]	@ (800a1d0 <__libc_init_array+0x38>)
 800a19c:	4c0d      	ldr	r4, [pc, #52]	@ (800a1d4 <__libc_init_array+0x3c>)
 800a19e:	1b64      	subs	r4, r4, r5
 800a1a0:	10a4      	asrs	r4, r4, #2
 800a1a2:	2600      	movs	r6, #0
 800a1a4:	42a6      	cmp	r6, r4
 800a1a6:	d109      	bne.n	800a1bc <__libc_init_array+0x24>
 800a1a8:	4d0b      	ldr	r5, [pc, #44]	@ (800a1d8 <__libc_init_array+0x40>)
 800a1aa:	4c0c      	ldr	r4, [pc, #48]	@ (800a1dc <__libc_init_array+0x44>)
 800a1ac:	f000 fa10 	bl	800a5d0 <_init>
 800a1b0:	1b64      	subs	r4, r4, r5
 800a1b2:	10a4      	asrs	r4, r4, #2
 800a1b4:	2600      	movs	r6, #0
 800a1b6:	42a6      	cmp	r6, r4
 800a1b8:	d105      	bne.n	800a1c6 <__libc_init_array+0x2e>
 800a1ba:	bd70      	pop	{r4, r5, r6, pc}
 800a1bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1c0:	4798      	blx	r3
 800a1c2:	3601      	adds	r6, #1
 800a1c4:	e7ee      	b.n	800a1a4 <__libc_init_array+0xc>
 800a1c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1ca:	4798      	blx	r3
 800a1cc:	3601      	adds	r6, #1
 800a1ce:	e7f2      	b.n	800a1b6 <__libc_init_array+0x1e>
 800a1d0:	0800a658 	.word	0x0800a658
 800a1d4:	0800a658 	.word	0x0800a658
 800a1d8:	0800a658 	.word	0x0800a658
 800a1dc:	0800a65c 	.word	0x0800a65c

0800a1e0 <__retarget_lock_init_recursive>:
 800a1e0:	4770      	bx	lr

0800a1e2 <__retarget_lock_acquire_recursive>:
 800a1e2:	4770      	bx	lr

0800a1e4 <__retarget_lock_release_recursive>:
 800a1e4:	4770      	bx	lr
	...

0800a1e8 <_free_r>:
 800a1e8:	b538      	push	{r3, r4, r5, lr}
 800a1ea:	4605      	mov	r5, r0
 800a1ec:	2900      	cmp	r1, #0
 800a1ee:	d041      	beq.n	800a274 <_free_r+0x8c>
 800a1f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1f4:	1f0c      	subs	r4, r1, #4
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	bfb8      	it	lt
 800a1fa:	18e4      	addlt	r4, r4, r3
 800a1fc:	f000 f8e8 	bl	800a3d0 <__malloc_lock>
 800a200:	4a1d      	ldr	r2, [pc, #116]	@ (800a278 <_free_r+0x90>)
 800a202:	6813      	ldr	r3, [r2, #0]
 800a204:	b933      	cbnz	r3, 800a214 <_free_r+0x2c>
 800a206:	6063      	str	r3, [r4, #4]
 800a208:	6014      	str	r4, [r2, #0]
 800a20a:	4628      	mov	r0, r5
 800a20c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a210:	f000 b8e4 	b.w	800a3dc <__malloc_unlock>
 800a214:	42a3      	cmp	r3, r4
 800a216:	d908      	bls.n	800a22a <_free_r+0x42>
 800a218:	6820      	ldr	r0, [r4, #0]
 800a21a:	1821      	adds	r1, r4, r0
 800a21c:	428b      	cmp	r3, r1
 800a21e:	bf01      	itttt	eq
 800a220:	6819      	ldreq	r1, [r3, #0]
 800a222:	685b      	ldreq	r3, [r3, #4]
 800a224:	1809      	addeq	r1, r1, r0
 800a226:	6021      	streq	r1, [r4, #0]
 800a228:	e7ed      	b.n	800a206 <_free_r+0x1e>
 800a22a:	461a      	mov	r2, r3
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	b10b      	cbz	r3, 800a234 <_free_r+0x4c>
 800a230:	42a3      	cmp	r3, r4
 800a232:	d9fa      	bls.n	800a22a <_free_r+0x42>
 800a234:	6811      	ldr	r1, [r2, #0]
 800a236:	1850      	adds	r0, r2, r1
 800a238:	42a0      	cmp	r0, r4
 800a23a:	d10b      	bne.n	800a254 <_free_r+0x6c>
 800a23c:	6820      	ldr	r0, [r4, #0]
 800a23e:	4401      	add	r1, r0
 800a240:	1850      	adds	r0, r2, r1
 800a242:	4283      	cmp	r3, r0
 800a244:	6011      	str	r1, [r2, #0]
 800a246:	d1e0      	bne.n	800a20a <_free_r+0x22>
 800a248:	6818      	ldr	r0, [r3, #0]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	6053      	str	r3, [r2, #4]
 800a24e:	4408      	add	r0, r1
 800a250:	6010      	str	r0, [r2, #0]
 800a252:	e7da      	b.n	800a20a <_free_r+0x22>
 800a254:	d902      	bls.n	800a25c <_free_r+0x74>
 800a256:	230c      	movs	r3, #12
 800a258:	602b      	str	r3, [r5, #0]
 800a25a:	e7d6      	b.n	800a20a <_free_r+0x22>
 800a25c:	6820      	ldr	r0, [r4, #0]
 800a25e:	1821      	adds	r1, r4, r0
 800a260:	428b      	cmp	r3, r1
 800a262:	bf04      	itt	eq
 800a264:	6819      	ldreq	r1, [r3, #0]
 800a266:	685b      	ldreq	r3, [r3, #4]
 800a268:	6063      	str	r3, [r4, #4]
 800a26a:	bf04      	itt	eq
 800a26c:	1809      	addeq	r1, r1, r0
 800a26e:	6021      	streq	r1, [r4, #0]
 800a270:	6054      	str	r4, [r2, #4]
 800a272:	e7ca      	b.n	800a20a <_free_r+0x22>
 800a274:	bd38      	pop	{r3, r4, r5, pc}
 800a276:	bf00      	nop
 800a278:	20004c2c 	.word	0x20004c2c

0800a27c <malloc>:
 800a27c:	4b02      	ldr	r3, [pc, #8]	@ (800a288 <malloc+0xc>)
 800a27e:	4601      	mov	r1, r0
 800a280:	6818      	ldr	r0, [r3, #0]
 800a282:	f000 b825 	b.w	800a2d0 <_malloc_r>
 800a286:	bf00      	nop
 800a288:	20000138 	.word	0x20000138

0800a28c <sbrk_aligned>:
 800a28c:	b570      	push	{r4, r5, r6, lr}
 800a28e:	4e0f      	ldr	r6, [pc, #60]	@ (800a2cc <sbrk_aligned+0x40>)
 800a290:	460c      	mov	r4, r1
 800a292:	6831      	ldr	r1, [r6, #0]
 800a294:	4605      	mov	r5, r0
 800a296:	b911      	cbnz	r1, 800a29e <sbrk_aligned+0x12>
 800a298:	f000 f98a 	bl	800a5b0 <_sbrk_r>
 800a29c:	6030      	str	r0, [r6, #0]
 800a29e:	4621      	mov	r1, r4
 800a2a0:	4628      	mov	r0, r5
 800a2a2:	f000 f985 	bl	800a5b0 <_sbrk_r>
 800a2a6:	1c43      	adds	r3, r0, #1
 800a2a8:	d103      	bne.n	800a2b2 <sbrk_aligned+0x26>
 800a2aa:	f04f 34ff 	mov.w	r4, #4294967295
 800a2ae:	4620      	mov	r0, r4
 800a2b0:	bd70      	pop	{r4, r5, r6, pc}
 800a2b2:	1cc4      	adds	r4, r0, #3
 800a2b4:	f024 0403 	bic.w	r4, r4, #3
 800a2b8:	42a0      	cmp	r0, r4
 800a2ba:	d0f8      	beq.n	800a2ae <sbrk_aligned+0x22>
 800a2bc:	1a21      	subs	r1, r4, r0
 800a2be:	4628      	mov	r0, r5
 800a2c0:	f000 f976 	bl	800a5b0 <_sbrk_r>
 800a2c4:	3001      	adds	r0, #1
 800a2c6:	d1f2      	bne.n	800a2ae <sbrk_aligned+0x22>
 800a2c8:	e7ef      	b.n	800a2aa <sbrk_aligned+0x1e>
 800a2ca:	bf00      	nop
 800a2cc:	20004c28 	.word	0x20004c28

0800a2d0 <_malloc_r>:
 800a2d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2d4:	1ccd      	adds	r5, r1, #3
 800a2d6:	f025 0503 	bic.w	r5, r5, #3
 800a2da:	3508      	adds	r5, #8
 800a2dc:	2d0c      	cmp	r5, #12
 800a2de:	bf38      	it	cc
 800a2e0:	250c      	movcc	r5, #12
 800a2e2:	2d00      	cmp	r5, #0
 800a2e4:	4606      	mov	r6, r0
 800a2e6:	db01      	blt.n	800a2ec <_malloc_r+0x1c>
 800a2e8:	42a9      	cmp	r1, r5
 800a2ea:	d904      	bls.n	800a2f6 <_malloc_r+0x26>
 800a2ec:	230c      	movs	r3, #12
 800a2ee:	6033      	str	r3, [r6, #0]
 800a2f0:	2000      	movs	r0, #0
 800a2f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a3cc <_malloc_r+0xfc>
 800a2fa:	f000 f869 	bl	800a3d0 <__malloc_lock>
 800a2fe:	f8d8 3000 	ldr.w	r3, [r8]
 800a302:	461c      	mov	r4, r3
 800a304:	bb44      	cbnz	r4, 800a358 <_malloc_r+0x88>
 800a306:	4629      	mov	r1, r5
 800a308:	4630      	mov	r0, r6
 800a30a:	f7ff ffbf 	bl	800a28c <sbrk_aligned>
 800a30e:	1c43      	adds	r3, r0, #1
 800a310:	4604      	mov	r4, r0
 800a312:	d158      	bne.n	800a3c6 <_malloc_r+0xf6>
 800a314:	f8d8 4000 	ldr.w	r4, [r8]
 800a318:	4627      	mov	r7, r4
 800a31a:	2f00      	cmp	r7, #0
 800a31c:	d143      	bne.n	800a3a6 <_malloc_r+0xd6>
 800a31e:	2c00      	cmp	r4, #0
 800a320:	d04b      	beq.n	800a3ba <_malloc_r+0xea>
 800a322:	6823      	ldr	r3, [r4, #0]
 800a324:	4639      	mov	r1, r7
 800a326:	4630      	mov	r0, r6
 800a328:	eb04 0903 	add.w	r9, r4, r3
 800a32c:	f000 f940 	bl	800a5b0 <_sbrk_r>
 800a330:	4581      	cmp	r9, r0
 800a332:	d142      	bne.n	800a3ba <_malloc_r+0xea>
 800a334:	6821      	ldr	r1, [r4, #0]
 800a336:	1a6d      	subs	r5, r5, r1
 800a338:	4629      	mov	r1, r5
 800a33a:	4630      	mov	r0, r6
 800a33c:	f7ff ffa6 	bl	800a28c <sbrk_aligned>
 800a340:	3001      	adds	r0, #1
 800a342:	d03a      	beq.n	800a3ba <_malloc_r+0xea>
 800a344:	6823      	ldr	r3, [r4, #0]
 800a346:	442b      	add	r3, r5
 800a348:	6023      	str	r3, [r4, #0]
 800a34a:	f8d8 3000 	ldr.w	r3, [r8]
 800a34e:	685a      	ldr	r2, [r3, #4]
 800a350:	bb62      	cbnz	r2, 800a3ac <_malloc_r+0xdc>
 800a352:	f8c8 7000 	str.w	r7, [r8]
 800a356:	e00f      	b.n	800a378 <_malloc_r+0xa8>
 800a358:	6822      	ldr	r2, [r4, #0]
 800a35a:	1b52      	subs	r2, r2, r5
 800a35c:	d420      	bmi.n	800a3a0 <_malloc_r+0xd0>
 800a35e:	2a0b      	cmp	r2, #11
 800a360:	d917      	bls.n	800a392 <_malloc_r+0xc2>
 800a362:	1961      	adds	r1, r4, r5
 800a364:	42a3      	cmp	r3, r4
 800a366:	6025      	str	r5, [r4, #0]
 800a368:	bf18      	it	ne
 800a36a:	6059      	strne	r1, [r3, #4]
 800a36c:	6863      	ldr	r3, [r4, #4]
 800a36e:	bf08      	it	eq
 800a370:	f8c8 1000 	streq.w	r1, [r8]
 800a374:	5162      	str	r2, [r4, r5]
 800a376:	604b      	str	r3, [r1, #4]
 800a378:	4630      	mov	r0, r6
 800a37a:	f000 f82f 	bl	800a3dc <__malloc_unlock>
 800a37e:	f104 000b 	add.w	r0, r4, #11
 800a382:	1d23      	adds	r3, r4, #4
 800a384:	f020 0007 	bic.w	r0, r0, #7
 800a388:	1ac2      	subs	r2, r0, r3
 800a38a:	bf1c      	itt	ne
 800a38c:	1a1b      	subne	r3, r3, r0
 800a38e:	50a3      	strne	r3, [r4, r2]
 800a390:	e7af      	b.n	800a2f2 <_malloc_r+0x22>
 800a392:	6862      	ldr	r2, [r4, #4]
 800a394:	42a3      	cmp	r3, r4
 800a396:	bf0c      	ite	eq
 800a398:	f8c8 2000 	streq.w	r2, [r8]
 800a39c:	605a      	strne	r2, [r3, #4]
 800a39e:	e7eb      	b.n	800a378 <_malloc_r+0xa8>
 800a3a0:	4623      	mov	r3, r4
 800a3a2:	6864      	ldr	r4, [r4, #4]
 800a3a4:	e7ae      	b.n	800a304 <_malloc_r+0x34>
 800a3a6:	463c      	mov	r4, r7
 800a3a8:	687f      	ldr	r7, [r7, #4]
 800a3aa:	e7b6      	b.n	800a31a <_malloc_r+0x4a>
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	42a3      	cmp	r3, r4
 800a3b2:	d1fb      	bne.n	800a3ac <_malloc_r+0xdc>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	6053      	str	r3, [r2, #4]
 800a3b8:	e7de      	b.n	800a378 <_malloc_r+0xa8>
 800a3ba:	230c      	movs	r3, #12
 800a3bc:	6033      	str	r3, [r6, #0]
 800a3be:	4630      	mov	r0, r6
 800a3c0:	f000 f80c 	bl	800a3dc <__malloc_unlock>
 800a3c4:	e794      	b.n	800a2f0 <_malloc_r+0x20>
 800a3c6:	6005      	str	r5, [r0, #0]
 800a3c8:	e7d6      	b.n	800a378 <_malloc_r+0xa8>
 800a3ca:	bf00      	nop
 800a3cc:	20004c2c 	.word	0x20004c2c

0800a3d0 <__malloc_lock>:
 800a3d0:	4801      	ldr	r0, [pc, #4]	@ (800a3d8 <__malloc_lock+0x8>)
 800a3d2:	f7ff bf06 	b.w	800a1e2 <__retarget_lock_acquire_recursive>
 800a3d6:	bf00      	nop
 800a3d8:	20004c24 	.word	0x20004c24

0800a3dc <__malloc_unlock>:
 800a3dc:	4801      	ldr	r0, [pc, #4]	@ (800a3e4 <__malloc_unlock+0x8>)
 800a3de:	f7ff bf01 	b.w	800a1e4 <__retarget_lock_release_recursive>
 800a3e2:	bf00      	nop
 800a3e4:	20004c24 	.word	0x20004c24

0800a3e8 <__sflush_r>:
 800a3e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a3ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3f0:	0716      	lsls	r6, r2, #28
 800a3f2:	4605      	mov	r5, r0
 800a3f4:	460c      	mov	r4, r1
 800a3f6:	d454      	bmi.n	800a4a2 <__sflush_r+0xba>
 800a3f8:	684b      	ldr	r3, [r1, #4]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	dc02      	bgt.n	800a404 <__sflush_r+0x1c>
 800a3fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a400:	2b00      	cmp	r3, #0
 800a402:	dd48      	ble.n	800a496 <__sflush_r+0xae>
 800a404:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a406:	2e00      	cmp	r6, #0
 800a408:	d045      	beq.n	800a496 <__sflush_r+0xae>
 800a40a:	2300      	movs	r3, #0
 800a40c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a410:	682f      	ldr	r7, [r5, #0]
 800a412:	6a21      	ldr	r1, [r4, #32]
 800a414:	602b      	str	r3, [r5, #0]
 800a416:	d030      	beq.n	800a47a <__sflush_r+0x92>
 800a418:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a41a:	89a3      	ldrh	r3, [r4, #12]
 800a41c:	0759      	lsls	r1, r3, #29
 800a41e:	d505      	bpl.n	800a42c <__sflush_r+0x44>
 800a420:	6863      	ldr	r3, [r4, #4]
 800a422:	1ad2      	subs	r2, r2, r3
 800a424:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a426:	b10b      	cbz	r3, 800a42c <__sflush_r+0x44>
 800a428:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a42a:	1ad2      	subs	r2, r2, r3
 800a42c:	2300      	movs	r3, #0
 800a42e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a430:	6a21      	ldr	r1, [r4, #32]
 800a432:	4628      	mov	r0, r5
 800a434:	47b0      	blx	r6
 800a436:	1c43      	adds	r3, r0, #1
 800a438:	89a3      	ldrh	r3, [r4, #12]
 800a43a:	d106      	bne.n	800a44a <__sflush_r+0x62>
 800a43c:	6829      	ldr	r1, [r5, #0]
 800a43e:	291d      	cmp	r1, #29
 800a440:	d82b      	bhi.n	800a49a <__sflush_r+0xb2>
 800a442:	4a2a      	ldr	r2, [pc, #168]	@ (800a4ec <__sflush_r+0x104>)
 800a444:	40ca      	lsrs	r2, r1
 800a446:	07d6      	lsls	r6, r2, #31
 800a448:	d527      	bpl.n	800a49a <__sflush_r+0xb2>
 800a44a:	2200      	movs	r2, #0
 800a44c:	6062      	str	r2, [r4, #4]
 800a44e:	04d9      	lsls	r1, r3, #19
 800a450:	6922      	ldr	r2, [r4, #16]
 800a452:	6022      	str	r2, [r4, #0]
 800a454:	d504      	bpl.n	800a460 <__sflush_r+0x78>
 800a456:	1c42      	adds	r2, r0, #1
 800a458:	d101      	bne.n	800a45e <__sflush_r+0x76>
 800a45a:	682b      	ldr	r3, [r5, #0]
 800a45c:	b903      	cbnz	r3, 800a460 <__sflush_r+0x78>
 800a45e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a460:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a462:	602f      	str	r7, [r5, #0]
 800a464:	b1b9      	cbz	r1, 800a496 <__sflush_r+0xae>
 800a466:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a46a:	4299      	cmp	r1, r3
 800a46c:	d002      	beq.n	800a474 <__sflush_r+0x8c>
 800a46e:	4628      	mov	r0, r5
 800a470:	f7ff feba 	bl	800a1e8 <_free_r>
 800a474:	2300      	movs	r3, #0
 800a476:	6363      	str	r3, [r4, #52]	@ 0x34
 800a478:	e00d      	b.n	800a496 <__sflush_r+0xae>
 800a47a:	2301      	movs	r3, #1
 800a47c:	4628      	mov	r0, r5
 800a47e:	47b0      	blx	r6
 800a480:	4602      	mov	r2, r0
 800a482:	1c50      	adds	r0, r2, #1
 800a484:	d1c9      	bne.n	800a41a <__sflush_r+0x32>
 800a486:	682b      	ldr	r3, [r5, #0]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d0c6      	beq.n	800a41a <__sflush_r+0x32>
 800a48c:	2b1d      	cmp	r3, #29
 800a48e:	d001      	beq.n	800a494 <__sflush_r+0xac>
 800a490:	2b16      	cmp	r3, #22
 800a492:	d11e      	bne.n	800a4d2 <__sflush_r+0xea>
 800a494:	602f      	str	r7, [r5, #0]
 800a496:	2000      	movs	r0, #0
 800a498:	e022      	b.n	800a4e0 <__sflush_r+0xf8>
 800a49a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a49e:	b21b      	sxth	r3, r3
 800a4a0:	e01b      	b.n	800a4da <__sflush_r+0xf2>
 800a4a2:	690f      	ldr	r7, [r1, #16]
 800a4a4:	2f00      	cmp	r7, #0
 800a4a6:	d0f6      	beq.n	800a496 <__sflush_r+0xae>
 800a4a8:	0793      	lsls	r3, r2, #30
 800a4aa:	680e      	ldr	r6, [r1, #0]
 800a4ac:	bf08      	it	eq
 800a4ae:	694b      	ldreq	r3, [r1, #20]
 800a4b0:	600f      	str	r7, [r1, #0]
 800a4b2:	bf18      	it	ne
 800a4b4:	2300      	movne	r3, #0
 800a4b6:	eba6 0807 	sub.w	r8, r6, r7
 800a4ba:	608b      	str	r3, [r1, #8]
 800a4bc:	f1b8 0f00 	cmp.w	r8, #0
 800a4c0:	dde9      	ble.n	800a496 <__sflush_r+0xae>
 800a4c2:	6a21      	ldr	r1, [r4, #32]
 800a4c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a4c6:	4643      	mov	r3, r8
 800a4c8:	463a      	mov	r2, r7
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	47b0      	blx	r6
 800a4ce:	2800      	cmp	r0, #0
 800a4d0:	dc08      	bgt.n	800a4e4 <__sflush_r+0xfc>
 800a4d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4da:	81a3      	strh	r3, [r4, #12]
 800a4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4e4:	4407      	add	r7, r0
 800a4e6:	eba8 0800 	sub.w	r8, r8, r0
 800a4ea:	e7e7      	b.n	800a4bc <__sflush_r+0xd4>
 800a4ec:	20400001 	.word	0x20400001

0800a4f0 <_fflush_r>:
 800a4f0:	b538      	push	{r3, r4, r5, lr}
 800a4f2:	690b      	ldr	r3, [r1, #16]
 800a4f4:	4605      	mov	r5, r0
 800a4f6:	460c      	mov	r4, r1
 800a4f8:	b913      	cbnz	r3, 800a500 <_fflush_r+0x10>
 800a4fa:	2500      	movs	r5, #0
 800a4fc:	4628      	mov	r0, r5
 800a4fe:	bd38      	pop	{r3, r4, r5, pc}
 800a500:	b118      	cbz	r0, 800a50a <_fflush_r+0x1a>
 800a502:	6a03      	ldr	r3, [r0, #32]
 800a504:	b90b      	cbnz	r3, 800a50a <_fflush_r+0x1a>
 800a506:	f7ff fcbd 	bl	8009e84 <__sinit>
 800a50a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d0f3      	beq.n	800a4fa <_fflush_r+0xa>
 800a512:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a514:	07d0      	lsls	r0, r2, #31
 800a516:	d404      	bmi.n	800a522 <_fflush_r+0x32>
 800a518:	0599      	lsls	r1, r3, #22
 800a51a:	d402      	bmi.n	800a522 <_fflush_r+0x32>
 800a51c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a51e:	f7ff fe60 	bl	800a1e2 <__retarget_lock_acquire_recursive>
 800a522:	4628      	mov	r0, r5
 800a524:	4621      	mov	r1, r4
 800a526:	f7ff ff5f 	bl	800a3e8 <__sflush_r>
 800a52a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a52c:	07da      	lsls	r2, r3, #31
 800a52e:	4605      	mov	r5, r0
 800a530:	d4e4      	bmi.n	800a4fc <_fflush_r+0xc>
 800a532:	89a3      	ldrh	r3, [r4, #12]
 800a534:	059b      	lsls	r3, r3, #22
 800a536:	d4e1      	bmi.n	800a4fc <_fflush_r+0xc>
 800a538:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a53a:	f7ff fe53 	bl	800a1e4 <__retarget_lock_release_recursive>
 800a53e:	e7dd      	b.n	800a4fc <_fflush_r+0xc>

0800a540 <__swhatbuf_r>:
 800a540:	b570      	push	{r4, r5, r6, lr}
 800a542:	460c      	mov	r4, r1
 800a544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a548:	2900      	cmp	r1, #0
 800a54a:	b096      	sub	sp, #88	@ 0x58
 800a54c:	4615      	mov	r5, r2
 800a54e:	461e      	mov	r6, r3
 800a550:	da0d      	bge.n	800a56e <__swhatbuf_r+0x2e>
 800a552:	89a3      	ldrh	r3, [r4, #12]
 800a554:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a558:	f04f 0100 	mov.w	r1, #0
 800a55c:	bf14      	ite	ne
 800a55e:	2340      	movne	r3, #64	@ 0x40
 800a560:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a564:	2000      	movs	r0, #0
 800a566:	6031      	str	r1, [r6, #0]
 800a568:	602b      	str	r3, [r5, #0]
 800a56a:	b016      	add	sp, #88	@ 0x58
 800a56c:	bd70      	pop	{r4, r5, r6, pc}
 800a56e:	466a      	mov	r2, sp
 800a570:	f000 f80c 	bl	800a58c <_fstat_r>
 800a574:	2800      	cmp	r0, #0
 800a576:	dbec      	blt.n	800a552 <__swhatbuf_r+0x12>
 800a578:	9901      	ldr	r1, [sp, #4]
 800a57a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a57e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a582:	4259      	negs	r1, r3
 800a584:	4159      	adcs	r1, r3
 800a586:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a58a:	e7eb      	b.n	800a564 <__swhatbuf_r+0x24>

0800a58c <_fstat_r>:
 800a58c:	b538      	push	{r3, r4, r5, lr}
 800a58e:	4d07      	ldr	r5, [pc, #28]	@ (800a5ac <_fstat_r+0x20>)
 800a590:	2300      	movs	r3, #0
 800a592:	4604      	mov	r4, r0
 800a594:	4608      	mov	r0, r1
 800a596:	4611      	mov	r1, r2
 800a598:	602b      	str	r3, [r5, #0]
 800a59a:	f7f6 fc2c 	bl	8000df6 <_fstat>
 800a59e:	1c43      	adds	r3, r0, #1
 800a5a0:	d102      	bne.n	800a5a8 <_fstat_r+0x1c>
 800a5a2:	682b      	ldr	r3, [r5, #0]
 800a5a4:	b103      	cbz	r3, 800a5a8 <_fstat_r+0x1c>
 800a5a6:	6023      	str	r3, [r4, #0]
 800a5a8:	bd38      	pop	{r3, r4, r5, pc}
 800a5aa:	bf00      	nop
 800a5ac:	20004c20 	.word	0x20004c20

0800a5b0 <_sbrk_r>:
 800a5b0:	b538      	push	{r3, r4, r5, lr}
 800a5b2:	4d06      	ldr	r5, [pc, #24]	@ (800a5cc <_sbrk_r+0x1c>)
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	4604      	mov	r4, r0
 800a5b8:	4608      	mov	r0, r1
 800a5ba:	602b      	str	r3, [r5, #0]
 800a5bc:	f7f6 fc38 	bl	8000e30 <_sbrk>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d102      	bne.n	800a5ca <_sbrk_r+0x1a>
 800a5c4:	682b      	ldr	r3, [r5, #0]
 800a5c6:	b103      	cbz	r3, 800a5ca <_sbrk_r+0x1a>
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	20004c20 	.word	0x20004c20

0800a5d0 <_init>:
 800a5d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5d2:	bf00      	nop
 800a5d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5d6:	bc08      	pop	{r3}
 800a5d8:	469e      	mov	lr, r3
 800a5da:	4770      	bx	lr

0800a5dc <_fini>:
 800a5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5de:	bf00      	nop
 800a5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5e2:	bc08      	pop	{r3}
 800a5e4:	469e      	mov	lr, r3
 800a5e6:	4770      	bx	lr
