// Seed: 2560820142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output tri id_5,
    input wor id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12,
    output uwire id_13,
    output uwire id_14,
    input wor id_15,
    input wor id_16
    , id_23,
    input uwire id_17,
    output tri id_18,
    output wand id_19,
    input supply1 id_20,
    output wand id_21
);
  wire id_24;
  module_0(
      id_23, id_23, id_23, id_23
  );
  generate
    assign id_24 = id_1;
  endgenerate
endmodule
