Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 00:36:45 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_14_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.808ns (23.626%)  route 2.612ns (76.374%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 6.798 - 4.000 ) 
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 1.592ns, distribution 0.884ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.446ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=7951, routed)        2.476     3.413    Delay1No15_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X169Y188       FDCE                                         r  Delay1No15_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y188       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.492 r  Delay1No15_instance/Y_reg[7]/Q
                         net (fo=4, routed)           0.502     3.994    Delay1No14_instance/Y_reg[33]_0[7]
    SLICE_X161Y204       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     4.045 r  Delay1No14_instance/geqOp_carry_i_13__2/O
                         net (fo=1, routed)           0.025     4.070    Sum10_3_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X161Y204       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.233 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.259    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X161Y205       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.274 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.300    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X161Y206       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.352 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.524     4.876    Delay1No14_instance/CO[0]
    SLICE_X153Y207       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     4.986 r  Delay1No14_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.288     5.274    Delay1No14_instance/Sum10_3_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X155Y206       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.363 r  Delay1No14_instance/shiftedFracY_d1[49]_i_8__2/O
                         net (fo=1, routed)           0.219     5.582    Delay1No14_instance/shiftedFracY_d1[49]_i_8__2_n_0
    SLICE_X154Y206       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.621 r  Delay1No14_instance/shiftedFracY_d1[49]_i_3__2/O
                         net (fo=3, routed)           0.143     5.764    Delay1No14_instance/Sum10_3_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X153Y207       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.800 r  Delay1No14_instance/shiftedFracY_d1[33]_i_3__2/O
                         net (fo=48, routed)          0.455     6.255    Delay1No15_instance/shiftVal__5[1]
    SLICE_X156Y203       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     6.378 r  Delay1No15_instance/shiftedFracY_d1[34]_i_1__2/O
                         net (fo=2, routed)           0.338     6.716    Delay1No14_instance/Y_reg[26]_0[11]
    SLICE_X154Y202       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     6.767 r  Delay1No14_instance/shiftedFracY_d1[18]_i_1__2/O
                         net (fo=1, routed)           0.066     6.833    Sum10_3_impl_instance/FPAddSubOp_instance/D[7]
    SLICE_X154Y202       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=7951, routed)        2.151     6.798    Sum10_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X154Y202       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/C
                         clock pessimism              0.472     7.270    
                         clock uncertainty           -0.035     7.234    
    SLICE_X154Y202       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.259    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          7.259    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.426    




