-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toThreshold_Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of toThreshold_Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st18_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_9 : STD_LOGIC_VECTOR (10 downto 0) := "00000001001";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv11_7FB : STD_LOGIC_VECTOR (10 downto 0) := "11111111011";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_8 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_const_lv12_FF9 : STD_LOGIC_VECTOR (11 downto 0) := "111111111001";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_FF8 : STD_LOGIC_VECTOR (11 downto 0) := "111111111000";
    constant ap_const_lv12_FF7 : STD_LOGIC_VECTOR (11 downto 0) := "111111110111";
    constant ap_const_lv12_FF6 : STD_LOGIC_VECTOR (11 downto 0) := "111111110110";
    constant ap_const_lv12_FF5 : STD_LOGIC_VECTOR (11 downto 0) := "111111110101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv17_11B : STD_LOGIC_VECTOR (16 downto 0) := "00000000100011011";
    constant ap_const_lv16_52 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001010010";
    constant ap_const_lv19_3D3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001111010011";
    constant ap_const_lv20_5C8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010111001000";
    constant ap_const_lv18_11B : STD_LOGIC_VECTOR (17 downto 0) := "000000000100011011";
    constant ap_const_lv18_1AC : STD_LOGIC_VECTOR (17 downto 0) := "000000000110101100";
    constant ap_const_lv20_8BD : STD_LOGIC_VECTOR (19 downto 0) := "00000000100010111101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_22 : BOOLEAN;
    signal p_025_0_i_reg_467 : STD_LOGIC_VECTOR (10 downto 0);
    signal heightloop_fu_627_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal heightloop_reg_2855 : STD_LOGIC_VECTOR (10 downto 0);
    signal widthloop_fu_633_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal widthloop_reg_2860 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_123_cast_fu_645_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_123_cast_reg_2865 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_neg228_i_fu_649_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_neg228_i_reg_2870 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_61_fu_655_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_reg_2875 : STD_LOGIC_VECTOR (2 downto 0);
    signal ref_fu_659_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ref_reg_2881 : STD_LOGIC_VECTOR (10 downto 0);
    signal ref_cast_fu_665_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ref_cast_reg_2886 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_54_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_67 : BOOLEAN;
    signal i_V_fu_678_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_2895 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_56_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_2900 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_reg_2905 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_744_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_reg_2909 : STD_LOGIC_VECTOR (2 downto 0);
    signal ImagLoc_y_cast_cast_fu_748_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_cast_cast_reg_2915 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_3_cast_cast_fu_758_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_3_cast_cast_reg_2920 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_68_fu_762_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_68_reg_2925 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_3_1_cast_cast_fu_772_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_3_1_cast_cast_reg_2936 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_3_2_cast_cast_fu_782_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_3_2_cast_cast_reg_2941 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_3_3_cast_cast_fu_792_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_3_3_cast_cast_reg_2946 : STD_LOGIC_VECTOR (12 downto 0);
    signal brmerge_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2951 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_reg_2955 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_102 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_reg_2972 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_125 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal or_cond221_i_reg_2964 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_153 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_60_reg_2955_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_2955_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_2955_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_2955_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_2955_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_2955_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_2955_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_60_reg_2955_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_811_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond221_i_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_reg_2968 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_2968_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_2968_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_2968_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_67_reg_2968_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2972_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2972_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_2972_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_reg_2976 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_2976_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_2976_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_2976_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_75_reg_2976_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_reg_2980 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_2980_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_2980_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_69_reg_2980_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_fu_891_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_reg_2984 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2984_pp0_it1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2984_pp0_it2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_col_assign_reg_2984_pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_81_fu_901_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_81_reg_2992 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_81_reg_2992_pp0_it1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_81_reg_2992_pp0_it2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_479_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_reg_3000 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_73_fu_905_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_73_reg_3005 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_80_fu_909_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_80_reg_3010 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_buf_0_val_0_addr_reg_3015 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_addr_reg_3021 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_addr_reg_3027 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_addr_reg_3033 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_3039 : STD_LOGIC_VECTOR (10 downto 0);
    signal locy_4_t_fu_925_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal locy_4_t_reg_3045 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_2_fu_929_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_2_reg_3049 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_4_0_reg_3057 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_0_reg_3062 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_0_reg_3072 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_0_reg_3082 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_0_reg_3092 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_938_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_76_reg_3101 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_77_fu_942_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_77_reg_3107 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_78_fu_946_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_78_reg_3113 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_79_fu_950_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_79_reg_3119 : STD_LOGIC_VECTOR (2 downto 0);
    signal src_kernel_win_0_val_0_1_6_reg_3125 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_6_reg_3131 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_1_1_6_reg_3131_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_6_reg_3137 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_1_13_reg_3143 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_1_6_reg_3148 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it10 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_2_lo_reg_3154 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_reg_3154_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_0_1_fu_1862_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_11_0_1_reg_3159 : STD_LOGIC_VECTOR (16 downto 0);
    signal src_kernel_win_0_val_4_4_1_reg_3164 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_lo_reg_3169 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_lo_reg_3174 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3174_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_1_lo_reg_3179 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_reg_3179_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_1_lo_reg_3184 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_14_0_1_cast_fu_1930_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_14_0_1_cast_reg_3189 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_3_1_fu_1942_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_3_1_reg_3194 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_3_2_fu_1952_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_3_2_reg_3199 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp28_fu_1972_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp28_reg_3204 : STD_LOGIC_VECTOR (17 downto 0);
    signal src_kernel_win_0_val_0_2_lo_reg_3209 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_reg_3209_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_2_lo_reg_3214 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it9 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_3_lo_reg_3219 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_reg_3219_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_14_0_2_cast_fu_2034_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_14_0_2_cast_reg_3224 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_1_fu_2042_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_11_1_reg_3229 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_11_4_1_fu_2069_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_4_1_reg_3234 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp22_fu_2091_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp22_reg_3239 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp23_cast_fu_2101_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp23_cast_reg_3244 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp27_cast_fu_2130_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp27_cast_reg_3249 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp1_fu_2200_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp1_reg_3254 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp2_cast_fu_2210_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp2_cast_reg_3259 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp21_fu_2223_p2 : STD_LOGIC_VECTOR (19 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp21_fu_2223_p2 : signal is "no";
    signal tmp21_reg_3264 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_tmp21_reg_3264_pp0_it9 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_tmp21_reg_3264_pp0_it10 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_tmp21_reg_3264_pp0_it11 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_tmp21_reg_3264_pp0_it12 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp26_cast_fu_2232_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp26_cast_reg_3269 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp3_fu_2257_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp3_reg_3274 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_1_4_fu_2266_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_1_4_reg_3279 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp25_fu_2285_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp25_reg_3284 : STD_LOGIC_VECTOR (18 downto 0);
    signal src_kernel_win_0_val_2_3_lo_reg_3289 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_14_1_2_cast_fu_2313_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_14_1_2_cast_reg_3294 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp6_cast_fu_2332_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp6_cast_reg_3299 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_2_2_fu_2340_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_2_2_reg_3304 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp24_fu_2346_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of tmp24_fu_2346_p2 : signal is "no";
    signal tmp24_reg_3309 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_ppstg_tmp24_reg_3309_pp0_it11 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_reg_ppstg_tmp24_reg_3309_pp0_it12 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp4_fu_2392_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp4_reg_3314 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp5_cast_fu_2402_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp5_cast_reg_3319 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp20_cast_fu_2420_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp20_cast_reg_3324 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp19_fu_2432_p2 : STD_LOGIC_VECTOR (21 downto 0);
    attribute use_dsp48 of tmp19_fu_2432_p2 : signal is "no";
    signal tmp19_reg_3329 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_s_70_fu_2510_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_70_reg_3334 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_479_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_479_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_479_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_479_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_487_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_487_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_487_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_487_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_487_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_495_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_495_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_495_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_495_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_495_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_503_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_503_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_503_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_503_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_503_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_511_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_511_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_511_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_511_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_511_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_519_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_519_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_519_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_519_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_519_ap_ce : STD_LOGIC;
    signal p_012_0_i_reg_456 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_cseq_ST_st18_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_584 : BOOLEAN;
    signal tmp_63_fu_916_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_val_0_1_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1398_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_15_fu_1704_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_156 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_3_fu_160 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_4_fu_164 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_5_fu_168 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_172 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1456_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_27_fu_1737_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_176 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_3_fu_180 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_4_fu_184 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_7_fu_188 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_192 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_fu_1514_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_13_fu_1770_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_196 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_3_fu_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_4_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_8_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_1_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_1_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_0_fu_1572_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_27_fu_1803_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_2_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_3_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_4_fu_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_9_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_2_fu_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_3_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_4_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_10_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_3_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_26_fu_1122_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_4_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_25_fu_1113_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_13_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_23_fu_1096_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_14_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_20_fu_1071_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_15_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_8_fu_1038_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_3_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_4_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_6_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_7_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_8_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_3_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_26_fu_1299_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_4_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_25_fu_1290_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_13_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_23_fu_1273_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_14_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_20_fu_1248_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_15_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_8_fu_1215_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_0_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_3_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_4_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_619_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_59_fu_623_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_639_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_124_cast_fu_669_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_y_fu_690_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_fu_702_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_fu_737_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_3_fu_752_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_3_1_fu_766_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_3_2_fu_776_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_3_3_fu_786_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_57_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_817_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp1_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_cast_fu_802_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_838_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_74_fu_853_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_844_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_18_2_fu_896_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_1_fu_913_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp32_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp33_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_1_4_5_fu_999_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp34_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_1_4_6_fu_1012_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp35_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_1_4_7_fu_1025_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_9_fu_1047_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_18_fu_1055_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_19_fu_1063_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_21_fu_1080_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_22_fu_1088_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_24_fu_1105_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp36_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp37_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_3_4_5_fu_1176_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp38_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_3_4_6_fu_1189_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp39_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_3_4_7_fu_1202_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_9_fu_1224_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_18_fu_1232_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_19_fu_1240_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_21_fu_1257_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_22_fu_1265_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_24_fu_1282_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp1_fu_1355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_fu_1348_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp3_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1359_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp7_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1372_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp10_fu_1392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1385_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp11_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_t_fu_1406_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp13_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_1417_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp15_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_1430_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp17_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_1443_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp18_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_t_fu_1464_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp20_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_1475_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp22_fu_1495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_1488_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp24_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_1501_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp25_fu_1529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_3_t_fu_1522_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp27_fu_1540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_fu_1533_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp29_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp28_fu_1546_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp31_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_fu_1559_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_0_0_2_fu_1665_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp6_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_0_0_3_fu_1678_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp8_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_0_0_4_fu_1691_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_fu_1713_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_1_64_fu_1721_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_2_65_fu_1729_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_fu_1746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_1_66_fu_1754_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_2_67_fu_1762_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_fu_1779_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_1_68_fu_1787_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_2_69_fu_1795_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_0_1_fu_1862_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1915_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1915_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_496_0_cast_fu_1921_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_14_0_1_fu_1925_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_11_3_1_fu_1942_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_3_2_fu_1952_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_3_4_cast_cast_fu_1958_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_3_cast_cast_fu_1934_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_11_3_s_fu_1962_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp28_fu_1972_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_11_0_2_fu_2023_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_0_2_fu_2023_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_14_0_2_fu_2029_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_1_fu_2042_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_3_3_fu_2051_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_3_3_fu_2051_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_4_1_fu_2069_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_4_3_fu_2078_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_4_3_fu_2078_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_496_3_3_cast_cast_fu_2057_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_496_4_3_cast_cast_fu_2084_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp23_fu_2096_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal OP1_V_4_cast_cast_fu_2061_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_4_4_cast_cast_fu_2088_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_11_s_fu_2105_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp29_fu_2115_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp29_fu_2115_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp29_cast_fu_2121_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp27_fu_2125_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_0_3_fu_2177_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_0_3_fu_2177_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_0_4_fu_2190_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_0_4_fu_2190_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_496_0_3_cast_fu_2183_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_496_0_4_cast_cast_fu_2196_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp2_fu_2205_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_11_2_4_fu_2217_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_2_4_fu_2217_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp26_fu_2227_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_14_1_fu_2236_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of p_Val2_14_1_fu_2236_p2 : signal is "no";
    signal p_Val2_11_1_1_fu_2247_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_1_1_fu_2247_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_14_1_cast_fu_2240_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_496_1_1_cast_fu_2253_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_1_4_fu_2266_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_4_2_fu_2275_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_4_2_fu_2275_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_496_4_2_cast_cast_fu_2281_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_1_2_fu_2302_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_1_2_fu_2302_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_14_1_2_fu_2308_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_2_fu_2321_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_2_fu_2321_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_fu_2327_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_2_2_fu_2340_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_1_3_fu_2373_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_2_1_fu_2382_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_2_1_fu_2382_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_496_2_1_cast_fu_2388_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_11_1_3_fu_2373_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp5_fu_2397_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_2_3_fu_2409_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_11_2_3_fu_2409_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp20_fu_2415_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_14_2_1_fu_2424_p2 : STD_LOGIC_VECTOR (20 downto 0);
    attribute use_dsp48 of p_Val2_14_2_1_fu_2424_p2 : signal is "no";
    signal p_Val2_14_2_1_cast_fu_2428_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp21_cast_fu_2437_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp24_cast_fu_2445_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp18_fu_2440_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_4_fu_2448_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_83_fu_2464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_2454_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_i_i_fu_2472_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_fu_2484_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_fu_2476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_2490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_i_i_not_fu_2498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_carry_fu_2504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_11_0_1_fu_1862_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_11_0_2_fu_2023_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_0_3_fu_2177_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_0_4_fu_2190_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_11_1_1_fu_2247_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_1_2_fu_2302_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_1_3_fu_2373_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_1_4_fu_2266_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_1_fu_2042_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_11_2_1_fu_2382_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_2_2_fu_2340_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_2_3_fu_2409_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_2_4_fu_2217_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_2_fu_2321_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_3_1_fu_1942_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_3_2_fu_1952_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_11_3_3_fu_2051_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_11_4_1_fu_2069_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_4_2_fu_2275_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_4_3_fu_2078_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_s_fu_1915_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp28_fu_1972_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp29_fu_2115_p00 : STD_LOGIC_VECTOR (15 downto 0);

    component toThreshold_borderInterpolate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p : IN STD_LOGIC_VECTOR (12 downto 0);
        len : IN STD_LOGIC_VECTOR (11 downto 0);
        borderType : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_0_val_3_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => k_buf_0_val_3_d1);

    k_buf_0_val_4_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    grp_toThreshold_borderInterpolate_fu_479 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_479_p,
        len => grp_toThreshold_borderInterpolate_fu_479_len,
        borderType => grp_toThreshold_borderInterpolate_fu_479_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_479_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_479_ap_ce);

    grp_toThreshold_borderInterpolate_fu_487 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_487_p,
        len => grp_toThreshold_borderInterpolate_fu_487_len,
        borderType => grp_toThreshold_borderInterpolate_fu_487_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_487_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_487_ap_ce);

    grp_toThreshold_borderInterpolate_fu_495 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_495_p,
        len => grp_toThreshold_borderInterpolate_fu_495_len,
        borderType => grp_toThreshold_borderInterpolate_fu_495_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_495_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_495_ap_ce);

    grp_toThreshold_borderInterpolate_fu_503 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_503_p,
        len => grp_toThreshold_borderInterpolate_fu_503_len,
        borderType => grp_toThreshold_borderInterpolate_fu_503_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_503_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_503_ap_ce);

    grp_toThreshold_borderInterpolate_fu_511 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_511_p,
        len => grp_toThreshold_borderInterpolate_fu_511_len,
        borderType => grp_toThreshold_borderInterpolate_fu_511_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_511_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_511_ap_ce);

    grp_toThreshold_borderInterpolate_fu_519 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_519_p,
        len => grp_toThreshold_borderInterpolate_fu_519_len,
        borderType => grp_toThreshold_borderInterpolate_fu_519_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_519_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_519_ap_ce);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_60_fu_806_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_54_fu_673_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_54_fu_673_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it13 assign process. --
    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it14 assign process. --
    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_54_fu_673_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
                        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) then 
                        ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    -- p_012_0_i_reg_456 assign process. --
    p_012_0_i_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_3)) then 
                p_012_0_i_reg_456 <= i_V_reg_2895;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                p_012_0_i_reg_456 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    -- p_025_0_i_reg_467 assign process. --
    p_025_0_i_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = tmp_60_fu_806_p2)))) then 
                p_025_0_i_reg_467 <= j_V_fu_811_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_54_fu_673_p2 = ap_const_lv1_0)))) then 
                p_025_0_i_reg_467 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_152 assign process. --
    src_kernel_win_0_val_0_1_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4))))) then 
                src_kernel_win_0_val_0_1_fu_152 <= right_border_buf_0_val_4_0_reg_3057;
            elsif (((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_0_1_fu_152 <= col_buf_0_val_0_0_15_fu_1704_p3;
            elsif ((((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_0_1_fu_152 <= src_kernel_win_0_val_0_0_fu_1398_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_172 assign process. --
    src_kernel_win_0_val_1_1_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4))))) then 
                src_kernel_win_0_val_1_1_fu_172 <= right_border_buf_0_val_3_0_reg_3062;
            elsif (((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_1_1_fu_172 <= right_border_buf_0_val_3_4_27_fu_1737_p3;
            elsif ((((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_1_1_fu_172 <= src_kernel_win_0_val_1_0_fu_1456_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_192 assign process. --
    src_kernel_win_0_val_2_1_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4))))) then 
                src_kernel_win_0_val_2_1_fu_192 <= right_border_buf_0_val_2_0_reg_3072;
            elsif (((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_2_1_fu_192 <= right_border_buf_0_val_2_4_13_fu_1770_p3;
            elsif ((((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_2_1_fu_192 <= src_kernel_win_0_val_2_0_fu_1514_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_3_1_fu_216 assign process. --
    src_kernel_win_0_val_3_1_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4))))) then 
                src_kernel_win_0_val_3_1_fu_216 <= right_border_buf_0_val_1_0_reg_3082;
            elsif (((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_3_1_fu_216 <= right_border_buf_0_val_1_4_27_fu_1803_p3;
            elsif ((((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_3_1_fu_216 <= src_kernel_win_0_val_3_0_fu_1572_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_4_1_fu_212 assign process. --
    src_kernel_win_0_val_4_1_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0)))) then 
                src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_4_fu_348;
            elsif ((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0))) then 
                src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_0_fu_332;
            elsif ((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1))) then 
                src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_1_fu_336;
            elsif ((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2))) then 
                src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_2_fu_340;
            elsif ((not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it4) and (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3))) then 
                src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_0_3_fu_344;
            elsif ((((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0))) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_2951)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it4))))) then 
                src_kernel_win_0_val_4_1_fu_212 <= src_kernel_win_0_val_4_0_reg_3092;
            elsif (((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_0))) then 
                src_kernel_win_0_val_4_1_fu_212 <= col_buf_0_val_0_0_fu_352;
            elsif (((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_1))) then 
                src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_3_0_reg_3062;
            elsif (((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_2))) then 
                src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_2_0_reg_3072;
            elsif (((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 = ap_const_lv3_3))) then 
                src_kernel_win_0_val_4_1_fu_212 <= right_border_buf_0_val_1_0_reg_3082;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_54_fu_673_p2 = ap_const_lv1_0)))) then
                ImagLoc_y_cast_cast_reg_2915(0) <= ImagLoc_y_cast_cast_fu_748_p1(0);
    ImagLoc_y_cast_cast_reg_2915(1) <= ImagLoc_y_cast_cast_fu_748_p1(1);
    ImagLoc_y_cast_cast_reg_2915(2) <= ImagLoc_y_cast_cast_fu_748_p1(2);
    ImagLoc_y_cast_cast_reg_2915(3) <= ImagLoc_y_cast_cast_fu_748_p1(3);
    ImagLoc_y_cast_cast_reg_2915(4) <= ImagLoc_y_cast_cast_fu_748_p1(4);
    ImagLoc_y_cast_cast_reg_2915(5) <= ImagLoc_y_cast_cast_fu_748_p1(5);
    ImagLoc_y_cast_cast_reg_2915(6) <= ImagLoc_y_cast_cast_fu_748_p1(6);
    ImagLoc_y_cast_cast_reg_2915(7) <= ImagLoc_y_cast_cast_fu_748_p1(7);
    ImagLoc_y_cast_cast_reg_2915(8) <= ImagLoc_y_cast_cast_fu_748_p1(8);
    ImagLoc_y_cast_cast_reg_2915(9) <= ImagLoc_y_cast_cast_fu_748_p1(9);
    ImagLoc_y_cast_cast_reg_2915(10) <= ImagLoc_y_cast_cast_fu_748_p1(10);
    ImagLoc_y_cast_cast_reg_2915(11) <= ImagLoc_y_cast_cast_fu_748_p1(11);
                brmerge_reg_2951 <= brmerge_fu_796_p2;
                tmp_56_reg_2900 <= tmp_56_fu_684_p2;
                tmp_65_reg_2905 <= ImagLoc_y_fu_690_p2(11 downto 11);
                tmp_66_reg_2909 <= tmp_66_fu_744_p1;
                tmp_68_reg_2925 <= tmp_68_fu_762_p1;
                y_3_1_cast_cast_reg_2936 <= y_3_1_cast_cast_fu_772_p1;
                y_3_2_cast_cast_reg_2941 <= y_3_2_cast_cast_fu_782_p1;
                y_3_3_cast_cast_reg_2946 <= y_3_3_cast_cast_fu_792_p1;
                y_3_cast_cast_reg_2920 <= y_3_cast_cast_fu_758_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))) then
                ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 <= col_assign_2_reg_3049;
                ap_reg_ppstg_col_assign_reg_2984_pp0_it2 <= ap_reg_ppstg_col_assign_reg_2984_pp0_it1;
                ap_reg_ppstg_col_assign_reg_2984_pp0_it3 <= ap_reg_ppstg_col_assign_reg_2984_pp0_it2;
                ap_reg_ppstg_locy_4_t_reg_3045_pp0_it4 <= locy_4_t_reg_3045;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it10 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it9;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it11 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it10;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it12 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it11;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it12;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it2 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it1;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it3 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it2;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it4 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it3;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it5 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it4;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it6 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it5;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it7 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it6;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it8 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it7;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it9 <= ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it8;
                ap_reg_ppstg_or_cond7_reg_2972_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_2972_pp0_it1;
                ap_reg_ppstg_or_cond7_reg_2972_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_2972_pp0_it2;
                ap_reg_ppstg_or_cond7_reg_2972_pp0_it4 <= ap_reg_ppstg_or_cond7_reg_2972_pp0_it3;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6 <= src_kernel_win_0_val_0_1_6_reg_3125;
                ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_reg_3209_pp0_it8 <= src_kernel_win_0_val_0_2_lo_reg_3209;
                ap_reg_ppstg_src_kernel_win_0_val_1_1_6_reg_3131_pp0_it6 <= src_kernel_win_0_val_1_1_6_reg_3131;
                ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9;
                ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it6 <= src_kernel_win_0_val_2_1_6_reg_3137;
                ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it6;
                ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it7;
                ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it8;
                ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3174_pp0_it7 <= src_kernel_win_0_val_2_1_lo_reg_3174;
                ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it10 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it9;
                ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it6 <= src_kernel_win_0_val_3_1_6_reg_3148;
                ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it6;
                ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it7;
                ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it8;
                ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it7 <= src_kernel_win_0_val_3_1_lo_reg_3184;
                ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it7;
                ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it8 <= src_kernel_win_0_val_3_2_lo_reg_3214;
                ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it9 <= ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it8;
                ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_reg_3219_pp0_it8 <= src_kernel_win_0_val_3_3_lo_reg_3219;
                ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it6 <= src_kernel_win_0_val_4_1_13_reg_3143;
                ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it6;
                ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_reg_3179_pp0_it7 <= src_kernel_win_0_val_4_1_lo_reg_3179;
                ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_reg_3154_pp0_it6 <= src_kernel_win_0_val_4_2_lo_reg_3154;
                ap_reg_ppstg_tmp21_reg_3264_pp0_it10 <= ap_reg_ppstg_tmp21_reg_3264_pp0_it9;
                ap_reg_ppstg_tmp21_reg_3264_pp0_it11 <= ap_reg_ppstg_tmp21_reg_3264_pp0_it10;
                ap_reg_ppstg_tmp21_reg_3264_pp0_it12 <= ap_reg_ppstg_tmp21_reg_3264_pp0_it11;
                ap_reg_ppstg_tmp21_reg_3264_pp0_it9 <= tmp21_reg_3264;
                ap_reg_ppstg_tmp24_reg_3309_pp0_it11 <= tmp24_reg_3309;
                ap_reg_ppstg_tmp24_reg_3309_pp0_it12 <= ap_reg_ppstg_tmp24_reg_3309_pp0_it11;
                ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(0) <= tmp27_cast_reg_3249(0);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(1) <= tmp27_cast_reg_3249(1);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(2) <= tmp27_cast_reg_3249(2);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(3) <= tmp27_cast_reg_3249(3);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(4) <= tmp27_cast_reg_3249(4);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(5) <= tmp27_cast_reg_3249(5);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(6) <= tmp27_cast_reg_3249(6);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(7) <= tmp27_cast_reg_3249(7);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(8) <= tmp27_cast_reg_3249(8);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(9) <= tmp27_cast_reg_3249(9);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(10) <= tmp27_cast_reg_3249(10);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(11) <= tmp27_cast_reg_3249(11);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(12) <= tmp27_cast_reg_3249(12);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(13) <= tmp27_cast_reg_3249(13);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(14) <= tmp27_cast_reg_3249(14);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(15) <= tmp27_cast_reg_3249(15);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(16) <= tmp27_cast_reg_3249(16);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(17) <= tmp27_cast_reg_3249(17);
                ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(0) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(0);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(1) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(1);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(2) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(2);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(3) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(3);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(4) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(4);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(5) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(5);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(6) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(6);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(7) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(7);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(8) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(8);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(9) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(9);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(10) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(10);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(11) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(11);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(12) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(12);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(13) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(13);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(14) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(14);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(15) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(15);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(16) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(16);
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(17) <= ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(17);
                ap_reg_ppstg_tmp_60_reg_2955_pp0_it2 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it1;
                ap_reg_ppstg_tmp_60_reg_2955_pp0_it3 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it2;
                ap_reg_ppstg_tmp_60_reg_2955_pp0_it4 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it3;
                ap_reg_ppstg_tmp_60_reg_2955_pp0_it5 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it4;
                ap_reg_ppstg_tmp_60_reg_2955_pp0_it6 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it5;
                ap_reg_ppstg_tmp_60_reg_2955_pp0_it7 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it6;
                ap_reg_ppstg_tmp_60_reg_2955_pp0_it8 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it7;
                ap_reg_ppstg_tmp_60_reg_2955_pp0_it9 <= ap_reg_ppstg_tmp_60_reg_2955_pp0_it8;
                ap_reg_ppstg_tmp_67_reg_2968_pp0_it2 <= ap_reg_ppstg_tmp_67_reg_2968_pp0_it1;
                ap_reg_ppstg_tmp_67_reg_2968_pp0_it3 <= ap_reg_ppstg_tmp_67_reg_2968_pp0_it2;
                ap_reg_ppstg_tmp_67_reg_2968_pp0_it4 <= ap_reg_ppstg_tmp_67_reg_2968_pp0_it3;
                ap_reg_ppstg_tmp_69_reg_2980_pp0_it2 <= ap_reg_ppstg_tmp_69_reg_2980_pp0_it1;
                ap_reg_ppstg_tmp_69_reg_2980_pp0_it3 <= ap_reg_ppstg_tmp_69_reg_2980_pp0_it2;
                ap_reg_ppstg_tmp_75_reg_2976_pp0_it2 <= ap_reg_ppstg_tmp_75_reg_2976_pp0_it1;
                ap_reg_ppstg_tmp_75_reg_2976_pp0_it3 <= ap_reg_ppstg_tmp_75_reg_2976_pp0_it2;
                ap_reg_ppstg_tmp_75_reg_2976_pp0_it4 <= ap_reg_ppstg_tmp_75_reg_2976_pp0_it3;
                ap_reg_ppstg_tmp_81_reg_2992_pp0_it2 <= ap_reg_ppstg_tmp_81_reg_2992_pp0_it1;
                ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 <= ap_reg_ppstg_tmp_81_reg_2992_pp0_it2;
                src_kernel_win_0_val_0_1_6_reg_3125 <= src_kernel_win_0_val_0_1_fu_152;
                src_kernel_win_0_val_1_1_6_reg_3131 <= src_kernel_win_0_val_1_1_fu_172;
                src_kernel_win_0_val_2_1_6_reg_3137 <= src_kernel_win_0_val_2_1_fu_192;
                src_kernel_win_0_val_3_1_6_reg_3148 <= src_kernel_win_0_val_3_1_fu_216;
                src_kernel_win_0_val_4_1_13_reg_3143 <= src_kernel_win_0_val_4_1_fu_212;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then
                ap_reg_ppstg_col_assign_reg_2984_pp0_it1 <= col_assign_reg_2984;
                ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it1 <= or_cond221_i_reg_2964;
                ap_reg_ppstg_or_cond7_reg_2972_pp0_it1 <= or_cond7_reg_2972;
                ap_reg_ppstg_tmp_60_reg_2955_pp0_it1 <= tmp_60_reg_2955;
                ap_reg_ppstg_tmp_67_reg_2968_pp0_it1 <= tmp_67_reg_2968;
                ap_reg_ppstg_tmp_69_reg_2980_pp0_it1 <= tmp_69_reg_2980;
                ap_reg_ppstg_tmp_75_reg_2976_pp0_it1 <= tmp_75_reg_2976;
                ap_reg_ppstg_tmp_81_reg_2992_pp0_it1 <= tmp_81_reg_2992;
                tmp_60_reg_2955 <= tmp_60_fu_806_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = brmerge_reg_2951)) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_75_reg_2976_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_67_reg_2968_pp0_it2))) then
                col_assign_2_reg_3049 <= col_assign_2_fu_929_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = tmp_60_fu_806_p2)) and not((ap_const_lv1_0 = or_cond7_fu_872_p2)) and (ap_const_lv1_0 = tmp_69_fu_886_p2))) then
                col_assign_reg_2984 <= col_assign_fu_891_p2;
                tmp_81_reg_2992 <= tmp_81_fu_901_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_0))) then
                col_buf_0_val_0_0_10_fu_248 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and not((ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_3)) and not((ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_2)) and not((ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_1)) and not((ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_0)))) then
                col_buf_0_val_0_0_5_fu_168 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_3))) then
                col_buf_0_val_0_0_7_fu_188 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_2))) then
                col_buf_0_val_0_0_8_fu_208 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_1))) then
                col_buf_0_val_0_0_9_fu_232 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then
                col_buf_0_val_0_0_fu_352 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                heightloop_reg_2855 <= heightloop_fu_627_p2;
                p_neg228_i_reg_2870 <= p_neg228_i_fu_649_p2;
                ref_cast_reg_2886(0) <= ref_cast_fu_665_p1(0);
    ref_cast_reg_2886(1) <= ref_cast_fu_665_p1(1);
    ref_cast_reg_2886(2) <= ref_cast_fu_665_p1(2);
    ref_cast_reg_2886(3) <= ref_cast_fu_665_p1(3);
    ref_cast_reg_2886(4) <= ref_cast_fu_665_p1(4);
    ref_cast_reg_2886(5) <= ref_cast_fu_665_p1(5);
    ref_cast_reg_2886(6) <= ref_cast_fu_665_p1(6);
    ref_cast_reg_2886(7) <= ref_cast_fu_665_p1(7);
    ref_cast_reg_2886(8) <= ref_cast_fu_665_p1(8);
    ref_cast_reg_2886(9) <= ref_cast_fu_665_p1(9);
    ref_cast_reg_2886(10) <= ref_cast_fu_665_p1(10);
                ref_reg_2881 <= ref_fu_659_p2;
                tmp_123_cast_reg_2865(0) <= tmp_123_cast_fu_645_p1(0);
    tmp_123_cast_reg_2865(1) <= tmp_123_cast_fu_645_p1(1);
    tmp_123_cast_reg_2865(2) <= tmp_123_cast_fu_645_p1(2);
    tmp_123_cast_reg_2865(3) <= tmp_123_cast_fu_645_p1(3);
    tmp_123_cast_reg_2865(4) <= tmp_123_cast_fu_645_p1(4);
    tmp_123_cast_reg_2865(5) <= tmp_123_cast_fu_645_p1(5);
    tmp_123_cast_reg_2865(6) <= tmp_123_cast_fu_645_p1(6);
    tmp_123_cast_reg_2865(7) <= tmp_123_cast_fu_645_p1(7);
    tmp_123_cast_reg_2865(8) <= tmp_123_cast_fu_645_p1(8);
    tmp_123_cast_reg_2865(9) <= tmp_123_cast_fu_645_p1(9);
    tmp_123_cast_reg_2865(10) <= tmp_123_cast_fu_645_p1(10);
                tmp_61_reg_2875 <= tmp_61_fu_655_p1;
                widthloop_reg_2860 <= widthloop_fu_633_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                i_V_reg_2895 <= i_V_fu_678_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)))) then
                k_buf_0_val_0_addr_reg_3015 <= tmp_63_fu_916_p1(11 - 1 downto 0);
                k_buf_0_val_1_addr_reg_3021 <= tmp_63_fu_916_p1(11 - 1 downto 0);
                k_buf_0_val_2_addr_reg_3027 <= tmp_63_fu_916_p1(11 - 1 downto 0);
                k_buf_0_val_3_addr_reg_3033 <= tmp_63_fu_916_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_3039 <= tmp_63_fu_916_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = brmerge_reg_2951) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)))) then
                locy_4_t_reg_3045 <= locy_4_t_fu_925_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = tmp_60_fu_806_p2)))) then
                or_cond221_i_reg_2964 <= or_cond221_i_fu_833_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = tmp_60_fu_806_p2)))) then
                or_cond7_reg_2972 <= or_cond7_fu_872_p2;
                tmp_67_reg_2968 <= tmp_67_fu_867_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it4)))) then
                p_Val2_11_0_1_reg_3159 <= p_Val2_11_0_1_fu_1862_p2;
                src_kernel_win_0_val_4_2_lo_reg_3154 <= src_kernel_win_0_val_4_2_fu_236;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it8)))) then
                p_Val2_11_1_4_reg_3279 <= p_Val2_11_1_4_fu_2266_p2;
                tmp25_reg_3284 <= tmp25_fu_2285_p2;
                tmp3_reg_3274 <= tmp3_fu_2257_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it6)))) then
                p_Val2_11_1_reg_3229 <= p_Val2_11_1_fu_2042_p2;
                p_Val2_11_4_1_reg_3234 <= p_Val2_11_4_1_fu_2069_p2;
                p_Val2_14_0_2_cast_reg_3224(0) <= p_Val2_14_0_2_cast_fu_2034_p1(0);
    p_Val2_14_0_2_cast_reg_3224(1) <= p_Val2_14_0_2_cast_fu_2034_p1(1);
    p_Val2_14_0_2_cast_reg_3224(2) <= p_Val2_14_0_2_cast_fu_2034_p1(2);
    p_Val2_14_0_2_cast_reg_3224(3) <= p_Val2_14_0_2_cast_fu_2034_p1(3);
    p_Val2_14_0_2_cast_reg_3224(4) <= p_Val2_14_0_2_cast_fu_2034_p1(4);
    p_Val2_14_0_2_cast_reg_3224(5) <= p_Val2_14_0_2_cast_fu_2034_p1(5);
    p_Val2_14_0_2_cast_reg_3224(6) <= p_Val2_14_0_2_cast_fu_2034_p1(6);
    p_Val2_14_0_2_cast_reg_3224(7) <= p_Val2_14_0_2_cast_fu_2034_p1(7);
    p_Val2_14_0_2_cast_reg_3224(8) <= p_Val2_14_0_2_cast_fu_2034_p1(8);
    p_Val2_14_0_2_cast_reg_3224(9) <= p_Val2_14_0_2_cast_fu_2034_p1(9);
    p_Val2_14_0_2_cast_reg_3224(10) <= p_Val2_14_0_2_cast_fu_2034_p1(10);
    p_Val2_14_0_2_cast_reg_3224(11) <= p_Val2_14_0_2_cast_fu_2034_p1(11);
    p_Val2_14_0_2_cast_reg_3224(12) <= p_Val2_14_0_2_cast_fu_2034_p1(12);
    p_Val2_14_0_2_cast_reg_3224(13) <= p_Val2_14_0_2_cast_fu_2034_p1(13);
    p_Val2_14_0_2_cast_reg_3224(14) <= p_Val2_14_0_2_cast_fu_2034_p1(14);
    p_Val2_14_0_2_cast_reg_3224(15) <= p_Val2_14_0_2_cast_fu_2034_p1(15);
    p_Val2_14_0_2_cast_reg_3224(16) <= p_Val2_14_0_2_cast_fu_2034_p1(16);
    p_Val2_14_0_2_cast_reg_3224(17) <= p_Val2_14_0_2_cast_fu_2034_p1(17);
                src_kernel_win_0_val_0_2_lo_reg_3209 <= src_kernel_win_0_val_0_2_fu_156;
                src_kernel_win_0_val_3_2_lo_reg_3214 <= src_kernel_win_0_val_3_2_fu_220;
                src_kernel_win_0_val_3_3_lo_reg_3219 <= src_kernel_win_0_val_3_3_fu_224;
                tmp22_reg_3239 <= tmp22_fu_2091_p2;
                tmp23_cast_reg_3244(0) <= tmp23_cast_fu_2101_p1(0);
    tmp23_cast_reg_3244(1) <= tmp23_cast_fu_2101_p1(1);
    tmp23_cast_reg_3244(2) <= tmp23_cast_fu_2101_p1(2);
    tmp23_cast_reg_3244(3) <= tmp23_cast_fu_2101_p1(3);
    tmp23_cast_reg_3244(4) <= tmp23_cast_fu_2101_p1(4);
    tmp23_cast_reg_3244(5) <= tmp23_cast_fu_2101_p1(5);
    tmp23_cast_reg_3244(6) <= tmp23_cast_fu_2101_p1(6);
    tmp23_cast_reg_3244(7) <= tmp23_cast_fu_2101_p1(7);
    tmp23_cast_reg_3244(8) <= tmp23_cast_fu_2101_p1(8);
    tmp23_cast_reg_3244(9) <= tmp23_cast_fu_2101_p1(9);
    tmp23_cast_reg_3244(10) <= tmp23_cast_fu_2101_p1(10);
    tmp23_cast_reg_3244(11) <= tmp23_cast_fu_2101_p1(11);
    tmp23_cast_reg_3244(12) <= tmp23_cast_fu_2101_p1(12);
    tmp23_cast_reg_3244(13) <= tmp23_cast_fu_2101_p1(13);
    tmp23_cast_reg_3244(14) <= tmp23_cast_fu_2101_p1(14);
    tmp23_cast_reg_3244(15) <= tmp23_cast_fu_2101_p1(15);
    tmp23_cast_reg_3244(16) <= tmp23_cast_fu_2101_p1(16);
    tmp23_cast_reg_3244(17) <= tmp23_cast_fu_2101_p1(17);
    tmp23_cast_reg_3244(18) <= tmp23_cast_fu_2101_p1(18);
                tmp27_cast_reg_3249(0) <= tmp27_cast_fu_2130_p1(0);
    tmp27_cast_reg_3249(1) <= tmp27_cast_fu_2130_p1(1);
    tmp27_cast_reg_3249(2) <= tmp27_cast_fu_2130_p1(2);
    tmp27_cast_reg_3249(3) <= tmp27_cast_fu_2130_p1(3);
    tmp27_cast_reg_3249(4) <= tmp27_cast_fu_2130_p1(4);
    tmp27_cast_reg_3249(5) <= tmp27_cast_fu_2130_p1(5);
    tmp27_cast_reg_3249(6) <= tmp27_cast_fu_2130_p1(6);
    tmp27_cast_reg_3249(7) <= tmp27_cast_fu_2130_p1(7);
    tmp27_cast_reg_3249(8) <= tmp27_cast_fu_2130_p1(8);
    tmp27_cast_reg_3249(9) <= tmp27_cast_fu_2130_p1(9);
    tmp27_cast_reg_3249(10) <= tmp27_cast_fu_2130_p1(10);
    tmp27_cast_reg_3249(11) <= tmp27_cast_fu_2130_p1(11);
    tmp27_cast_reg_3249(12) <= tmp27_cast_fu_2130_p1(12);
    tmp27_cast_reg_3249(13) <= tmp27_cast_fu_2130_p1(13);
    tmp27_cast_reg_3249(14) <= tmp27_cast_fu_2130_p1(14);
    tmp27_cast_reg_3249(15) <= tmp27_cast_fu_2130_p1(15);
    tmp27_cast_reg_3249(16) <= tmp27_cast_fu_2130_p1(16);
    tmp27_cast_reg_3249(17) <= tmp27_cast_fu_2130_p1(17);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it9)))) then
                p_Val2_11_2_2_reg_3304 <= p_Val2_11_2_2_fu_2340_p2;
                p_Val2_14_1_2_cast_reg_3294(0) <= p_Val2_14_1_2_cast_fu_2313_p1(0);
    p_Val2_14_1_2_cast_reg_3294(1) <= p_Val2_14_1_2_cast_fu_2313_p1(1);
    p_Val2_14_1_2_cast_reg_3294(2) <= p_Val2_14_1_2_cast_fu_2313_p1(2);
    p_Val2_14_1_2_cast_reg_3294(3) <= p_Val2_14_1_2_cast_fu_2313_p1(3);
    p_Val2_14_1_2_cast_reg_3294(4) <= p_Val2_14_1_2_cast_fu_2313_p1(4);
    p_Val2_14_1_2_cast_reg_3294(5) <= p_Val2_14_1_2_cast_fu_2313_p1(5);
    p_Val2_14_1_2_cast_reg_3294(6) <= p_Val2_14_1_2_cast_fu_2313_p1(6);
    p_Val2_14_1_2_cast_reg_3294(7) <= p_Val2_14_1_2_cast_fu_2313_p1(7);
    p_Val2_14_1_2_cast_reg_3294(8) <= p_Val2_14_1_2_cast_fu_2313_p1(8);
    p_Val2_14_1_2_cast_reg_3294(9) <= p_Val2_14_1_2_cast_fu_2313_p1(9);
    p_Val2_14_1_2_cast_reg_3294(10) <= p_Val2_14_1_2_cast_fu_2313_p1(10);
    p_Val2_14_1_2_cast_reg_3294(11) <= p_Val2_14_1_2_cast_fu_2313_p1(11);
    p_Val2_14_1_2_cast_reg_3294(12) <= p_Val2_14_1_2_cast_fu_2313_p1(12);
    p_Val2_14_1_2_cast_reg_3294(13) <= p_Val2_14_1_2_cast_fu_2313_p1(13);
    p_Val2_14_1_2_cast_reg_3294(14) <= p_Val2_14_1_2_cast_fu_2313_p1(14);
    p_Val2_14_1_2_cast_reg_3294(15) <= p_Val2_14_1_2_cast_fu_2313_p1(15);
    p_Val2_14_1_2_cast_reg_3294(16) <= p_Val2_14_1_2_cast_fu_2313_p1(16);
    p_Val2_14_1_2_cast_reg_3294(17) <= p_Val2_14_1_2_cast_fu_2313_p1(17);
    p_Val2_14_1_2_cast_reg_3294(18) <= p_Val2_14_1_2_cast_fu_2313_p1(18);
    p_Val2_14_1_2_cast_reg_3294(19) <= p_Val2_14_1_2_cast_fu_2313_p1(19);
                src_kernel_win_0_val_2_3_lo_reg_3289 <= src_kernel_win_0_val_2_3_fu_200;
                tmp24_reg_3309 <= tmp24_fu_2346_p2;
                tmp6_cast_reg_3299(0) <= tmp6_cast_fu_2332_p1(0);
    tmp6_cast_reg_3299(1) <= tmp6_cast_fu_2332_p1(1);
    tmp6_cast_reg_3299(2) <= tmp6_cast_fu_2332_p1(2);
    tmp6_cast_reg_3299(3) <= tmp6_cast_fu_2332_p1(3);
    tmp6_cast_reg_3299(4) <= tmp6_cast_fu_2332_p1(4);
    tmp6_cast_reg_3299(5) <= tmp6_cast_fu_2332_p1(5);
    tmp6_cast_reg_3299(6) <= tmp6_cast_fu_2332_p1(6);
    tmp6_cast_reg_3299(7) <= tmp6_cast_fu_2332_p1(7);
    tmp6_cast_reg_3299(8) <= tmp6_cast_fu_2332_p1(8);
    tmp6_cast_reg_3299(9) <= tmp6_cast_fu_2332_p1(9);
    tmp6_cast_reg_3299(10) <= tmp6_cast_fu_2332_p1(10);
    tmp6_cast_reg_3299(11) <= tmp6_cast_fu_2332_p1(11);
    tmp6_cast_reg_3299(12) <= tmp6_cast_fu_2332_p1(12);
    tmp6_cast_reg_3299(13) <= tmp6_cast_fu_2332_p1(13);
    tmp6_cast_reg_3299(14) <= tmp6_cast_fu_2332_p1(14);
    tmp6_cast_reg_3299(15) <= tmp6_cast_fu_2332_p1(15);
    tmp6_cast_reg_3299(16) <= tmp6_cast_fu_2332_p1(16);
    tmp6_cast_reg_3299(17) <= tmp6_cast_fu_2332_p1(17);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it5)))) then
                p_Val2_11_3_1_reg_3194 <= p_Val2_11_3_1_fu_1942_p2;
                p_Val2_11_3_2_reg_3199(3) <= p_Val2_11_3_2_fu_1952_p2(3);
    p_Val2_11_3_2_reg_3199(4) <= p_Val2_11_3_2_fu_1952_p2(4);
    p_Val2_11_3_2_reg_3199(5) <= p_Val2_11_3_2_fu_1952_p2(5);
    p_Val2_11_3_2_reg_3199(6) <= p_Val2_11_3_2_fu_1952_p2(6);
    p_Val2_11_3_2_reg_3199(7) <= p_Val2_11_3_2_fu_1952_p2(7);
    p_Val2_11_3_2_reg_3199(8) <= p_Val2_11_3_2_fu_1952_p2(8);
    p_Val2_11_3_2_reg_3199(9) <= p_Val2_11_3_2_fu_1952_p2(9);
    p_Val2_11_3_2_reg_3199(10) <= p_Val2_11_3_2_fu_1952_p2(10);
    p_Val2_11_3_2_reg_3199(11) <= p_Val2_11_3_2_fu_1952_p2(11);
    p_Val2_11_3_2_reg_3199(12) <= p_Val2_11_3_2_fu_1952_p2(12);
    p_Val2_11_3_2_reg_3199(13) <= p_Val2_11_3_2_fu_1952_p2(13);
    p_Val2_11_3_2_reg_3199(14) <= p_Val2_11_3_2_fu_1952_p2(14);
    p_Val2_11_3_2_reg_3199(15) <= p_Val2_11_3_2_fu_1952_p2(15);
    p_Val2_11_3_2_reg_3199(16) <= p_Val2_11_3_2_fu_1952_p2(16);
    p_Val2_11_3_2_reg_3199(17) <= p_Val2_11_3_2_fu_1952_p2(17);
    p_Val2_11_3_2_reg_3199(18) <= p_Val2_11_3_2_fu_1952_p2(18);
    p_Val2_11_3_2_reg_3199(19) <= p_Val2_11_3_2_fu_1952_p2(19);
                p_Val2_14_0_1_cast_reg_3189(0) <= p_Val2_14_0_1_cast_fu_1930_p1(0);
    p_Val2_14_0_1_cast_reg_3189(1) <= p_Val2_14_0_1_cast_fu_1930_p1(1);
    p_Val2_14_0_1_cast_reg_3189(2) <= p_Val2_14_0_1_cast_fu_1930_p1(2);
    p_Val2_14_0_1_cast_reg_3189(3) <= p_Val2_14_0_1_cast_fu_1930_p1(3);
    p_Val2_14_0_1_cast_reg_3189(4) <= p_Val2_14_0_1_cast_fu_1930_p1(4);
    p_Val2_14_0_1_cast_reg_3189(5) <= p_Val2_14_0_1_cast_fu_1930_p1(5);
    p_Val2_14_0_1_cast_reg_3189(6) <= p_Val2_14_0_1_cast_fu_1930_p1(6);
    p_Val2_14_0_1_cast_reg_3189(7) <= p_Val2_14_0_1_cast_fu_1930_p1(7);
    p_Val2_14_0_1_cast_reg_3189(8) <= p_Val2_14_0_1_cast_fu_1930_p1(8);
    p_Val2_14_0_1_cast_reg_3189(9) <= p_Val2_14_0_1_cast_fu_1930_p1(9);
    p_Val2_14_0_1_cast_reg_3189(10) <= p_Val2_14_0_1_cast_fu_1930_p1(10);
    p_Val2_14_0_1_cast_reg_3189(11) <= p_Val2_14_0_1_cast_fu_1930_p1(11);
    p_Val2_14_0_1_cast_reg_3189(12) <= p_Val2_14_0_1_cast_fu_1930_p1(12);
    p_Val2_14_0_1_cast_reg_3189(13) <= p_Val2_14_0_1_cast_fu_1930_p1(13);
    p_Val2_14_0_1_cast_reg_3189(14) <= p_Val2_14_0_1_cast_fu_1930_p1(14);
    p_Val2_14_0_1_cast_reg_3189(15) <= p_Val2_14_0_1_cast_fu_1930_p1(15);
    p_Val2_14_0_1_cast_reg_3189(16) <= p_Val2_14_0_1_cast_fu_1930_p1(16);
                src_kernel_win_0_val_0_1_lo_reg_3169 <= src_kernel_win_0_val_0_1_fu_152;
                src_kernel_win_0_val_2_1_lo_reg_3174 <= src_kernel_win_0_val_2_1_fu_192;
                src_kernel_win_0_val_3_1_lo_reg_3184 <= src_kernel_win_0_val_3_1_fu_216;
                src_kernel_win_0_val_4_1_lo_reg_3179 <= src_kernel_win_0_val_4_1_fu_212;
                tmp28_reg_3204 <= tmp28_fu_1972_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it12)))) then
                p_Val2_s_70_reg_3334 <= p_Val2_s_70_fu_2510_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_0))) then
                right_border_buf_0_val_0_0_fu_332 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_3_fu_272 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_1))) then
                right_border_buf_0_val_0_1_fu_336 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_4_fu_276 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_2))) then
                right_border_buf_0_val_0_2_fu_340 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_6_fu_280 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_3))) then
                right_border_buf_0_val_0_3_fu_344 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_7_fu_284 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and not((ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_0)))) then
                right_border_buf_0_val_0_4_fu_348 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_8_fu_288 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then
                right_border_buf_0_val_1_0_reg_3082 <= k_buf_0_val_3_q0;
                right_border_buf_0_val_2_0_reg_3072 <= k_buf_0_val_2_q0;
                right_border_buf_0_val_3_0_reg_3062 <= k_buf_0_val_1_q0;
                right_border_buf_0_val_4_0_reg_3057 <= k_buf_0_val_0_q0;
                src_kernel_win_0_val_4_0_reg_3092 <= k_buf_0_val_4_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and not((ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_0))))) then
                right_border_buf_0_val_1_4_13_fu_260 <= right_border_buf_0_val_1_4_23_fu_1096_p3;
                right_border_buf_0_val_1_4_14_fu_264 <= right_border_buf_0_val_1_4_20_fu_1071_p3;
                right_border_buf_0_val_1_4_15_fu_268 <= right_border_buf_0_val_1_4_8_fu_1038_p3;
                right_border_buf_0_val_1_4_3_fu_252 <= right_border_buf_0_val_1_4_26_fu_1122_p3;
                right_border_buf_0_val_1_4_4_fu_256 <= right_border_buf_0_val_1_4_25_fu_1113_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and not((ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_3)) and not((ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_2)) and not((ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_1)) and not((ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_0))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3) and (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_0)))) then
                right_border_buf_0_val_3_4_13_fu_300 <= right_border_buf_0_val_3_4_23_fu_1273_p3;
                right_border_buf_0_val_3_4_14_fu_304 <= right_border_buf_0_val_3_4_20_fu_1248_p3;
                right_border_buf_0_val_3_4_15_fu_308 <= right_border_buf_0_val_3_4_8_fu_1215_p3;
                right_border_buf_0_val_3_4_3_fu_292 <= right_border_buf_0_val_3_4_26_fu_1299_p3;
                right_border_buf_0_val_3_4_4_fu_296 <= right_border_buf_0_val_3_4_25_fu_1290_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it6)))) then
                src_kernel_win_0_val_0_2_fu_156 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6;
                src_kernel_win_0_val_0_3_fu_160 <= src_kernel_win_0_val_0_2_fu_156;
                src_kernel_win_0_val_0_4_fu_164 <= src_kernel_win_0_val_0_3_fu_160;
                src_kernel_win_0_val_3_2_fu_220 <= ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it6;
                src_kernel_win_0_val_3_3_fu_224 <= src_kernel_win_0_val_3_2_fu_220;
                src_kernel_win_0_val_3_4_fu_228 <= src_kernel_win_0_val_3_3_fu_224;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it5)))) then
                src_kernel_win_0_val_1_2_fu_176 <= src_kernel_win_0_val_1_1_6_reg_3131;
                src_kernel_win_0_val_1_3_fu_180 <= src_kernel_win_0_val_1_2_fu_176;
                src_kernel_win_0_val_1_4_fu_184 <= src_kernel_win_0_val_1_3_fu_180;
                src_kernel_win_0_val_4_4_fu_244 <= src_kernel_win_0_val_4_4_1_reg_3164;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it9)))) then
                src_kernel_win_0_val_2_2_fu_196 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it9;
                src_kernel_win_0_val_2_3_fu_200 <= src_kernel_win_0_val_2_2_fu_196;
                src_kernel_win_0_val_2_4_fu_204 <= src_kernel_win_0_val_2_3_fu_200;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)))) then
                src_kernel_win_0_val_4_2_fu_236 <= src_kernel_win_0_val_4_1_fu_212;
                src_kernel_win_0_val_4_3_fu_240 <= src_kernel_win_0_val_4_2_fu_236;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it4)))) then
                src_kernel_win_0_val_4_4_1_reg_3164 <= src_kernel_win_0_val_4_3_fu_240;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it11)))) then
                tmp19_reg_3329 <= tmp19_fu_2432_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it7)))) then
                tmp1_reg_3254 <= tmp1_fu_2200_p2;
                tmp21_reg_3264 <= tmp21_fu_2223_p2;
                tmp26_cast_reg_3269(0) <= tmp26_cast_fu_2232_p1(0);
    tmp26_cast_reg_3269(1) <= tmp26_cast_fu_2232_p1(1);
    tmp26_cast_reg_3269(2) <= tmp26_cast_fu_2232_p1(2);
    tmp26_cast_reg_3269(3) <= tmp26_cast_fu_2232_p1(3);
    tmp26_cast_reg_3269(4) <= tmp26_cast_fu_2232_p1(4);
    tmp26_cast_reg_3269(5) <= tmp26_cast_fu_2232_p1(5);
    tmp26_cast_reg_3269(6) <= tmp26_cast_fu_2232_p1(6);
    tmp26_cast_reg_3269(7) <= tmp26_cast_fu_2232_p1(7);
    tmp26_cast_reg_3269(8) <= tmp26_cast_fu_2232_p1(8);
    tmp26_cast_reg_3269(9) <= tmp26_cast_fu_2232_p1(9);
    tmp26_cast_reg_3269(10) <= tmp26_cast_fu_2232_p1(10);
    tmp26_cast_reg_3269(11) <= tmp26_cast_fu_2232_p1(11);
    tmp26_cast_reg_3269(12) <= tmp26_cast_fu_2232_p1(12);
    tmp26_cast_reg_3269(13) <= tmp26_cast_fu_2232_p1(13);
    tmp26_cast_reg_3269(14) <= tmp26_cast_fu_2232_p1(14);
    tmp26_cast_reg_3269(15) <= tmp26_cast_fu_2232_p1(15);
    tmp26_cast_reg_3269(16) <= tmp26_cast_fu_2232_p1(16);
    tmp26_cast_reg_3269(17) <= tmp26_cast_fu_2232_p1(17);
                tmp2_cast_reg_3259(0) <= tmp2_cast_fu_2210_p1(0);
    tmp2_cast_reg_3259(1) <= tmp2_cast_fu_2210_p1(1);
    tmp2_cast_reg_3259(2) <= tmp2_cast_fu_2210_p1(2);
    tmp2_cast_reg_3259(3) <= tmp2_cast_fu_2210_p1(3);
    tmp2_cast_reg_3259(4) <= tmp2_cast_fu_2210_p1(4);
    tmp2_cast_reg_3259(5) <= tmp2_cast_fu_2210_p1(5);
    tmp2_cast_reg_3259(6) <= tmp2_cast_fu_2210_p1(6);
    tmp2_cast_reg_3259(7) <= tmp2_cast_fu_2210_p1(7);
    tmp2_cast_reg_3259(8) <= tmp2_cast_fu_2210_p1(8);
    tmp2_cast_reg_3259(9) <= tmp2_cast_fu_2210_p1(9);
    tmp2_cast_reg_3259(10) <= tmp2_cast_fu_2210_p1(10);
    tmp2_cast_reg_3259(11) <= tmp2_cast_fu_2210_p1(11);
    tmp2_cast_reg_3259(12) <= tmp2_cast_fu_2210_p1(12);
    tmp2_cast_reg_3259(13) <= tmp2_cast_fu_2210_p1(13);
    tmp2_cast_reg_3259(14) <= tmp2_cast_fu_2210_p1(14);
    tmp2_cast_reg_3259(15) <= tmp2_cast_fu_2210_p1(15);
    tmp2_cast_reg_3259(16) <= tmp2_cast_fu_2210_p1(16);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it10)))) then
                tmp20_cast_reg_3324(0) <= tmp20_cast_fu_2420_p1(0);
    tmp20_cast_reg_3324(1) <= tmp20_cast_fu_2420_p1(1);
    tmp20_cast_reg_3324(2) <= tmp20_cast_fu_2420_p1(2);
    tmp20_cast_reg_3324(3) <= tmp20_cast_fu_2420_p1(3);
    tmp20_cast_reg_3324(4) <= tmp20_cast_fu_2420_p1(4);
    tmp20_cast_reg_3324(5) <= tmp20_cast_fu_2420_p1(5);
    tmp20_cast_reg_3324(6) <= tmp20_cast_fu_2420_p1(6);
    tmp20_cast_reg_3324(7) <= tmp20_cast_fu_2420_p1(7);
    tmp20_cast_reg_3324(8) <= tmp20_cast_fu_2420_p1(8);
    tmp20_cast_reg_3324(9) <= tmp20_cast_fu_2420_p1(9);
    tmp20_cast_reg_3324(10) <= tmp20_cast_fu_2420_p1(10);
    tmp20_cast_reg_3324(11) <= tmp20_cast_fu_2420_p1(11);
    tmp20_cast_reg_3324(12) <= tmp20_cast_fu_2420_p1(12);
    tmp20_cast_reg_3324(13) <= tmp20_cast_fu_2420_p1(13);
    tmp20_cast_reg_3324(14) <= tmp20_cast_fu_2420_p1(14);
    tmp20_cast_reg_3324(15) <= tmp20_cast_fu_2420_p1(15);
    tmp20_cast_reg_3324(16) <= tmp20_cast_fu_2420_p1(16);
    tmp20_cast_reg_3324(17) <= tmp20_cast_fu_2420_p1(17);
    tmp20_cast_reg_3324(18) <= tmp20_cast_fu_2420_p1(18);
    tmp20_cast_reg_3324(19) <= tmp20_cast_fu_2420_p1(19);
                tmp4_reg_3314 <= tmp4_fu_2392_p2;
                tmp5_cast_reg_3319(0) <= tmp5_cast_fu_2402_p1(0);
    tmp5_cast_reg_3319(1) <= tmp5_cast_fu_2402_p1(1);
    tmp5_cast_reg_3319(2) <= tmp5_cast_fu_2402_p1(2);
    tmp5_cast_reg_3319(3) <= tmp5_cast_fu_2402_p1(3);
    tmp5_cast_reg_3319(4) <= tmp5_cast_fu_2402_p1(4);
    tmp5_cast_reg_3319(5) <= tmp5_cast_fu_2402_p1(5);
    tmp5_cast_reg_3319(6) <= tmp5_cast_fu_2402_p1(6);
    tmp5_cast_reg_3319(7) <= tmp5_cast_fu_2402_p1(7);
    tmp5_cast_reg_3319(8) <= tmp5_cast_fu_2402_p1(8);
    tmp5_cast_reg_3319(9) <= tmp5_cast_fu_2402_p1(9);
    tmp5_cast_reg_3319(10) <= tmp5_cast_fu_2402_p1(10);
    tmp5_cast_reg_3319(11) <= tmp5_cast_fu_2402_p1(11);
    tmp5_cast_reg_3319(12) <= tmp5_cast_fu_2402_p1(12);
    tmp5_cast_reg_3319(13) <= tmp5_cast_fu_2402_p1(13);
    tmp5_cast_reg_3319(14) <= tmp5_cast_fu_2402_p1(14);
    tmp5_cast_reg_3319(15) <= tmp5_cast_fu_2402_p1(15);
    tmp5_cast_reg_3319(16) <= tmp5_cast_fu_2402_p1(16);
    tmp5_cast_reg_3319(17) <= tmp5_cast_fu_2402_p1(17);
    tmp5_cast_reg_3319(18) <= tmp5_cast_fu_2402_p1(18);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = tmp_60_fu_806_p2)) and not((ap_const_lv1_0 = or_cond7_fu_872_p2)))) then
                tmp_69_reg_2980 <= tmp_69_fu_886_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)))) then
                tmp_73_reg_3005 <= tmp_73_fu_905_p1;
                x_reg_3000 <= grp_toThreshold_borderInterpolate_fu_479_ap_return;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = tmp_60_fu_806_p2)) and (ap_const_lv1_0 = or_cond7_fu_872_p2))) then
                tmp_75_reg_2976 <= ImagLoc_x_fu_838_p2(11 downto 11);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_2951) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = tmp_65_reg_2905))) then
                tmp_76_reg_3101 <= tmp_76_fu_938_p1;
                tmp_77_reg_3107 <= tmp_77_fu_942_p1;
                tmp_78_reg_3113 <= tmp_78_fu_946_p1;
                tmp_79_reg_3119 <= tmp_79_fu_950_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = brmerge_reg_2951) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)) and (ap_const_lv1_0 = tmp_65_reg_2905))) then
                tmp_80_reg_3010 <= tmp_80_fu_909_p1;
            end if;
        end if;
    end process;
    tmp_123_cast_reg_2865(11) <= '0';
    ref_cast_reg_2886(11) <= '0';
    ImagLoc_y_cast_cast_reg_2915(12) <= '0';
    p_Val2_14_0_1_cast_reg_3189(17) <= '0';
    p_Val2_11_3_2_reg_3199(2 downto 0) <= "000";
    p_Val2_14_0_2_cast_reg_3224(18) <= '0';
    tmp23_cast_reg_3244(19) <= '0';
    tmp27_cast_reg_3249(18) <= '0';
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it8(18) <= '0';
    ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9(18) <= '0';
    tmp2_cast_reg_3259(18 downto 17) <= "00";
    tmp26_cast_reg_3269(18) <= '0';
    p_Val2_14_1_2_cast_reg_3294(20) <= '0';
    tmp6_cast_reg_3299(18) <= '0';
    tmp5_cast_reg_3319(20 downto 19) <= "00";
    tmp20_cast_reg_3324(21 downto 20) <= "00";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_54_fu_673_p2, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it13, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((tmp_54_fu_673_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it13)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it13))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6))))) then
                    ap_NS_fsm <= ap_ST_st18_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_st18_fsm_3 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_fu_838_p2 <= std_logic_vector(unsigned(tmp_127_cast_fu_802_p1) + unsigned(ap_const_lv12_FFE));
    ImagLoc_y_cast_cast_fu_748_p1 <= std_logic_vector(resize(unsigned(ImagLoc_y_fu_690_p2),13));
    ImagLoc_y_fu_690_p2 <= std_logic_vector(unsigned(tmp_124_cast_fu_669_p1) + unsigned(ap_const_lv12_FF9));
    OP1_V_3_4_cast_cast_fu_1958_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_1_fu_172),9));
    OP1_V_3_cast_cast_fu_1934_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_4_fu_184),9));
    OP1_V_4_4_cast_cast_fu_2088_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_lo_reg_3169),9));
    OP1_V_4_cast_cast_fu_2061_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_4_fu_164),9));

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, tmp_54_fu_673_p2, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_54_fu_673_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(tmp_54_fu_673_p2, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_54_fu_673_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_102 assign process. --
    ap_sig_bdd_102_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_102 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_125 assign process. --
    ap_sig_bdd_125_assign_proc : process(p_src_data_stream_V_empty_n, brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)
    begin
                ap_sig_bdd_125 <= ((p_src_data_stream_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)));
    end process;


    -- ap_sig_bdd_153 assign process. --
    ap_sig_bdd_153_assign_proc : process(p_dst_data_stream_V_full_n, ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13)
    begin
                ap_sig_bdd_153 <= ((p_dst_data_stream_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13)));
    end process;


    -- ap_sig_bdd_22 assign process. --
    ap_sig_bdd_22_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_22 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_584 assign process. --
    ap_sig_bdd_584_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_584 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_67 assign process. --
    ap_sig_bdd_67_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_67 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_2 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_2_assign_proc : process(ap_sig_bdd_102)
    begin
        if (ap_sig_bdd_102) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st18_fsm_3 assign process. --
    ap_sig_cseq_ST_st18_fsm_3_assign_proc : process(ap_sig_bdd_584)
    begin
        if (ap_sig_bdd_584) then 
            ap_sig_cseq_ST_st18_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_22)
    begin
        if (ap_sig_bdd_22) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_67)
    begin
        if (ap_sig_bdd_67) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_796_p2 <= (tmp_57_fu_696_p2 or or_cond6_fu_723_p2);
    col_assign_18_2_fu_896_p2 <= std_logic_vector(unsigned(ImagLoc_x_fu_838_p2) + unsigned(p_neg228_i_reg_2870));
    col_assign_2_fu_929_p2 <= std_logic_vector(unsigned(tmp_73_reg_3005) + unsigned(tmp_61_reg_2875));
    col_assign_fu_891_p2 <= std_logic_vector(unsigned(tmp_72_fu_844_p1) + unsigned(tmp_61_reg_2875));
    col_buf_0_val_0_0_15_fu_1704_p3 <= 
        col_buf_0_val_0_0_10_fu_248 when (sel_tmp8_fu_1699_p2(0) = '1') else 
        col_buf_0_val_0_0_4_fu_1691_p3;
    col_buf_0_val_0_0_2_fu_1665_p3 <= 
        col_buf_0_val_0_0_9_fu_232 when (sel_tmp_fu_1660_p2(0) = '1') else 
        col_buf_0_val_0_0_5_fu_168;
    col_buf_0_val_0_0_3_fu_1678_p3 <= 
        col_buf_0_val_0_0_8_fu_208 when (sel_tmp4_fu_1673_p2(0) = '1') else 
        col_buf_0_val_0_0_2_fu_1665_p3;
    col_buf_0_val_0_0_4_fu_1691_p3 <= 
        col_buf_0_val_0_0_7_fu_188 when (sel_tmp6_fu_1686_p2(0) = '1') else 
        col_buf_0_val_0_0_3_fu_1678_p3;

    -- grp_toThreshold_borderInterpolate_fu_479_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_479_ap_ce_assign_proc : process(tmp_60_fu_806_p2, tmp_60_reg_2955, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (not((ap_const_lv1_0 = tmp_60_fu_806_p2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)) or not((ap_const_lv1_0 = tmp_60_reg_2955))))) then 
            grp_toThreshold_borderInterpolate_fu_479_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_479_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_479_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_479_len <= p_src_cols_V_read;
        grp_toThreshold_borderInterpolate_fu_479_p <= std_logic_vector(resize(signed(ImagLoc_x_fu_838_p2),13));


    -- grp_toThreshold_borderInterpolate_fu_487_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_487_ap_ce_assign_proc : process(tmp_65_reg_2905, brmerge_reg_2951, tmp_60_fu_806_p2, tmp_60_reg_2955, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (((ap_const_lv1_0 = brmerge_reg_2951) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)) and (ap_const_lv1_0 = tmp_65_reg_2905)) or ((ap_const_lv1_0 = brmerge_reg_2951) and not((ap_const_lv1_0 = tmp_60_fu_806_p2)) and (ap_const_lv1_0 = tmp_65_reg_2905)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = tmp_60_reg_2955)))))) then 
            grp_toThreshold_borderInterpolate_fu_487_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_487_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_487_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_487_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_487_p <= y_3_3_cast_cast_reg_2946;

    -- grp_toThreshold_borderInterpolate_fu_495_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_495_ap_ce_assign_proc : process(tmp_65_reg_2905, brmerge_reg_2951, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_60_reg_2955_pp0_it1, ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (((ap_const_lv1_0 = brmerge_reg_2951) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)) and (ap_const_lv1_0 = tmp_65_reg_2905)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_lv1_0 = tmp_65_reg_2905))))) then 
            grp_toThreshold_borderInterpolate_fu_495_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_495_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_495_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_495_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_495_p <= ImagLoc_y_cast_cast_reg_2915;

    -- grp_toThreshold_borderInterpolate_fu_503_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_503_ap_ce_assign_proc : process(tmp_65_reg_2905, brmerge_reg_2951, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_60_reg_2955_pp0_it1, ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (((ap_const_lv1_0 = brmerge_reg_2951) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)) and (ap_const_lv1_0 = tmp_65_reg_2905)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_lv1_0 = tmp_65_reg_2905))))) then 
            grp_toThreshold_borderInterpolate_fu_503_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_503_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_503_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_503_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_503_p <= y_3_cast_cast_reg_2920;

    -- grp_toThreshold_borderInterpolate_fu_511_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_511_ap_ce_assign_proc : process(tmp_65_reg_2905, brmerge_reg_2951, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_60_reg_2955_pp0_it1, ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (((ap_const_lv1_0 = brmerge_reg_2951) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)) and (ap_const_lv1_0 = tmp_65_reg_2905)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_lv1_0 = tmp_65_reg_2905))))) then 
            grp_toThreshold_borderInterpolate_fu_511_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_511_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_511_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_511_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_511_p <= y_3_1_cast_cast_reg_2936;

    -- grp_toThreshold_borderInterpolate_fu_519_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_519_ap_ce_assign_proc : process(tmp_65_reg_2905, brmerge_reg_2951, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_60_reg_2955_pp0_it1, ap_reg_ppstg_tmp_60_reg_2955_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (((ap_const_lv1_0 = brmerge_reg_2951) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it1)) and (ap_const_lv1_0 = tmp_65_reg_2905)) or ((ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_lv1_0 = tmp_65_reg_2905) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_2951) and (ap_const_lv1_0 = tmp_65_reg_2905))))) then 
            grp_toThreshold_borderInterpolate_fu_519_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_519_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_519_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_519_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_519_p <= y_3_2_cast_cast_reg_2941;
    heightloop_fu_627_p2 <= std_logic_vector(unsigned(tmp_55_fu_619_p1) + unsigned(ap_const_lv11_9));
    i_V_fu_678_p2 <= std_logic_vector(unsigned(p_012_0_i_reg_456) + unsigned(ap_const_lv11_1));
    icmp1_fu_827_p2 <= "0" when (tmp_71_fu_817_p4 = ap_const_lv9_0) else "1";
    icmp_fu_712_p2 <= "1" when (signed(tmp_64_fu_702_p4) > signed(ap_const_lv10_0)) else "0";
    j_V_fu_811_p2 <= std_logic_vector(unsigned(p_025_0_i_reg_467) + unsigned(ap_const_lv11_1));
    k_buf_0_val_0_address0 <= tmp_63_fu_916_p1(11 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_3015;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_63_fu_916_p1(11 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_3021;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_63_fu_916_p1(11 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_3027;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14))))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_3_address0 <= tmp_63_fu_916_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_3033;

    -- k_buf_0_val_3_ce0 assign process. --
    k_buf_0_val_3_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_3_ce1 assign process. --
    k_buf_0_val_3_ce1_assign_proc : process(brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3))))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_3_d1 <= k_buf_0_val_2_q0;

    -- k_buf_0_val_3_we1 assign process. --
    k_buf_0_val_3_we1_assign_proc : process(brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3))))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_63_fu_916_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_3039;

    -- k_buf_0_val_4_ce0 assign process. --
    k_buf_0_val_4_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_4_ce1 assign process. --
    k_buf_0_val_4_ce1_assign_proc : process(brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3))))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;

    -- k_buf_0_val_4_we1 assign process. --
    k_buf_0_val_4_we1_assign_proc : process(brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14, ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_69_reg_2980_pp0_it3))))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    locy_1_t_fu_1406_p2 <= std_logic_vector(unsigned(tmp_68_reg_2925) - unsigned(tmp_77_reg_3107));
    locy_2_t_fu_1464_p2 <= std_logic_vector(unsigned(tmp_68_reg_2925) - unsigned(tmp_78_reg_3113));
    locy_3_t_fu_1522_p2 <= std_logic_vector(unsigned(tmp_68_reg_2925) - unsigned(tmp_79_reg_3119));
    locy_4_t_fu_925_p2 <= std_logic_vector(unsigned(tmp_68_reg_2925) - unsigned(tmp_80_reg_3010));
    locy_fu_1348_p2 <= std_logic_vector(unsigned(tmp_66_reg_2909) - unsigned(tmp_76_reg_3101));
    not_carry_fu_2504_p2 <= (tmp_85_fu_2490_p3 or p_Result_1_i_i_not_fu_2498_p2);
    or_cond221_i_fu_833_p2 <= (tmp_56_reg_2900 and icmp1_fu_827_p2);
    or_cond6_fu_723_p2 <= (icmp_fu_712_p2 and tmp_58_fu_718_p2);
    or_cond7_fu_872_p2 <= (tmp_67_fu_867_p2 and rev_fu_861_p2);
    p_Result_1_i_i_not_fu_2498_p2 <= (tmp_84_fu_2476_p3 xor ap_const_lv1_1);
    p_Val2_11_0_1_fu_1862_p0 <= p_Val2_11_0_1_fu_1862_p00(8 - 1 downto 0);
    p_Val2_11_0_1_fu_1862_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_4_3_fu_240),17));
    p_Val2_11_0_1_fu_1862_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_0_1_fu_1862_p0) * unsigned(ap_const_lv17_11B), 17));
    p_Val2_11_0_2_fu_2023_p0 <= p_Val2_11_0_2_fu_2023_p00(8 - 1 downto 0);
    p_Val2_11_0_2_fu_2023_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_4_2_lo_reg_3154_pp0_it6),18));
    p_Val2_11_0_2_fu_2023_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_0_2_fu_2023_p0) * unsigned(ap_const_lv18_1AC), 18));
    p_Val2_11_0_3_fu_2177_p0 <= p_Val2_11_0_3_fu_2177_p00(8 - 1 downto 0);
    p_Val2_11_0_3_fu_2177_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_4_1_13_reg_3143_pp0_it7),18));
    p_Val2_11_0_3_fu_2177_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_0_3_fu_2177_p0) * unsigned(ap_const_lv18_11B), 18));
    p_Val2_11_0_4_fu_2190_p0 <= p_Val2_11_0_4_fu_2190_p00(8 - 1 downto 0);
    p_Val2_11_0_4_fu_2190_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_4_1_lo_reg_3179_pp0_it7),16));
    p_Val2_11_0_4_fu_2190_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_0_4_fu_2190_p0) * unsigned(ap_const_lv16_52), 16));
    p_Val2_11_1_1_fu_2247_p0 <= p_Val2_11_1_1_fu_2247_p00(8 - 1 downto 0);
    p_Val2_11_1_1_fu_2247_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_3_3_lo_reg_3219_pp0_it8),19));
    p_Val2_11_1_1_fu_2247_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_1_1_fu_2247_p0) * unsigned(ap_const_lv19_3D3), 19));
    p_Val2_11_1_2_fu_2302_p0 <= p_Val2_11_1_2_fu_2302_p00(8 - 1 downto 0);
    p_Val2_11_1_2_fu_2302_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_3_2_lo_reg_3214_pp0_it9),20));
    p_Val2_11_1_2_fu_2302_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_1_2_fu_2302_p0) * unsigned(ap_const_lv20_5C8), 20));
    p_Val2_11_1_3_fu_2373_p0 <= p_Val2_11_1_3_fu_2373_p00(8 - 1 downto 0);
    p_Val2_11_1_3_fu_2373_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_3_1_6_reg_3148_pp0_it10),19));
    p_Val2_11_1_3_fu_2373_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_1_3_fu_2373_p0) * unsigned(ap_const_lv19_3D3), 19));
    p_Val2_11_1_4_fu_2266_p0 <= p_Val2_11_1_4_fu_2266_p00(8 - 1 downto 0);
    p_Val2_11_1_4_fu_2266_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_3_1_lo_reg_3184_pp0_it8),18));
    p_Val2_11_1_4_fu_2266_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_1_4_fu_2266_p0) * unsigned(ap_const_lv18_11B), 18));
    p_Val2_11_1_fu_2042_p0 <= p_Val2_11_1_fu_2042_p00(8 - 1 downto 0);
    p_Val2_11_1_fu_2042_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_3_4_fu_228),17));
    p_Val2_11_1_fu_2042_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_1_fu_2042_p0) * unsigned(ap_const_lv17_11B), 17));
    p_Val2_11_2_1_fu_2382_p0 <= p_Val2_11_2_1_fu_2382_p00(8 - 1 downto 0);
    p_Val2_11_2_1_fu_2382_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_3_lo_reg_3289),20));
    p_Val2_11_2_1_fu_2382_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_2_1_fu_2382_p0) * unsigned(ap_const_lv20_5C8), 20));
    p_Val2_11_2_2_fu_2340_p0 <= p_Val2_11_2_2_fu_2340_p00(8 - 1 downto 0);
    p_Val2_11_2_2_fu_2340_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_2_fu_196),20));
    p_Val2_11_2_2_fu_2340_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_2_2_fu_2340_p0) * unsigned(ap_const_lv20_8BD), 20));
    p_Val2_11_2_3_fu_2409_p0 <= p_Val2_11_2_3_fu_2409_p00(8 - 1 downto 0);
    p_Val2_11_2_3_fu_2409_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_2_1_6_reg_3137_pp0_it10),20));
    p_Val2_11_2_3_fu_2409_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_2_3_fu_2409_p0) * unsigned(ap_const_lv20_5C8), 20));
    p_Val2_11_2_4_fu_2217_p0 <= p_Val2_11_2_4_fu_2217_p00(8 - 1 downto 0);
    p_Val2_11_2_4_fu_2217_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3174_pp0_it7),18));
    p_Val2_11_2_4_fu_2217_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_2_4_fu_2217_p0) * unsigned(ap_const_lv18_1AC), 18));
    p_Val2_11_2_fu_2321_p0 <= p_Val2_11_2_fu_2321_p00(8 - 1 downto 0);
    p_Val2_11_2_fu_2321_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_4_fu_204),18));
    p_Val2_11_2_fu_2321_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_2_fu_2321_p0) * unsigned(ap_const_lv18_1AC), 18));
    p_Val2_11_3_1_fu_1942_p0 <= p_Val2_11_3_1_fu_1942_p00(8 - 1 downto 0);
    p_Val2_11_3_1_fu_1942_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_3_fu_180),19));
    p_Val2_11_3_1_fu_1942_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_3_1_fu_1942_p0) * unsigned(ap_const_lv19_3D3), 19));
    p_Val2_11_3_2_fu_1952_p0 <= p_Val2_11_3_2_fu_1952_p00(8 - 1 downto 0);
    p_Val2_11_3_2_fu_1952_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_2_fu_176),20));
    p_Val2_11_3_2_fu_1952_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_3_2_fu_1952_p0) * unsigned(ap_const_lv20_5C8), 20));
    p_Val2_11_3_3_fu_2051_p0 <= p_Val2_11_3_3_fu_2051_p00(8 - 1 downto 0);
    p_Val2_11_3_3_fu_2051_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_1_1_6_reg_3131_pp0_it6),19));
    p_Val2_11_3_3_fu_2051_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_3_3_fu_2051_p0) * unsigned(ap_const_lv19_3D3), 19));
    p_Val2_11_3_s_fu_1962_p2 <= std_logic_vector(unsigned(OP1_V_3_4_cast_cast_fu_1958_p1) + unsigned(OP1_V_3_cast_cast_fu_1934_p1));
    p_Val2_11_4_1_fu_2069_p0 <= p_Val2_11_4_1_fu_2069_p00(8 - 1 downto 0);
    p_Val2_11_4_1_fu_2069_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_3_fu_160),18));
    p_Val2_11_4_1_fu_2069_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_4_1_fu_2069_p0) * unsigned(ap_const_lv18_11B), 18));
    p_Val2_11_4_2_fu_2275_p0 <= p_Val2_11_4_2_fu_2275_p00(8 - 1 downto 0);
    p_Val2_11_4_2_fu_2275_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_0_2_lo_reg_3209_pp0_it8),18));
    p_Val2_11_4_2_fu_2275_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_4_2_fu_2275_p0) * unsigned(ap_const_lv18_1AC), 18));
    p_Val2_11_4_3_fu_2078_p0 <= p_Val2_11_4_3_fu_2078_p00(8 - 1 downto 0);
    p_Val2_11_4_3_fu_2078_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_0_1_6_reg_3125_pp0_it6),18));
    p_Val2_11_4_3_fu_2078_p2 <= std_logic_vector(resize(unsigned(p_Val2_11_4_3_fu_2078_p0) * unsigned(ap_const_lv18_11B), 18));
    p_Val2_11_s_fu_2105_p2 <= std_logic_vector(unsigned(OP1_V_4_cast_cast_fu_2061_p1) + unsigned(OP1_V_4_4_cast_cast_fu_2088_p1));
    p_Val2_14_0_1_cast_fu_1930_p1 <= std_logic_vector(resize(unsigned(p_Val2_14_0_1_fu_1925_p2),18));
    p_Val2_14_0_1_fu_1925_p2 <= std_logic_vector(unsigned(p_Val2_11_0_1_reg_3159) + unsigned(tmp_496_0_cast_fu_1921_p1));
    p_Val2_14_0_2_cast_fu_2034_p1 <= std_logic_vector(resize(unsigned(p_Val2_14_0_2_fu_2029_p2),19));
    p_Val2_14_0_2_fu_2029_p2 <= std_logic_vector(unsigned(p_Val2_11_0_2_fu_2023_p2) + unsigned(p_Val2_14_0_1_cast_reg_3189));
    p_Val2_14_1_2_cast_fu_2313_p1 <= std_logic_vector(resize(unsigned(p_Val2_14_1_2_fu_2308_p2),21));
    p_Val2_14_1_2_fu_2308_p2 <= std_logic_vector(unsigned(tmp3_reg_3274) + unsigned(p_Val2_11_1_2_fu_2302_p2));
    p_Val2_14_1_cast_fu_2240_p1 <= std_logic_vector(resize(unsigned(p_Val2_14_1_fu_2236_p2),20));
    p_Val2_14_1_fu_2236_p2 <= std_logic_vector(unsigned(tmp2_cast_reg_3259) + unsigned(tmp1_reg_3254));
    p_Val2_14_2_1_cast_fu_2428_p1 <= std_logic_vector(resize(unsigned(p_Val2_14_2_1_fu_2424_p2),22));
    p_Val2_14_2_1_fu_2424_p2 <= std_logic_vector(unsigned(tmp5_cast_reg_3319) + unsigned(tmp4_reg_3314));
    p_Val2_4_fu_2448_p2 <= std_logic_vector(unsigned(tmp24_cast_fu_2445_p1) + unsigned(tmp18_fu_2440_p2));
    p_Val2_5_fu_2454_p4 <= p_Val2_4_fu_2448_p2(21 downto 14);
    p_Val2_6_fu_2484_p2 <= std_logic_vector(unsigned(p_Val2_5_fu_2454_p4) + unsigned(tmp_79_i_i_fu_2472_p1));
    p_Val2_s_70_fu_2510_p3 <= 
        p_Val2_6_fu_2484_p2 when (not_carry_fu_2504_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_s_fu_1915_p0 <= p_Val2_s_fu_1915_p00(8 - 1 downto 0);
    p_Val2_s_fu_1915_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_4_4_fu_244),16));
    p_Val2_s_fu_1915_p2 <= std_logic_vector(resize(unsigned(p_Val2_s_fu_1915_p0) * unsigned(ap_const_lv16_52), 16));
    p_dst_data_stream_V_din <= p_Val2_s_70_reg_3334;

    -- p_dst_data_stream_V_write assign process. --
    p_dst_data_stream_V_write_assign_proc : process(ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_2964_pp0_it13)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_fu_737_p3 <= 
        ap_const_lv11_4 when (tmp_58_fu_718_p2(0) = '1') else 
        ref_reg_2881;
    p_neg228_i_fu_649_p2 <= std_logic_vector(unsigned(ap_const_lv12_5) - unsigned(p_src_cols_V_read));

    -- p_src_data_stream_V_read assign process. --
    p_src_data_stream_V_read_assign_proc : process(brmerge_reg_2951, ap_reg_ppstg_tmp_60_reg_2955_pp0_it3, ap_reg_ppstg_or_cond7_reg_2972_pp0_it3, ap_sig_bdd_125, ap_reg_ppiten_pp0_it4, ap_sig_bdd_153, ap_reg_ppiten_pp0_it14)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_60_reg_2955_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_2951)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_2972_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_125 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_153 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it14)))))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ref_cast_fu_665_p1 <= std_logic_vector(resize(unsigned(ref_fu_659_p2),12));
    ref_fu_659_p2 <= std_logic_vector(unsigned(tmp_55_fu_619_p1) + unsigned(ap_const_lv11_7FF));
    rev_fu_861_p2 <= (tmp_74_fu_853_p3 xor ap_const_lv1_1);
    right_border_buf_0_val_1_4_18_fu_1055_p3 <= 
        right_border_buf_0_val_1_4_14_fu_264 when (sel_tmp33_fu_1007_p2(0) = '1') else 
        right_border_buf_0_val_1_4_9_fu_1047_p3;
    right_border_buf_0_val_1_4_19_fu_1063_p3 <= 
        right_border_buf_0_val_1_4_14_fu_264 when (sel_tmp34_fu_1020_p2(0) = '1') else 
        right_border_buf_0_val_1_4_18_fu_1055_p3;
    right_border_buf_0_val_1_4_1_68_fu_1787_p3 <= 
        right_border_buf_0_val_1_4_13_fu_260 when (sel_tmp4_fu_1673_p2(0) = '1') else 
        right_border_buf_0_val_1_4_fu_1779_p3;
    right_border_buf_0_val_1_4_20_fu_1071_p3 <= 
        right_border_buf_0_val_1_4_14_fu_264 when (sel_tmp35_fu_1033_p2(0) = '1') else 
        right_border_buf_0_val_1_4_19_fu_1063_p3;
    right_border_buf_0_val_1_4_21_fu_1080_p3 <= 
        k_buf_0_val_3_q0 when (sel_tmp33_fu_1007_p2(0) = '1') else 
        right_border_buf_0_val_1_4_13_fu_260;
    right_border_buf_0_val_1_4_22_fu_1088_p3 <= 
        right_border_buf_0_val_1_4_13_fu_260 when (sel_tmp34_fu_1020_p2(0) = '1') else 
        right_border_buf_0_val_1_4_21_fu_1080_p3;
    right_border_buf_0_val_1_4_23_fu_1096_p3 <= 
        right_border_buf_0_val_1_4_13_fu_260 when (sel_tmp35_fu_1033_p2(0) = '1') else 
        right_border_buf_0_val_1_4_22_fu_1088_p3;
    right_border_buf_0_val_1_4_24_fu_1105_p3 <= 
        k_buf_0_val_3_q0 when (sel_tmp34_fu_1020_p2(0) = '1') else 
        right_border_buf_0_val_1_4_4_fu_256;
    right_border_buf_0_val_1_4_25_fu_1113_p3 <= 
        right_border_buf_0_val_1_4_4_fu_256 when (sel_tmp35_fu_1033_p2(0) = '1') else 
        right_border_buf_0_val_1_4_24_fu_1105_p3;
    right_border_buf_0_val_1_4_26_fu_1122_p3 <= 
        k_buf_0_val_3_q0 when (sel_tmp35_fu_1033_p2(0) = '1') else 
        right_border_buf_0_val_1_4_3_fu_252;
    right_border_buf_0_val_1_4_27_fu_1803_p3 <= 
        right_border_buf_0_val_1_4_3_fu_252 when (sel_tmp8_fu_1699_p2(0) = '1') else 
        right_border_buf_0_val_1_4_2_69_fu_1795_p3;
    right_border_buf_0_val_1_4_2_69_fu_1795_p3 <= 
        right_border_buf_0_val_1_4_14_fu_264 when (sel_tmp6_fu_1686_p2(0) = '1') else 
        right_border_buf_0_val_1_4_1_68_fu_1787_p3;
    right_border_buf_0_val_1_4_5_fu_999_p3 <= 
        right_border_buf_0_val_1_4_15_fu_268 when (sel_tmp32_fu_994_p2(0) = '1') else 
        k_buf_0_val_3_q0;
    right_border_buf_0_val_1_4_6_fu_1012_p3 <= 
        right_border_buf_0_val_1_4_15_fu_268 when (sel_tmp33_fu_1007_p2(0) = '1') else 
        right_border_buf_0_val_1_4_5_fu_999_p3;
    right_border_buf_0_val_1_4_7_fu_1025_p3 <= 
        right_border_buf_0_val_1_4_15_fu_268 when (sel_tmp34_fu_1020_p2(0) = '1') else 
        right_border_buf_0_val_1_4_6_fu_1012_p3;
    right_border_buf_0_val_1_4_8_fu_1038_p3 <= 
        right_border_buf_0_val_1_4_15_fu_268 when (sel_tmp35_fu_1033_p2(0) = '1') else 
        right_border_buf_0_val_1_4_7_fu_1025_p3;
    right_border_buf_0_val_1_4_9_fu_1047_p3 <= 
        k_buf_0_val_3_q0 when (sel_tmp32_fu_994_p2(0) = '1') else 
        right_border_buf_0_val_1_4_14_fu_264;
    right_border_buf_0_val_1_4_fu_1779_p3 <= 
        right_border_buf_0_val_1_4_4_fu_256 when (sel_tmp_fu_1660_p2(0) = '1') else 
        right_border_buf_0_val_1_4_15_fu_268;
    right_border_buf_0_val_2_4_13_fu_1770_p3 <= 
        right_border_buf_0_val_2_4_3_fu_272 when (sel_tmp8_fu_1699_p2(0) = '1') else 
        right_border_buf_0_val_2_4_2_67_fu_1762_p3;
    right_border_buf_0_val_2_4_1_66_fu_1754_p3 <= 
        right_border_buf_0_val_2_4_6_fu_280 when (sel_tmp4_fu_1673_p2(0) = '1') else 
        right_border_buf_0_val_2_4_fu_1746_p3;
    right_border_buf_0_val_2_4_2_67_fu_1762_p3 <= 
        right_border_buf_0_val_2_4_7_fu_284 when (sel_tmp6_fu_1686_p2(0) = '1') else 
        right_border_buf_0_val_2_4_1_66_fu_1754_p3;
    right_border_buf_0_val_2_4_fu_1746_p3 <= 
        right_border_buf_0_val_2_4_4_fu_276 when (sel_tmp_fu_1660_p2(0) = '1') else 
        right_border_buf_0_val_2_4_8_fu_288;
    right_border_buf_0_val_3_4_18_fu_1232_p3 <= 
        right_border_buf_0_val_3_4_14_fu_304 when (sel_tmp37_fu_1184_p2(0) = '1') else 
        right_border_buf_0_val_3_4_9_fu_1224_p3;
    right_border_buf_0_val_3_4_19_fu_1240_p3 <= 
        right_border_buf_0_val_3_4_14_fu_304 when (sel_tmp38_fu_1197_p2(0) = '1') else 
        right_border_buf_0_val_3_4_18_fu_1232_p3;
    right_border_buf_0_val_3_4_1_64_fu_1721_p3 <= 
        right_border_buf_0_val_3_4_13_fu_300 when (sel_tmp4_fu_1673_p2(0) = '1') else 
        right_border_buf_0_val_3_4_fu_1713_p3;
    right_border_buf_0_val_3_4_20_fu_1248_p3 <= 
        right_border_buf_0_val_3_4_14_fu_304 when (sel_tmp39_fu_1210_p2(0) = '1') else 
        right_border_buf_0_val_3_4_19_fu_1240_p3;
    right_border_buf_0_val_3_4_21_fu_1257_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp37_fu_1184_p2(0) = '1') else 
        right_border_buf_0_val_3_4_13_fu_300;
    right_border_buf_0_val_3_4_22_fu_1265_p3 <= 
        right_border_buf_0_val_3_4_13_fu_300 when (sel_tmp38_fu_1197_p2(0) = '1') else 
        right_border_buf_0_val_3_4_21_fu_1257_p3;
    right_border_buf_0_val_3_4_23_fu_1273_p3 <= 
        right_border_buf_0_val_3_4_13_fu_300 when (sel_tmp39_fu_1210_p2(0) = '1') else 
        right_border_buf_0_val_3_4_22_fu_1265_p3;
    right_border_buf_0_val_3_4_24_fu_1282_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp38_fu_1197_p2(0) = '1') else 
        right_border_buf_0_val_3_4_4_fu_296;
    right_border_buf_0_val_3_4_25_fu_1290_p3 <= 
        right_border_buf_0_val_3_4_4_fu_296 when (sel_tmp39_fu_1210_p2(0) = '1') else 
        right_border_buf_0_val_3_4_24_fu_1282_p3;
    right_border_buf_0_val_3_4_26_fu_1299_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp39_fu_1210_p2(0) = '1') else 
        right_border_buf_0_val_3_4_3_fu_292;
    right_border_buf_0_val_3_4_27_fu_1737_p3 <= 
        right_border_buf_0_val_3_4_3_fu_292 when (sel_tmp8_fu_1699_p2(0) = '1') else 
        right_border_buf_0_val_3_4_2_65_fu_1729_p3;
    right_border_buf_0_val_3_4_2_65_fu_1729_p3 <= 
        right_border_buf_0_val_3_4_14_fu_304 when (sel_tmp6_fu_1686_p2(0) = '1') else 
        right_border_buf_0_val_3_4_1_64_fu_1721_p3;
    right_border_buf_0_val_3_4_5_fu_1176_p3 <= 
        right_border_buf_0_val_3_4_15_fu_308 when (sel_tmp36_fu_1171_p2(0) = '1') else 
        k_buf_0_val_1_q0;
    right_border_buf_0_val_3_4_6_fu_1189_p3 <= 
        right_border_buf_0_val_3_4_15_fu_308 when (sel_tmp37_fu_1184_p2(0) = '1') else 
        right_border_buf_0_val_3_4_5_fu_1176_p3;
    right_border_buf_0_val_3_4_7_fu_1202_p3 <= 
        right_border_buf_0_val_3_4_15_fu_308 when (sel_tmp38_fu_1197_p2(0) = '1') else 
        right_border_buf_0_val_3_4_6_fu_1189_p3;
    right_border_buf_0_val_3_4_8_fu_1215_p3 <= 
        right_border_buf_0_val_3_4_15_fu_308 when (sel_tmp39_fu_1210_p2(0) = '1') else 
        right_border_buf_0_val_3_4_7_fu_1202_p3;
    right_border_buf_0_val_3_4_9_fu_1224_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp36_fu_1171_p2(0) = '1') else 
        right_border_buf_0_val_3_4_14_fu_304;
    right_border_buf_0_val_3_4_fu_1713_p3 <= 
        right_border_buf_0_val_3_4_4_fu_296 when (sel_tmp_fu_1660_p2(0) = '1') else 
        right_border_buf_0_val_3_4_15_fu_308;
    sel_tmp10_fu_1392_p2 <= "1" when (locy_fu_1348_p2 = ap_const_lv3_1) else "0";
    sel_tmp11_fu_1413_p2 <= "1" when (tmp_68_reg_2925 = tmp_77_reg_3107) else "0";
    sel_tmp12_fu_1417_p3 <= 
        col_buf_0_val_0_0_fu_352 when (sel_tmp11_fu_1413_p2(0) = '1') else 
        src_kernel_win_0_val_4_0_reg_3092;
    sel_tmp13_fu_1424_p2 <= "1" when (locy_1_t_fu_1406_p2 = ap_const_lv3_2) else "0";
    sel_tmp14_fu_1430_p3 <= 
        right_border_buf_0_val_2_0_reg_3072 when (sel_tmp13_fu_1424_p2(0) = '1') else 
        sel_tmp12_fu_1417_p3;
    sel_tmp15_fu_1437_p2 <= "1" when (locy_1_t_fu_1406_p2 = ap_const_lv3_3) else "0";
    sel_tmp16_fu_1443_p3 <= 
        right_border_buf_0_val_1_0_reg_3082 when (sel_tmp15_fu_1437_p2(0) = '1') else 
        sel_tmp14_fu_1430_p3;
    sel_tmp17_fu_1450_p2 <= "1" when (locy_1_t_fu_1406_p2 = ap_const_lv3_1) else "0";
    sel_tmp18_fu_1471_p2 <= "1" when (tmp_68_reg_2925 = tmp_78_reg_3113) else "0";
    sel_tmp19_fu_1475_p3 <= 
        col_buf_0_val_0_0_fu_352 when (sel_tmp18_fu_1471_p2(0) = '1') else 
        src_kernel_win_0_val_4_0_reg_3092;
    sel_tmp1_fu_1355_p2 <= "1" when (tmp_66_reg_2909 = tmp_76_reg_3101) else "0";
    sel_tmp20_fu_1482_p2 <= "1" when (locy_2_t_fu_1464_p2 = ap_const_lv3_2) else "0";
    sel_tmp21_fu_1488_p3 <= 
        right_border_buf_0_val_2_0_reg_3072 when (sel_tmp20_fu_1482_p2(0) = '1') else 
        sel_tmp19_fu_1475_p3;
    sel_tmp22_fu_1495_p2 <= "1" when (locy_2_t_fu_1464_p2 = ap_const_lv3_3) else "0";
    sel_tmp23_fu_1501_p3 <= 
        right_border_buf_0_val_1_0_reg_3082 when (sel_tmp22_fu_1495_p2(0) = '1') else 
        sel_tmp21_fu_1488_p3;
    sel_tmp24_fu_1508_p2 <= "1" when (locy_2_t_fu_1464_p2 = ap_const_lv3_1) else "0";
    sel_tmp25_fu_1529_p2 <= "1" when (tmp_68_reg_2925 = tmp_79_reg_3119) else "0";
    sel_tmp26_fu_1533_p3 <= 
        col_buf_0_val_0_0_fu_352 when (sel_tmp25_fu_1529_p2(0) = '1') else 
        src_kernel_win_0_val_4_0_reg_3092;
    sel_tmp27_fu_1540_p2 <= "1" when (locy_3_t_fu_1522_p2 = ap_const_lv3_2) else "0";
    sel_tmp28_fu_1546_p3 <= 
        right_border_buf_0_val_2_0_reg_3072 when (sel_tmp27_fu_1540_p2(0) = '1') else 
        sel_tmp26_fu_1533_p3;
    sel_tmp29_fu_1553_p2 <= "1" when (locy_3_t_fu_1522_p2 = ap_const_lv3_3) else "0";
    sel_tmp2_fu_1359_p3 <= 
        col_buf_0_val_0_0_fu_352 when (sel_tmp1_fu_1355_p2(0) = '1') else 
        src_kernel_win_0_val_4_0_reg_3092;
    sel_tmp30_fu_1559_p3 <= 
        right_border_buf_0_val_1_0_reg_3082 when (sel_tmp29_fu_1553_p2(0) = '1') else 
        sel_tmp28_fu_1546_p3;
    sel_tmp31_fu_1566_p2 <= "1" when (locy_3_t_fu_1522_p2 = ap_const_lv3_1) else "0";
    sel_tmp32_fu_994_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_3) else "0";
    sel_tmp33_fu_1007_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_2) else "0";
    sel_tmp34_fu_1020_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_1) else "0";
    sel_tmp35_fu_1033_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_2984_pp0_it3 = ap_const_lv3_0) else "0";
    sel_tmp36_fu_1171_p2 <= "1" when (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_3) else "0";
    sel_tmp37_fu_1184_p2 <= "1" when (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_2) else "0";
    sel_tmp38_fu_1197_p2 <= "1" when (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_1) else "0";
    sel_tmp39_fu_1210_p2 <= "1" when (ap_reg_ppstg_tmp_81_reg_2992_pp0_it3 = ap_const_lv3_0) else "0";
    sel_tmp3_fu_1366_p2 <= "1" when (locy_fu_1348_p2 = ap_const_lv3_2) else "0";
    sel_tmp4_fu_1673_p2 <= "1" when (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_2) else "0";
    sel_tmp5_fu_1372_p3 <= 
        right_border_buf_0_val_2_0_reg_3072 when (sel_tmp3_fu_1366_p2(0) = '1') else 
        sel_tmp2_fu_1359_p3;
    sel_tmp6_fu_1686_p2 <= "1" when (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_3) else "0";
    sel_tmp7_fu_1379_p2 <= "1" when (locy_fu_1348_p2 = ap_const_lv3_3) else "0";
    sel_tmp8_fu_1699_p2 <= "1" when (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_0) else "0";
    sel_tmp9_fu_1385_p3 <= 
        right_border_buf_0_val_1_0_reg_3082 when (sel_tmp7_fu_1379_p2(0) = '1') else 
        sel_tmp5_fu_1372_p3;
    sel_tmp_fu_1660_p2 <= "1" when (ap_reg_ppstg_col_assign_2_reg_3049_pp0_it4 = ap_const_lv3_1) else "0";
    src_kernel_win_0_val_0_0_fu_1398_p3 <= 
        right_border_buf_0_val_3_0_reg_3062 when (sel_tmp10_fu_1392_p2(0) = '1') else 
        sel_tmp9_fu_1385_p3;
    src_kernel_win_0_val_1_0_fu_1456_p3 <= 
        right_border_buf_0_val_3_0_reg_3062 when (sel_tmp17_fu_1450_p2(0) = '1') else 
        sel_tmp16_fu_1443_p3;
    src_kernel_win_0_val_2_0_fu_1514_p3 <= 
        right_border_buf_0_val_3_0_reg_3062 when (sel_tmp24_fu_1508_p2(0) = '1') else 
        sel_tmp23_fu_1501_p3;
    src_kernel_win_0_val_3_0_fu_1572_p3 <= 
        right_border_buf_0_val_3_0_reg_3062 when (sel_tmp31_fu_1566_p2(0) = '1') else 
        sel_tmp30_fu_1559_p3;
    tmp18_fu_2440_p2 <= std_logic_vector(unsigned(tmp21_cast_fu_2437_p1) + unsigned(tmp19_reg_3329));
    tmp19_fu_2432_p2 <= std_logic_vector(unsigned(tmp20_cast_reg_3324) + unsigned(p_Val2_14_2_1_cast_fu_2428_p1));
    tmp1_fu_2200_p2 <= std_logic_vector(unsigned(p_Val2_14_0_2_cast_reg_3224) + unsigned(tmp_496_0_3_cast_fu_2183_p1));
    tmp20_cast_fu_2420_p1 <= std_logic_vector(resize(unsigned(tmp20_fu_2415_p2),22));
    tmp20_fu_2415_p2 <= std_logic_vector(unsigned(p_Val2_11_2_2_reg_3304) + unsigned(p_Val2_11_2_3_fu_2409_p2));
    tmp21_cast_fu_2437_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp21_reg_3264_pp0_it12),22));
    tmp21_fu_2223_p2 <= std_logic_vector(unsigned(tmp23_cast_reg_3244) + unsigned(tmp22_reg_3239));
    tmp22_fu_2091_p2 <= std_logic_vector(unsigned(p_Val2_11_3_2_reg_3199) + unsigned(tmp_496_3_3_cast_cast_fu_2057_p1));
    tmp23_cast_fu_2101_p1 <= std_logic_vector(resize(unsigned(tmp23_fu_2096_p2),20));
    tmp23_fu_2096_p2 <= std_logic_vector(unsigned(p_Val2_11_3_1_reg_3194) + unsigned(tmp_496_4_3_cast_cast_fu_2084_p1));
    tmp24_cast_fu_2445_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp24_reg_3309_pp0_it12),22));
    tmp24_fu_2346_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp27_cast_reg_3249_pp0_it9) + unsigned(tmp25_reg_3284));
    tmp25_fu_2285_p2 <= std_logic_vector(unsigned(tmp26_cast_reg_3269) + unsigned(tmp_496_4_2_cast_cast_fu_2281_p1));
    tmp26_cast_fu_2232_p1 <= std_logic_vector(resize(unsigned(tmp26_fu_2227_p2),19));
    tmp26_fu_2227_p2 <= std_logic_vector(unsigned(p_Val2_11_4_1_reg_3234) + unsigned(p_Val2_11_2_4_fu_2217_p2));
    tmp27_cast_fu_2130_p1 <= std_logic_vector(resize(unsigned(tmp27_fu_2125_p2),19));
    tmp27_fu_2125_p2 <= std_logic_vector(unsigned(tmp29_cast_fu_2121_p1) + unsigned(tmp28_reg_3204));
    tmp28_fu_1972_p0 <= tmp28_fu_1972_p00(9 - 1 downto 0);
    tmp28_fu_1972_p00 <= std_logic_vector(resize(unsigned(p_Val2_11_3_s_fu_1962_p2),18));
    tmp28_fu_1972_p2 <= std_logic_vector(resize(unsigned(tmp28_fu_1972_p0) * unsigned(ap_const_lv18_11B), 18));
    tmp29_cast_fu_2121_p1 <= std_logic_vector(resize(unsigned(tmp29_fu_2115_p2),18));
    tmp29_fu_2115_p0 <= tmp29_fu_2115_p00(9 - 1 downto 0);
    tmp29_fu_2115_p00 <= std_logic_vector(resize(unsigned(p_Val2_11_s_fu_2105_p2),16));
    tmp29_fu_2115_p2 <= std_logic_vector(resize(unsigned(tmp29_fu_2115_p0) * unsigned(ap_const_lv16_52), 16));
    tmp2_cast_fu_2210_p1 <= std_logic_vector(resize(unsigned(tmp2_fu_2205_p2),19));
    tmp2_fu_2205_p2 <= std_logic_vector(unsigned(p_Val2_11_1_reg_3229) + unsigned(tmp_496_0_4_cast_cast_fu_2196_p1));
    tmp3_fu_2257_p2 <= std_logic_vector(unsigned(p_Val2_14_1_cast_fu_2240_p1) + unsigned(tmp_496_1_1_cast_fu_2253_p1));
    tmp4_fu_2392_p2 <= std_logic_vector(unsigned(p_Val2_14_1_2_cast_reg_3294) + unsigned(tmp_496_2_1_cast_fu_2388_p1));
    tmp5_cast_fu_2402_p1 <= std_logic_vector(resize(unsigned(tmp5_fu_2397_p2),21));
    tmp5_fu_2397_p2 <= std_logic_vector(unsigned(tmp6_cast_reg_3299) + unsigned(p_Val2_11_1_3_fu_2373_p2));
    tmp6_cast_fu_2332_p1 <= std_logic_vector(resize(unsigned(tmp6_fu_2327_p2),19));
    tmp6_fu_2327_p2 <= std_logic_vector(unsigned(p_Val2_11_1_4_reg_3279) + unsigned(p_Val2_11_2_fu_2321_p2));
    tmp_123_cast_fu_645_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_639_p2),12));
    tmp_124_cast_fu_669_p1 <= std_logic_vector(resize(unsigned(p_012_0_i_reg_456),12));
    tmp_127_cast_fu_802_p1 <= std_logic_vector(resize(unsigned(p_025_0_i_reg_467),12));
    tmp_496_0_3_cast_fu_2183_p1 <= std_logic_vector(resize(unsigned(p_Val2_11_0_3_fu_2177_p2),19));
    tmp_496_0_4_cast_cast_fu_2196_p1 <= std_logic_vector(resize(unsigned(p_Val2_11_0_4_fu_2190_p2),17));
    tmp_496_0_cast_fu_1921_p1 <= std_logic_vector(resize(unsigned(p_Val2_s_fu_1915_p2),17));
    tmp_496_1_1_cast_fu_2253_p1 <= std_logic_vector(resize(unsigned(p_Val2_11_1_1_fu_2247_p2),20));
    tmp_496_2_1_cast_fu_2388_p1 <= std_logic_vector(resize(unsigned(p_Val2_11_2_1_fu_2382_p2),21));
    tmp_496_3_3_cast_cast_fu_2057_p1 <= std_logic_vector(resize(unsigned(p_Val2_11_3_3_fu_2051_p2),20));
    tmp_496_4_2_cast_cast_fu_2281_p1 <= std_logic_vector(resize(unsigned(p_Val2_11_4_2_fu_2275_p2),19));
    tmp_496_4_3_cast_cast_fu_2084_p1 <= std_logic_vector(resize(unsigned(p_Val2_11_4_3_fu_2078_p2),19));
    tmp_54_fu_673_p2 <= "1" when (unsigned(p_012_0_i_reg_456) < unsigned(heightloop_reg_2855)) else "0";
    tmp_55_fu_619_p1 <= p_src_rows_V_read(11 - 1 downto 0);
    tmp_56_fu_684_p2 <= "1" when (unsigned(p_012_0_i_reg_456) > unsigned(ap_const_lv11_8)) else "0";
    tmp_57_fu_696_p2 <= "1" when (signed(ImagLoc_y_fu_690_p2) < signed(ap_const_lv12_FFE)) else "0";
    tmp_58_fu_718_p2 <= "1" when (signed(ImagLoc_y_fu_690_p2) < signed(ref_cast_reg_2886)) else "0";
    tmp_59_fu_623_p1 <= p_src_cols_V_read(11 - 1 downto 0);
    tmp_60_fu_806_p2 <= "1" when (unsigned(p_025_0_i_reg_467) < unsigned(widthloop_reg_2860)) else "0";
    tmp_61_fu_655_p1 <= p_neg228_i_fu_649_p2(3 - 1 downto 0);
    tmp_63_fu_916_p1 <= std_logic_vector(resize(unsigned(x_1_fu_913_p1),64));
    tmp_64_fu_702_p4 <= ImagLoc_y_fu_690_p2(11 downto 2);
    tmp_66_fu_744_p1 <= p_i_fu_737_p3(3 - 1 downto 0);
    tmp_67_fu_867_p2 <= "1" when (signed(ImagLoc_x_fu_838_p2) < signed(p_src_cols_V_read)) else "0";
    tmp_68_fu_762_p1 <= p_i_fu_737_p3(3 - 1 downto 0);
    tmp_69_fu_886_p2 <= "1" when (signed(ImagLoc_x_fu_838_p2) < signed(tmp_123_cast_reg_2865)) else "0";
    tmp_71_fu_817_p4 <= p_025_0_i_reg_467(10 downto 2);
    tmp_72_fu_844_p1 <= ImagLoc_x_fu_838_p2(3 - 1 downto 0);
    tmp_73_fu_905_p1 <= grp_toThreshold_borderInterpolate_fu_479_ap_return(3 - 1 downto 0);
    tmp_74_fu_853_p3 <= ImagLoc_x_fu_838_p2(11 downto 11);
    tmp_76_fu_938_p1 <= grp_toThreshold_borderInterpolate_fu_495_ap_return(3 - 1 downto 0);
    tmp_77_fu_942_p1 <= grp_toThreshold_borderInterpolate_fu_503_ap_return(3 - 1 downto 0);
    tmp_78_fu_946_p1 <= grp_toThreshold_borderInterpolate_fu_511_ap_return(3 - 1 downto 0);
    tmp_79_fu_950_p1 <= grp_toThreshold_borderInterpolate_fu_519_ap_return(3 - 1 downto 0);
    tmp_79_i_i_fu_2472_p1 <= std_logic_vector(resize(unsigned(tmp_83_fu_2464_p3),8));
    tmp_80_fu_909_p1 <= grp_toThreshold_borderInterpolate_fu_487_ap_return(3 - 1 downto 0);
    tmp_81_fu_901_p1 <= col_assign_18_2_fu_896_p2(3 - 1 downto 0);
    tmp_83_fu_2464_p3 <= p_Val2_4_fu_2448_p2(13 downto 13);
    tmp_84_fu_2476_p3 <= p_Val2_4_fu_2448_p2(21 downto 21);
    tmp_85_fu_2490_p3 <= p_Val2_6_fu_2484_p2(7 downto 7);
    tmp_s_fu_639_p2 <= std_logic_vector(unsigned(tmp_59_fu_623_p1) + unsigned(ap_const_lv11_7FB));
    widthloop_fu_633_p2 <= std_logic_vector(unsigned(tmp_59_fu_623_p1) + unsigned(ap_const_lv11_4));
        x_1_fu_913_p1 <= std_logic_vector(resize(signed(x_reg_3000),32));

        y_3_1_cast_cast_fu_772_p1 <= std_logic_vector(resize(signed(y_3_1_fu_766_p2),13));

    y_3_1_fu_766_p2 <= std_logic_vector(unsigned(tmp_124_cast_fu_669_p1) + unsigned(ap_const_lv12_FF7));
        y_3_2_cast_cast_fu_782_p1 <= std_logic_vector(resize(signed(y_3_2_fu_776_p2),13));

    y_3_2_fu_776_p2 <= std_logic_vector(unsigned(tmp_124_cast_fu_669_p1) + unsigned(ap_const_lv12_FF6));
        y_3_3_cast_cast_fu_792_p1 <= std_logic_vector(resize(signed(y_3_3_fu_786_p2),13));

    y_3_3_fu_786_p2 <= std_logic_vector(unsigned(tmp_124_cast_fu_669_p1) + unsigned(ap_const_lv12_FF5));
        y_3_cast_cast_fu_758_p1 <= std_logic_vector(resize(signed(y_3_fu_752_p2),13));

    y_3_fu_752_p2 <= std_logic_vector(unsigned(tmp_124_cast_fu_669_p1) + unsigned(ap_const_lv12_FF8));
end behav;
