//! ğŸ–¥ï¸ ä¸²å£æ§åˆ¶å°æ¨¡å—
//! 
//! æä¾›åŸºäº QEMU virt å¹³å°çš„ UART ä¸²å£è¾“å‡ºåŠŸèƒ½ï¼Œ
//! æ”¯æŒæ ¼å¼åŒ–æ‰“å°å’Œæ¢è¡Œè¾“å‡ºã€‚

use core::fmt::{self, Write};

/// QEMU virt UART åŸºåœ°å€
const UART_BASE: usize = 0x1000_0000;

/// ğŸ–¥ï¸ é€šç”¨å¼‚æ­¥æ”¶å‘å™¨ (UART)
pub struct Uart;

impl Uart {
    /// åˆ›å»ºæ–°çš„ UART å®ä¾‹
    pub const fn new() -> Self {
        Self
    }
    
    /// æ£€æŸ¥ UART æ˜¯å¦å¯å†™
    fn is_writable(&self) -> bool {
        // æ£€æŸ¥çŠ¶æ€å¯„å­˜å™¨ (LSR) çš„å‘é€å°±ç»ªä½
        unsafe { (core::ptr::read_volatile((UART_BASE + 0x5) as *const u8) & (1 << 5)) != 0 }
    }
    
    /// å†™å…¥å•ä¸ªå­—èŠ‚
    pub fn write_byte(&self, byte: u8) {
        // ç­‰å¾…å‘é€ç¼“å†²åŒºç©ºé—²
        while !self.is_writable() {}
        
        // å†™å…¥æ•°æ®å¯„å­˜å™¨
        unsafe {
            core::ptr::write_volatile(UART_BASE as *mut u8, byte);
        }
    }
    
    /// å†™å…¥å­—èŠ‚åºåˆ—
    pub fn write_bytes(&self, bytes: &[u8]) {
        for &byte in bytes {
            self.write_byte(byte);
        }
    }
}

/// å…¨å±€æ§åˆ¶å°å†™å…¥å™¨
pub struct ConsoleWriter;

impl Write for ConsoleWriter {
    fn write_str(&mut self, s: &str) -> fmt::Result {
        let uart = Uart::new();
        uart.write_bytes(s.as_bytes());
        Ok(())
    }
}

/// åˆå§‹åŒ–æ§åˆ¶å°
pub fn init() {
    // QEMU virt å¹³å° UART é»˜è®¤å·²åˆå§‹åŒ–
}

/// è¾“å‡ºæ ¼å¼åŒ–å†…å®¹
pub fn _print(args: fmt::Arguments) {
    let mut writer = ConsoleWriter;
    let _ = fmt::write(&mut writer, args);
}

/// è¾“å‡ºæ ¼å¼åŒ–å†…å®¹å¹¶æ¢è¡Œ
pub fn _println(args: fmt::Arguments) {
    _print(args);
    let uart = Uart::new();
    uart.write_byte(b'\n');
}

/// print! å®
#[macro_export]
macro_rules! print {
    ($($arg:tt)*) => {
        $crate::console::_print(format_args!($($arg)*))
    };
}

/// println! å®
#[macro_export]
macro_rules! println {
    () => {
        $crate::console::_println(format_args!(""))
    };
    ($($arg:tt)*) => {
        $crate::console::_println(format_args!($($arg)*))
    };
}