#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 14 13:05:25 2020
# Process ID: 5740
# Current directory: C:/Documenti/GitHub/project_reti_logiche/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5992 C:\Documenti\GitHub\project_reti_logiche\project\project.xpr
# Log file: C:/Documenti/GitHub/project_reti_logiche/project/vivado.log
# Journal file: C:/Documenti/GitHub/project_reti_logiche/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Documenti/GitHub/project_reti_logiche/project/project.xpr
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {false} -objects [get_filesets sim_1]
launch_simulation
source project_tb.tcl
step
close_sim
launch_simulation
source project_tb.tcl
run 50 us
set_property -name {xsim.simulate.runtime} -value {2000us} -objects [get_filesets sim_1]
restart
run all
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source project_tb.tcl
run 1 us
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run all
restart
run 1 us
run 1 us
step
step
step
restart
run 700 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 5}
add_wave {{/project_tb/UUT/ram}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
run 1800 ns
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 5}
add_wave {{/project_tb/UUT/offset}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
run 1800 ns
step
step
step
step
restart
run 1700 ns
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 1700 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 1700 ns
step
step
step
step
step
current_wave_config {Untitled 7}
add_wave {{/project_tb/UUT/offset}} 
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
restart
run 1700 ns
restart
run 1400 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
launch_simulation
source project_tb.tcl
run 750 ns
step
step
close_sim
launch_simulation
source project_tb.tcl
run 750 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
set_property is_enabled false [get_files  {{C:/Users/Alex/OneDrive - Politecnico di Milano/Università/PoliDesk/Progetto Reti Logiche/tb_pfrl_2020_no_wz.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Alex/OneDrive - Politecnico di Milano/Università/PoliDesk/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd}}]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source project_tb.tcl
run 750 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
current_wave_config {Untitled 11}
add_wave {{/project_tb/UUT/i}} 
current_wave_config {Untitled 11}
add_wave {{/project_tb/UUT/offset}} 
step
step
step
step
step
restart
run 1950 ns
step
step
step
step
step
current_wave_config {Untitled 11}
add_wave {{/project_tb/RAM[8]}} 
current_wave_config {Untitled 11}
add_wave {{/project_tb/RAM[9]}} 
step
step
step
step
restart
run 1950 ns
restart
run 1950 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
restart
run 2500 ns
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
close_sim
