// Seed: 1783690210
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_7;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  always id_7 <= #id_6 id_5;
  assign id_4[1] = id_2 & id_6;
  id_8(
      .id_0(id_1), .id_1(1), .id_2(1), .id_3(1), .id_4(1)
  );
endmodule
