\hypertarget{structRCC__RegDef__t}{}\doxysection{RCC\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\label{structRCC__RegDef__t}\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}}


RCC peripheral register definition structure.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a6a75e3ea79bc9abb0826b214d68f09ad}{CR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_aeac42fe139144a42801c62ec5fafc628}{PLLCFGR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a467f5957fcf53705cbda0d18d3bdcf26}{CFGR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_afa529ad58c82e4af3bbb1b6248e133bb}{CIR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a61efb4bcea47a79f3fcfb03895601f65}{AHB1\+RSTR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_ad0a24e981c7fd413f81bff135409af17}{AHB2\+RSTR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a5b9eef112fa15bea7c883832719094fc}{AHB3\+RSTR}}
\item 
\mbox{\Hypertarget{structRCC__RegDef__t_a5cb9df40c9038293e6671883afbd7d55}\label{structRCC__RegDef__t_a5cb9df40c9038293e6671883afbd7d55}} 
uint32\+\_\+t {\bfseries RESERVED0}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_adf1d72b0717ddd75a09e4671814f8df3}{APB1\+RSTR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_ad586ef674d34e4eb981678d2b0a00370}{APB2\+RSTR}}
\item 
\mbox{\Hypertarget{structRCC__RegDef__t_a1e21df50059163c030c050e3056766aa}\label{structRCC__RegDef__t_a1e21df50059163c030c050e3056766aa}} 
uint32\+\_\+t {\bfseries RESERVED1} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a26a19eb56da3e69130928ce82a577b93}{AHB1\+ENR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_afb9664064fb9aea01c3bb5d65e22a75f}{AHB2\+ENR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a8e9f12db7fadb3c95b32d725a882bda3}{AHB3\+ENR}}
\item 
\mbox{\Hypertarget{structRCC__RegDef__t_acda7a4efb0216bfd658db17a3d8d6307}\label{structRCC__RegDef__t_acda7a4efb0216bfd658db17a3d8d6307}} 
uint32\+\_\+t {\bfseries RESERVED2}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a4765f14c70d18d4b71cffdbecc1bbb1a}{APB1\+ENR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a768b90cef659aa5ac07728d290bbc4b9}{APB2\+ENR}}
\item 
\mbox{\Hypertarget{structRCC__RegDef__t_a037f54894d631b0aedab5011f04ac210}\label{structRCC__RegDef__t_a037f54894d631b0aedab5011f04ac210}} 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_ab1e11e0c60ee9a9079672b3728f684a0}{AHB1\+LPENR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a2f505c057f370f0c0c3625e91ec0e72f}{AHB2\+LPENR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a95c7d824d0a04df5be41763862a42ff1}{AHB3\+LPENR}}
\item 
\mbox{\Hypertarget{structRCC__RegDef__t_a87490962e9f1f2d25ae3932b188bdf06}\label{structRCC__RegDef__t_a87490962e9f1f2d25ae3932b188bdf06}} 
uint32\+\_\+t {\bfseries RESERVED4}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_ab256effc0595fc4cf1aa978f43aaa7bf}{APB1\+LPENR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a35568cd2f0fec284e65e984bc6c051f6}{APB2\+LPENR}}
\item 
\mbox{\Hypertarget{structRCC__RegDef__t_a90dc126c387ee4bc2d6a96d50e52ab91}\label{structRCC__RegDef__t_a90dc126c387ee4bc2d6a96d50e52ab91}} 
uint32\+\_\+t {\bfseries RESERVED5} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a788e1358c472335820afb54300365212}{BDCR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a53d81128390ec9eabefbbce977927ccd}{CSR}}
\item 
\mbox{\Hypertarget{structRCC__RegDef__t_a6c669c82ec9cc68f5e49951d6a632cb8}\label{structRCC__RegDef__t_a6c669c82ec9cc68f5e49951d6a632cb8}} 
uint32\+\_\+t {\bfseries RESERVED6} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a33e6a70b1a085ab88975a76642e5dd56}{SSCGR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_ad1aa4b2574efc7c9e5d35467d29d82b4}{PLLI2\+SCFGR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_aa7667b4bcc1b5737a89926f9d4637f2a}{PLLSAICFGR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a67f55d894a3c6713ee409eb14ea2f6d1}{DCKCFGR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_aa87878ae985251d87b66c7b71640b3fc}{CKGATENR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structRCC__RegDef__t_a1c1af2c36778deba3c2ddc022a724961}{DCKCFGR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC peripheral register definition structure. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structRCC__RegDef__t_a26a19eb56da3e69130928ce82a577b93}\label{structRCC__RegDef__t_a26a19eb56da3e69130928ce82a577b93}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AHB1ENR}{AHB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+AHB1\+ENR}

RCC AHB1 peripheral clock enable register \mbox{\Hypertarget{structRCC__RegDef__t_ab1e11e0c60ee9a9079672b3728f684a0}\label{structRCC__RegDef__t_ab1e11e0c60ee9a9079672b3728f684a0}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!AHB1LPENR@{AHB1LPENR}}
\index{AHB1LPENR@{AHB1LPENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AHB1LPENR}{AHB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+AHB1\+LPENR}

RCC AHB1 peripheral clock enable in low power mode register \mbox{\Hypertarget{structRCC__RegDef__t_a61efb4bcea47a79f3fcfb03895601f65}\label{structRCC__RegDef__t_a61efb4bcea47a79f3fcfb03895601f65}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AHB1RSTR}{AHB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+AHB1\+RSTR}

RCC AHB1 peripheral reset register \mbox{\Hypertarget{structRCC__RegDef__t_afb9664064fb9aea01c3bb5d65e22a75f}\label{structRCC__RegDef__t_afb9664064fb9aea01c3bb5d65e22a75f}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!AHB2ENR@{AHB2ENR}}
\index{AHB2ENR@{AHB2ENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AHB2ENR}{AHB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+AHB2\+ENR}

RCC AHB2 peripheral clock enable register \mbox{\Hypertarget{structRCC__RegDef__t_a2f505c057f370f0c0c3625e91ec0e72f}\label{structRCC__RegDef__t_a2f505c057f370f0c0c3625e91ec0e72f}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!AHB2LPENR@{AHB2LPENR}}
\index{AHB2LPENR@{AHB2LPENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AHB2LPENR}{AHB2LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+AHB2\+LPENR}

RCC AHB2 peripheral clock enable in low power mode register \mbox{\Hypertarget{structRCC__RegDef__t_ad0a24e981c7fd413f81bff135409af17}\label{structRCC__RegDef__t_ad0a24e981c7fd413f81bff135409af17}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!AHB2RSTR@{AHB2RSTR}}
\index{AHB2RSTR@{AHB2RSTR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AHB2RSTR}{AHB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+AHB2\+RSTR}

RCC AHB2 peripheral reset register \mbox{\Hypertarget{structRCC__RegDef__t_a8e9f12db7fadb3c95b32d725a882bda3}\label{structRCC__RegDef__t_a8e9f12db7fadb3c95b32d725a882bda3}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!AHB3ENR@{AHB3ENR}}
\index{AHB3ENR@{AHB3ENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AHB3ENR}{AHB3ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+AHB3\+ENR}

RCC AHB3 peripheral clock enable register \mbox{\Hypertarget{structRCC__RegDef__t_a95c7d824d0a04df5be41763862a42ff1}\label{structRCC__RegDef__t_a95c7d824d0a04df5be41763862a42ff1}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!AHB3LPENR@{AHB3LPENR}}
\index{AHB3LPENR@{AHB3LPENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AHB3LPENR}{AHB3LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+AHB3\+LPENR}

RCC AHB3 peripheral clock enable in low power mode register \mbox{\Hypertarget{structRCC__RegDef__t_a5b9eef112fa15bea7c883832719094fc}\label{structRCC__RegDef__t_a5b9eef112fa15bea7c883832719094fc}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!AHB3RSTR@{AHB3RSTR}}
\index{AHB3RSTR@{AHB3RSTR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{AHB3RSTR}{AHB3RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+AHB3\+RSTR}

RCC AHB3 peripheral reset register \mbox{\Hypertarget{structRCC__RegDef__t_a4765f14c70d18d4b71cffdbecc1bbb1a}\label{structRCC__RegDef__t_a4765f14c70d18d4b71cffdbecc1bbb1a}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{APB1ENR}{APB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+APB1\+ENR}

RCC APB1 peripheral clock enable register \mbox{\Hypertarget{structRCC__RegDef__t_ab256effc0595fc4cf1aa978f43aaa7bf}\label{structRCC__RegDef__t_ab256effc0595fc4cf1aa978f43aaa7bf}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!APB1LPENR@{APB1LPENR}}
\index{APB1LPENR@{APB1LPENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{APB1LPENR}{APB1LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+APB1\+LPENR}

RCC APB1 peripheral clock enable in low power mode register \mbox{\Hypertarget{structRCC__RegDef__t_adf1d72b0717ddd75a09e4671814f8df3}\label{structRCC__RegDef__t_adf1d72b0717ddd75a09e4671814f8df3}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{APB1RSTR}{APB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+APB1\+RSTR}

RCC APB1 peripheral reset register \mbox{\Hypertarget{structRCC__RegDef__t_a768b90cef659aa5ac07728d290bbc4b9}\label{structRCC__RegDef__t_a768b90cef659aa5ac07728d290bbc4b9}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+APB2\+ENR}

RCC APB2 peripheral clock enable register \mbox{\Hypertarget{structRCC__RegDef__t_a35568cd2f0fec284e65e984bc6c051f6}\label{structRCC__RegDef__t_a35568cd2f0fec284e65e984bc6c051f6}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!APB2LPENR@{APB2LPENR}}
\index{APB2LPENR@{APB2LPENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{APB2LPENR}{APB2LPENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+APB2\+LPENR}

RCC APB2 peripheral clock enable in low power mode register \mbox{\Hypertarget{structRCC__RegDef__t_ad586ef674d34e4eb981678d2b0a00370}\label{structRCC__RegDef__t_ad586ef674d34e4eb981678d2b0a00370}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+APB2\+RSTR}

RCC APB2 peripheral reset register \mbox{\Hypertarget{structRCC__RegDef__t_a788e1358c472335820afb54300365212}\label{structRCC__RegDef__t_a788e1358c472335820afb54300365212}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+BDCR}

RCC backup domain control register \mbox{\Hypertarget{structRCC__RegDef__t_a467f5957fcf53705cbda0d18d3bdcf26}\label{structRCC__RegDef__t_a467f5957fcf53705cbda0d18d3bdcf26}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+CFGR}

RCC configuration register \mbox{\Hypertarget{structRCC__RegDef__t_afa529ad58c82e4af3bbb1b6248e133bb}\label{structRCC__RegDef__t_afa529ad58c82e4af3bbb1b6248e133bb}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!CIR@{CIR}}
\index{CIR@{CIR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CIR}{CIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+CIR}

RCC clock configuration register \mbox{\Hypertarget{structRCC__RegDef__t_aa87878ae985251d87b66c7b71640b3fc}\label{structRCC__RegDef__t_aa87878ae985251d87b66c7b71640b3fc}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!CKGATENR@{CKGATENR}}
\index{CKGATENR@{CKGATENR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CKGATENR}{CKGATENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+CKGATENR}

RCC clocks gated enable register \mbox{\Hypertarget{structRCC__RegDef__t_a6a75e3ea79bc9abb0826b214d68f09ad}\label{structRCC__RegDef__t_a6a75e3ea79bc9abb0826b214d68f09ad}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!CR@{CR}}
\index{CR@{CR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+CR}

RCC control register \mbox{\Hypertarget{structRCC__RegDef__t_a53d81128390ec9eabefbbce977927ccd}\label{structRCC__RegDef__t_a53d81128390ec9eabefbbce977927ccd}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+CSR}

RCC control/status register \mbox{\Hypertarget{structRCC__RegDef__t_a67f55d894a3c6713ee409eb14ea2f6d1}\label{structRCC__RegDef__t_a67f55d894a3c6713ee409eb14ea2f6d1}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!DCKCFGR@{DCKCFGR}}
\index{DCKCFGR@{DCKCFGR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{DCKCFGR}{DCKCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+DCKCFGR}

RCC dedicated clock configuration register \mbox{\Hypertarget{structRCC__RegDef__t_a1c1af2c36778deba3c2ddc022a724961}\label{structRCC__RegDef__t_a1c1af2c36778deba3c2ddc022a724961}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!DCKCFGR2@{DCKCFGR2}}
\index{DCKCFGR2@{DCKCFGR2}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{DCKCFGR2}{DCKCFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+DCKCFGR2}

RCC dedicated clocks configuration register 2 \mbox{\Hypertarget{structRCC__RegDef__t_aeac42fe139144a42801c62ec5fafc628}\label{structRCC__RegDef__t_aeac42fe139144a42801c62ec5fafc628}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+PLLCFGR}

RCC PLL configuration register \mbox{\Hypertarget{structRCC__RegDef__t_ad1aa4b2574efc7c9e5d35467d29d82b4}\label{structRCC__RegDef__t_ad1aa4b2574efc7c9e5d35467d29d82b4}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!PLLI2SCFGR@{PLLI2SCFGR}}
\index{PLLI2SCFGR@{PLLI2SCFGR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{PLLI2SCFGR}{PLLI2SCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+PLLI2\+SCFGR}

RCC PLLI2S configuration register \mbox{\Hypertarget{structRCC__RegDef__t_aa7667b4bcc1b5737a89926f9d4637f2a}\label{structRCC__RegDef__t_aa7667b4bcc1b5737a89926f9d4637f2a}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!PLLSAICFGR@{PLLSAICFGR}}
\index{PLLSAICFGR@{PLLSAICFGR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{PLLSAICFGR}{PLLSAICFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+PLLSAICFGR}

RCC PLLSAI configuration register \mbox{\Hypertarget{structRCC__RegDef__t_a33e6a70b1a085ab88975a76642e5dd56}\label{structRCC__RegDef__t_a33e6a70b1a085ab88975a76642e5dd56}} 
\index{RCC\_RegDef\_t@{RCC\_RegDef\_t}!SSCGR@{SSCGR}}
\index{SSCGR@{SSCGR}!RCC\_RegDef\_t@{RCC\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{SSCGR}{SSCGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t RCC\+\_\+\+Reg\+Def\+\_\+t\+::\+SSCGR}

RCC spread spectrum clock generation register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
