# do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:22:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:22:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:22:23 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:22:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:22:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:23 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:22:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:23 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:22:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:23 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# 
# Top level modules:
# 	pipelined_cpu
# End time: 22:22:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:23 on Nov 28,2021
# vlog -reportprogress 300 ./register_v.sv 
# -- Compiling module register_v
# -- Compiling module register_v_testbench
# 
# Top level modules:
# 	register_v_testbench
# End time: 22:22:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:22:23 on Nov 28,2021
# vlog -reportprogress 300 ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:22:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tb 
# Start time: 22:22:23 on Nov 28,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.pipelined_cpu
# Loading work.add
# Loading work.mux2
# Loading work.instructmem
# Loading work.register_v
# Loading work.idecode
# Loading work.control
# Loading work.mux2_a
# Loading work.regfile
# Loading work.forwarding
# Loading work.mux4
# Loading work.accelerated_branch
# Loading work.se
# Loading work.LS_2
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.datamem
# Loading work.fa
# Loading work.ha
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mux4_1
# Loading work.mux5_1
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/inst_IF_reg File: ./pipelined_cpu.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'inst'. The port definition is at: ./aux/idecode.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/id File: ./pipelined_cpu.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux2.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rn_sel File: ./pipelined_cpu.sv Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData1'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData2'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'WriteData'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'ReadRegister2'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'forward_a'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'forward_b'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'dest_ex'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'dest_mem'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'pc_br'. The port definition is at: ./accelerated_branch.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb File: ./pipelined_cpu.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'pc_out'. The port definition is at: ./accelerated_branch.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb File: ./pipelined_cpu.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/se.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/se1 File: ./accelerated_branch.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/se.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/se2 File: ./accelerated_branch.sv Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/m_pc File: ./accelerated_branch.sv Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/m_pc File: ./accelerated_branch.sv Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 's'. The port definition is at: ./aux/add.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/a_br File: ./accelerated_branch.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'a'. The port definition is at: ./aux/add.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/a_br File: ./accelerated_branch.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_RF_reg File: ./pipelined_cpu.sv Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_RF_reg File: ./pipelined_cpu.sv Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUOp_RF_reg File: ./pipelined_cpu.sv Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUOp_RF_reg File: ./pipelined_cpu.sv Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUSrc_RF_reg File: ./pipelined_cpu.sv Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUSrc_RF_reg File: ./pipelined_cpu.sv Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_RF_reg File: ./pipelined_cpu.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rn_RF_reg File: ./pipelined_cpu.sv Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rm_RF_reg File: ./pipelined_cpu.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'mult_low'. The port definition is at: ./aux/math.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul File: ./pipelined_cpu.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'mult_high'. The port definition is at: ./aux/math.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul File: ./pipelined_cpu.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'result'. The port definition is at: ./aux/math.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/s File: ./pipelined_cpu.sv Line: 132
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'B'. The port definition is at: ./aux/alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/xu File: ./pipelined_cpu.sv Line: 133
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'result'. The port definition is at: ./aux/alu.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/xu File: ./pipelined_cpu.sv Line: 133
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_EX_reg File: ./pipelined_cpu.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_EX_reg File: ./pipelined_cpu.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_EX_reg File: ./pipelined_cpu.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_EX_reg File: ./pipelined_cpu.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_out_EX_reg File: ./pipelined_cpu.sv Line: 149
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_out_EX_reg File: ./pipelined_cpu.sv Line: 149
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul_out_EX_reg File: ./pipelined_cpu.sv Line: 150
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul_out_EX_reg File: ./pipelined_cpu.sv Line: 150
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/shift_out_EX_reg File: ./pipelined_cpu.sv Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/shift_out_EX_reg File: ./pipelined_cpu.sv Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/db_EX_reg File: ./pipelined_cpu.sv Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'address'. The port definition is at: ./aux/datamem.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 166
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'write_data'. The port definition is at: ./aux/datamem.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 166
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./aux/datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 166
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_MEM_reg File: ./pipelined_cpu.sv Line: 174
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_MEM_reg File: ./pipelined_cpu.sv Line: 174
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting at the pipeline!!!
# Running benchmark: ../benchmarks/test01_AddiB.arm
# 
# Commit: 0000000000000000
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zX | xcpt 0
#  
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# 
# Commit: 00000000000186a0
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zZ | xcpt 0
#  
# Commit: 0000000000018768
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd 0 @zZ | xcpt 0
#  
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000004
# 
# 
# Commit: 00000000000aae60
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd 0 @zZ | xcpt 0
#  
# Commit: 00000000000aaf28
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zZ | xcpt 0
#  
# Fetch
# PC 000000000000000X
# 
# 
# Commit: 00000000000dbba0
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zX | xcpt 0
#  
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# ** Note: $stop    : ./tb.sv(17)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
add wave -position insertpoint  \
sim:/tb/dut/BrTaken \
sim:/tb/dut/BrTaken_RF
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/inst_IF_reg File: ./pipelined_cpu.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'inst'. The port definition is at: ./aux/idecode.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/id File: ./pipelined_cpu.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux2.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rn_sel File: ./pipelined_cpu.sv Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData1'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData2'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'WriteData'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'ReadRegister2'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'forward_a'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'forward_b'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'dest_ex'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'dest_mem'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'pc_br'. The port definition is at: ./accelerated_branch.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb File: ./pipelined_cpu.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'pc_out'. The port definition is at: ./accelerated_branch.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb File: ./pipelined_cpu.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/se.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/se1 File: ./accelerated_branch.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/se.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/se2 File: ./accelerated_branch.sv Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/m_pc File: ./accelerated_branch.sv Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/m_pc File: ./accelerated_branch.sv Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 's'. The port definition is at: ./aux/add.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/a_br File: ./accelerated_branch.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'a'. The port definition is at: ./aux/add.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/a_br File: ./accelerated_branch.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_RF_reg File: ./pipelined_cpu.sv Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_RF_reg File: ./pipelined_cpu.sv Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUOp_RF_reg File: ./pipelined_cpu.sv Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUOp_RF_reg File: ./pipelined_cpu.sv Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUSrc_RF_reg File: ./pipelined_cpu.sv Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUSrc_RF_reg File: ./pipelined_cpu.sv Line: 108
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_RF_reg File: ./pipelined_cpu.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rn_RF_reg File: ./pipelined_cpu.sv Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rm_RF_reg File: ./pipelined_cpu.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 130
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'mult_low'. The port definition is at: ./aux/math.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul File: ./pipelined_cpu.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'mult_high'. The port definition is at: ./aux/math.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul File: ./pipelined_cpu.sv Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'result'. The port definition is at: ./aux/math.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/s File: ./pipelined_cpu.sv Line: 132
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'B'. The port definition is at: ./aux/alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/xu File: ./pipelined_cpu.sv Line: 133
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'result'. The port definition is at: ./aux/alu.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/xu File: ./pipelined_cpu.sv Line: 133
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_EX_reg File: ./pipelined_cpu.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_EX_reg File: ./pipelined_cpu.sv Line: 141
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_EX_reg File: ./pipelined_cpu.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_EX_reg File: ./pipelined_cpu.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_out_EX_reg File: ./pipelined_cpu.sv Line: 149
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_out_EX_reg File: ./pipelined_cpu.sv Line: 149
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul_out_EX_reg File: ./pipelined_cpu.sv Line: 150
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul_out_EX_reg File: ./pipelined_cpu.sv Line: 150
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/shift_out_EX_reg File: ./pipelined_cpu.sv Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/shift_out_EX_reg File: ./pipelined_cpu.sv Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/db_EX_reg File: ./pipelined_cpu.sv Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'address'. The port definition is at: ./aux/datamem.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 166
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'write_data'. The port definition is at: ./aux/datamem.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 166
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./aux/datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 166
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_MEM_reg File: ./pipelined_cpu.sv Line: 174
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_MEM_reg File: ./pipelined_cpu.sv Line: 174
run -all
# Starting at the pipeline!!!
# Running benchmark: ../benchmarks/test01_AddiB.arm
# 
# Commit: 0000000000000000
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zX | xcpt 0
#  
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# 
# Commit: 00000000000186a0
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zZ | xcpt 0
#  
# Commit: 0000000000018768
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd 0 @zZ | xcpt 0
#  
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000004
# 
# 
# Commit: 00000000000aae60
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd 0 @zZ | xcpt 0
#  
# Commit: 00000000000aaf28
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zZ | xcpt 0
#  
# Fetch
# PC 000000000000000X
# 
# 
# Commit: 00000000000dbba0
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zX | xcpt 0
#  
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# ** Note: $stop    : ./tb.sv(17)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:25:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:12 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:13 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:25:13 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:14 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:25:14 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:14 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:25:14 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:14 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# 
# Top level modules:
# 	pipelined_cpu
# End time: 22:25:14 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:14 on Nov 28,2021
# vlog -reportprogress 300 ./register_v.sv 
# -- Compiling module register_v
# -- Compiling module register_v_testbench
# 
# Top level modules:
# 	register_v_testbench
# End time: 22:25:14 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:25:14 on Nov 28,2021
# vlog -reportprogress 300 ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:25:14 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:25:17 on Nov 28,2021, Elapsed time: 0:02:54
# Errors: 0, Warnings: 68
# vsim -voptargs=""+acc"" -t 1ps -lib work tb 
# Start time: 22:25:17 on Nov 28,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.pipelined_cpu
# Loading work.add
# Loading work.mux2
# Loading work.instructmem
# Loading work.register_v
# Loading work.idecode
# Loading work.control
# Loading work.mux2_a
# Loading work.regfile
# Loading work.forwarding
# Loading work.mux4
# Loading work.accelerated_branch
# Loading work.se
# Loading work.LS_2
# Loading work.mult
# Loading work.shifter
# Loading work.alu
# Loading work.datamem
# Loading work.fa
# Loading work.ha
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mux4_1
# Loading work.mux5_1
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/inst_IF_reg File: ./pipelined_cpu.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'inst'. The port definition is at: ./aux/idecode.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/id File: ./pipelined_cpu.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux2.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rn_sel File: ./pipelined_cpu.sv Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData1'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData2'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'WriteData'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'ReadRegister2'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'forward_a'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'forward_b'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'dest_ex'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'dest_mem'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'pc_br'. The port definition is at: ./accelerated_branch.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb File: ./pipelined_cpu.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'pc_out'. The port definition is at: ./accelerated_branch.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb File: ./pipelined_cpu.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/se.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/se1 File: ./accelerated_branch.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/se.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/se2 File: ./accelerated_branch.sv Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/m_pc File: ./accelerated_branch.sv Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/m_pc File: ./accelerated_branch.sv Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 's'. The port definition is at: ./aux/add.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/a_br File: ./accelerated_branch.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'a'. The port definition is at: ./aux/add.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/a_br File: ./accelerated_branch.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_RF_reg File: ./pipelined_cpu.sv Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_RF_reg File: ./pipelined_cpu.sv Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUOp_RF_reg File: ./pipelined_cpu.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUOp_RF_reg File: ./pipelined_cpu.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUSrc_RF_reg File: ./pipelined_cpu.sv Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUSrc_RF_reg File: ./pipelined_cpu.sv Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_RF_reg File: ./pipelined_cpu.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rn_RF_reg File: ./pipelined_cpu.sv Line: 118
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rm_RF_reg File: ./pipelined_cpu.sv Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'mult_low'. The port definition is at: ./aux/math.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul File: ./pipelined_cpu.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'mult_high'. The port definition is at: ./aux/math.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul File: ./pipelined_cpu.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'result'. The port definition is at: ./aux/math.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/s File: ./pipelined_cpu.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'B'. The port definition is at: ./aux/alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/xu File: ./pipelined_cpu.sv Line: 138
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'result'. The port definition is at: ./aux/alu.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/xu File: ./pipelined_cpu.sv Line: 138
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_EX_reg File: ./pipelined_cpu.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_EX_reg File: ./pipelined_cpu.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_EX_reg File: ./pipelined_cpu.sv Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_EX_reg File: ./pipelined_cpu.sv Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_out_EX_reg File: ./pipelined_cpu.sv Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_out_EX_reg File: ./pipelined_cpu.sv Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul_out_EX_reg File: ./pipelined_cpu.sv Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul_out_EX_reg File: ./pipelined_cpu.sv Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/shift_out_EX_reg File: ./pipelined_cpu.sv Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/shift_out_EX_reg File: ./pipelined_cpu.sv Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/db_EX_reg File: ./pipelined_cpu.sv Line: 159
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'address'. The port definition is at: ./aux/datamem.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'write_data'. The port definition is at: ./aux/datamem.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./aux/datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_MEM_reg File: ./pipelined_cpu.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_MEM_reg File: ./pipelined_cpu.sv Line: 179
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting at the pipeline!!!
# Running benchmark: ../benchmarks/test01_AddiB.arm
# 
# Commit: 0000000000000000
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zX | xcpt 0
#  
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# 
# Commit: 00000000000186a0
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zZ | xcpt 0
#  
# Commit: 0000000000018768
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd 0 @zZ | xcpt 0
#  
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000004
# 
# 
# Commit: 00000000000aae60
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd 0 @zZ | xcpt 0
#  
# Commit: 00000000000aaf28
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zZ | xcpt 0
#  
# Fetch
# PC 000000000000000X
# 
# 
# Commit: 00000000000dbba0
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zX | xcpt 0
#  
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# ** Note: $stop    : ./tb.sv(17)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
add wave -position insertpoint  \
sim:/tb/dut/BrTaken \
sim:/tb/dut/BrTaken_RF
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/inst_IF_reg File: ./pipelined_cpu.sv Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'inst'. The port definition is at: ./aux/idecode.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/id File: ./pipelined_cpu.sv Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux2.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rn_sel File: ./pipelined_cpu.sv Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData1'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'ReadData2'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'WriteData'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'ReadRegister2'. The port definition is at: ./aux/regfile.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf File: ./pipelined_cpu.sv Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'forward_a'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'forward_b'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'dest_ex'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'dest_mem'. The port definition is at: ./forwarding.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd File: ./pipelined_cpu.sv Line: 86
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_a File: ./pipelined_cpu.sv Line: 89
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/fwd_b File: ./pipelined_cpu.sv Line: 90
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'pc_br'. The port definition is at: ./accelerated_branch.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb File: ./pipelined_cpu.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'pc_out'. The port definition is at: ./accelerated_branch.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb File: ./pipelined_cpu.sv Line: 95
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/se.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/se1 File: ./accelerated_branch.sv Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/se.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/se2 File: ./accelerated_branch.sv Line: 71
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/m_pc File: ./accelerated_branch.sv Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux2.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/m_pc File: ./accelerated_branch.sv Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 's'. The port definition is at: ./aux/add.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/a_br File: ./accelerated_branch.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'a'. The port definition is at: ./aux/add.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/accb/a_br File: ./accelerated_branch.sv Line: 75
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_RF_reg File: ./pipelined_cpu.sv Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_RF_reg File: ./pipelined_cpu.sv Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUOp_RF_reg File: ./pipelined_cpu.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUOp_RF_reg File: ./pipelined_cpu.sv Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUSrc_RF_reg File: ./pipelined_cpu.sv Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/ALUSrc_RF_reg File: ./pipelined_cpu.sv Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_RF_reg File: ./pipelined_cpu.sv Line: 117
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rn_RF_reg File: ./pipelined_cpu.sv Line: 118
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rm_RF_reg File: ./pipelined_cpu.sv Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_b File: ./pipelined_cpu.sv Line: 135
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'mult_low'. The port definition is at: ./aux/math.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul File: ./pipelined_cpu.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'mult_high'. The port definition is at: ./aux/math.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul File: ./pipelined_cpu.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'result'. The port definition is at: ./aux/math.sv(40).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/s File: ./pipelined_cpu.sv Line: 137
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'B'. The port definition is at: ./aux/alu.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/xu File: ./pipelined_cpu.sv Line: 138
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'result'. The port definition is at: ./aux/alu.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/xu File: ./pipelined_cpu.sv Line: 138
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_EX_reg File: ./pipelined_cpu.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/MemToReg_EX_reg File: ./pipelined_cpu.sv Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_EX_reg File: ./pipelined_cpu.sv Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_EX_reg File: ./pipelined_cpu.sv Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_out_EX_reg File: ./pipelined_cpu.sv Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/alu_out_EX_reg File: ./pipelined_cpu.sv Line: 154
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul_out_EX_reg File: ./pipelined_cpu.sv Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/mul_out_EX_reg File: ./pipelined_cpu.sv Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/shift_out_EX_reg File: ./pipelined_cpu.sv Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/shift_out_EX_reg File: ./pipelined_cpu.sv Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/db_EX_reg File: ./pipelined_cpu.sv Line: 159
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'address'. The port definition is at: ./aux/datamem.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'write_data'. The port definition is at: ./aux/datamem.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'read_data'. The port definition is at: ./aux/datamem.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/dm File: ./pipelined_cpu.sv Line: 171
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'out'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in0'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in1'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in2'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'in3'. The port definition is at: ./aux/mux4.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/rf_write File: ./pipelined_cpu.sv Line: 173
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_out'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_MEM_reg File: ./pipelined_cpu.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/Rd_MEM_reg File: ./pipelined_cpu.sv Line: 179
run -all
# Starting at the pipeline!!!
# Running benchmark: ../benchmarks/test01_AddiB.arm
# 
# Commit: 0000000000000000
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zX | xcpt 0
#  
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# 
# Commit: 00000000000186a0
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zZ | xcpt 0
#  
# Commit: 0000000000018768
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd 0 @zZ | xcpt 0
#  
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000004
# 
# 
# Commit: 00000000000aae60
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd 0 @zZ | xcpt 0
#  
# Commit: 00000000000aaf28
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zZ | xcpt 0
#  
# Fetch
# PC 000000000000000X
# 
# 
# Commit: 00000000000dbba0
# 	PC 0 | Insn 0
# 	rs1 0 @0 | rs2 0 @x
# 0	rd x @zX | xcpt 0
#  
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# ** Note: $stop    : ./tb.sv(17)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/anoop/uw/schwellenangst/4/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/anoop/uw/schwellenangst/4/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:05 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:27:05 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:05 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:27:05 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:05 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:27:05 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:05 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:27:05 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:05 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:27:06 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:06 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:07 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# ** Error: ./pipelined_cpu.sv(111): (vlog-2730) Undefined variable: 'BrTaken'.
# End time: 22:27:07 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/anoop/intelFPGA_pro/21.2/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runlab.do line 39
# /home/anoop/intelFPGA_pro/21.2/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog "./pipelined_cpu.sv""
# Break key hit
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:27:46 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:46 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:27:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:27:48 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:27:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:27:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:48 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:27:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:48 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:27:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:48 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# 
# Top level modules:
# 	pipelined_cpu
# End time: 22:27:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:48 on Nov 28,2021
# vlog -reportprogress 300 ./register_v.sv 
# -- Compiling module register_v
# -- Compiling module register_v_testbench
# 
# Top level modules:
# 	register_v_testbench
# End time: 22:27:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:27:48 on Nov 28,2021
# vlog -reportprogress 300 ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:27:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:27:51 on Nov 28,2021, Elapsed time: 0:02:34
# Errors: 1, Warnings: 68
# vsim -voptargs=""+acc"" -t 1ps -lib work tb 
# Start time: 22:27:51 on Nov 28,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.pipelined_cpu
# Loading work.add
# Loading work.mux2
# Loading work.instructmem
# Loading work.fa
# Loading work.ha
# Loading work.mux2_1
# ** Error: (vsim-3043) Unresolved reference to 'Dw'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: ./pipelined_cpu.sv Line: 194
# ** Error: (vsim-3043) Unresolved reference to 'Rd'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: ./pipelined_cpu.sv Line: 194
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 48
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:14 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:28:14 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:14 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:28:14 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:14 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:28:15 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:15 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# 
# Top level modules:
# 	pipelined_cpu
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./register_v.sv 
# -- Compiling module register_v
# -- Compiling module register_v_testbench
# 
# Top level modules:
# 	register_v_testbench
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:16 on Nov 28,2021
# vlog -reportprogress 300 ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:28:16 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tb 
# Start time: 22:27:51 on Nov 28,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.pipelined_cpu
# Loading work.add
# Loading work.mux2
# Loading work.instructmem
# Loading work.fa
# Loading work.ha
# Loading work.mux2_1
# ** Error: (vsim-3043) Unresolved reference to 'Dw'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: ./pipelined_cpu.sv Line: 194
# ** Error: (vsim-3043) Unresolved reference to 'Rd'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut File: ./pipelined_cpu.sv Line: 194
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 48
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:28:47 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:47 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:28:48 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:48 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:49 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:49 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:49 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:49 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:49 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:49 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:49 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# 
# Top level modules:
# 	pipelined_cpu
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:49 on Nov 28,2021
# vlog -reportprogress 300 ./register_v.sv 
# -- Compiling module register_v
# -- Compiling module register_v_testbench
# 
# Top level modules:
# 	register_v_testbench
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:28:49 on Nov 28,2021
# vlog -reportprogress 300 ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:28:49 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tb 
# Start time: 22:27:51 on Nov 28,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.pipelined_cpu
# Loading work.add
# Loading work.mux2
# Loading work.instructmem
# Loading work.fa
# Loading work.ha
# Loading work.mux2_1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/dut/BrTaken'.
# Executing ONERROR command at macro ./wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting at the pipeline!!!
# Running benchmark: ../benchmarks/test01_AddiB.arm
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000004
# 
# Fetch
# PC 0000000000000008
# 
# Fetch
# PC 000000000000000c
# 
# Fetch
# PC 0000000000000010
# 
# Fetch
# PC 0000000000000014
# 
# Fetch
# PC 0000000000000018
# 
# Fetch
# PC 000000000000001c
# 
# ** Note: $stop    : ./tb.sv(17)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:31:10 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:10 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:31:11 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:11 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:31:12 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:12 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:31:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:12 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:31:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:12 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# 
# Top level modules:
# 	pipelined_cpu
# End time: 22:31:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:12 on Nov 28,2021
# vlog -reportprogress 300 ./register_v.sv 
# -- Compiling module register_v
# -- Compiling module register_v_testbench
# 
# Top level modules:
# 	register_v_testbench
# End time: 22:31:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:31:12 on Nov 28,2021
# vlog -reportprogress 300 ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:31:12 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:31:19 on Nov 28,2021, Elapsed time: 0:03:28
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tb 
# Start time: 22:31:19 on Nov 28,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.pipelined_cpu
# Loading work.add
# Loading work.mux2
# Loading work.instructmem
# Loading work.fa
# Loading work.ha
# Loading work.mux2_1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/dut/BrTaken'.
# Executing ONERROR command at macro ./wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting at the pipeline!!!
# Running benchmark: ../benchmarks/test01_AddiB.arm
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000004
# 
# Fetch
# PC 0000000000000008
# 
# Fetch
# PC 000000000000000c
# 
# Fetch
# PC 0000000000000010
# 
# Fetch
# PC 0000000000000014
# 
# Fetch
# PC 0000000000000018
# 
# ** Note: $stop    : ./tb.sv(17)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:21 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:32:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:32:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:32:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:32:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:32:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# 
# Top level modules:
# 	pipelined_cpu
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./register_v.sv 
# -- Compiling module register_v
# -- Compiling module register_v_testbench
# 
# Top level modules:
# 	register_v_testbench
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:32:23 on Nov 28,2021
# vlog -reportprogress 300 ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:32:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:32:27 on Nov 28,2021, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tb 
# Start time: 22:32:27 on Nov 28,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.pipelined_cpu
# Loading work.add
# Loading work.mux2
# Loading work.instructmem
# Loading work.fa
# Loading work.ha
# Loading work.mux2_1
# ** UI-Msg: (vish-4014) No objects found matching '/tb/dut/BrTaken'.
# Executing ONERROR command at macro ./wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting at the pipeline!!!
# Running benchmark: ../benchmarks/test01_AddiB.arm
# Fetch
# PC xxxxxxxxxxxxxxxx
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000000
# 
# Fetch
# PC 0000000000000004
# 
# Fetch
# PC 0000000000000008
# 
# Fetch
# PC 000000000000000c
# 
# Fetch
# PC 0000000000000010
# 
# Fetch
# PC 0000000000000014
# 
# Fetch
# PC 0000000000000018
# 
# ** Note: $stop    : ./tb.sv(17)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:20 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:33:20 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:20 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:33:20 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:20 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:33:20 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:20 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:33:20 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:20 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:33:20 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:20 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:33:20 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:20 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:21 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:33:21 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# 
# Top level modules:
# 	pipelined_cpu
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./register_v.sv 
# -- Compiling module register_v
# -- Compiling module register_v_testbench
# 
# Top level modules:
# 	register_v_testbench
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:33:22 on Nov 28,2021
# vlog -reportprogress 300 ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:33:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:33:26 on Nov 28,2021, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tb 
# Start time: 22:33:26 on Nov 28,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.pipelined_cpu
# Loading work.register_v
# Loading work.add
# Loading work.mux2
# Loading work.instructmem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.fa
# Loading work.ha
# ** UI-Msg: (vish-4014) No objects found matching '/tb/dut/BrTaken'.
# Executing ONERROR command at macro ./wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting at the pipeline!!!
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./tb.sv(17)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:58 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:34:58 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:34:59 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:34:59 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:35:00 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:00 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:35:00 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:00 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:35:00 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:00 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:35:00 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:00 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:35:00 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:00 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# ** Error (suppressible): ./pipelined_cpu.sv(104): (vlog-2388) 'BrTaken_RF' already declared in this scope (pipelined_cpu) at ./pipelined_cpu.sv(38).
# End time: 22:35:00 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/anoop/intelFPGA_pro/21.2/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runlab.do line 39
# /home/anoop/intelFPGA_pro/21.2/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog "./pipelined_cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./accelerated_branch.sv 
# -- Compiling module accelerated_branch
# 
# Top level modules:
# 	accelerated_branch
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/D_FF_en.sv 
# -- Compiling module D_FF_en
# -- Compiling module D_FF_en_testbench
# 
# Top level modules:
# 	D_FF_en_testbench
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/LS_2.sv 
# -- Compiling module LS_2
# -- Compiling module LS_2_testbench
# 
# Top level modules:
# 	LS_2_testbench
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/add.sv 
# -- Compiling module add
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder1_2.sv 
# -- Compiling module decoder1_2
# -- Compiling module decoder1_2_testbench
# 
# Top level modules:
# 	decoder1_2_testbench
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:22 on Nov 28,2021
# vlog -reportprogress 300 ./aux/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 22:35:22 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2.sv 
# -- Compiling module mux2
# -- Compiling module mux2_a
# 
# Top level modules:
# 	mux2
# 	mux2_a
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux64.sv 
# -- Compiling module mux64
# -- Compiling module mux64_testbench
# 
# Top level modules:
# 	mux64_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/regfile.sv 
# -- Compiling module regfile
# -- Compiling module rf_tb
# 
# Top level modules:
# 	rf_tb
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register64.sv 
# -- Compiling module register64
# -- Compiling module register64_testbench
# 
# Top level modules:
# 	register64_testbench
# End time: 22:35:23 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:23 on Nov 28,2021
# vlog -reportprogress 300 ./aux/register_bank_32.sv 
# -- Compiling module register_bank_32
# -- Compiling module register_bank_32_testbench
# 
# Top level modules:
# 	register_bank_32_testbench
# End time: 22:35:24 on Nov 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:24 on Nov 28,2021
# vlog -reportprogress 300 ./aux/se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 22:35:24 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:24 on Nov 28,2021
# vlog -reportprogress 300 ./aux/ze.sv 
# -- Compiling module ze
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	ZE_9_testbench
# End time: 22:35:24 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:24 on Nov 28,2021
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:35:24 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:24 on Nov 28,2021
# vlog -reportprogress 300 ./forwarding.sv 
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# 
# Top level modules:
# 	forwarding_tb
# End time: 22:35:24 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:24 on Nov 28,2021
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# 
# Top level modules:
# 	pipelined_cpu
# End time: 22:35:24 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:24 on Nov 28,2021
# vlog -reportprogress 300 ./register_v.sv 
# -- Compiling module register_v
# -- Compiling module register_v_testbench
# 
# Top level modules:
# 	register_v_testbench
# End time: 22:35:24 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  2 2021
# Start time: 22:35:24 on Nov 28,2021
# vlog -reportprogress 300 ./tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 22:35:24 on Nov 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:35:27 on Nov 28,2021, Elapsed time: 0:02:01
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tb 
# Start time: 22:35:27 on Nov 28,2021
# Loading sv_std.std
# Loading work.tb
# Loading work.pipelined_cpu
# Loading work.register_v
# Loading work.add
# Loading work.mux2
# Loading work.instructmem
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.mux2_1
# Loading work.fa
# Loading work.ha
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'data_in'. The port definition is at: ./register_v.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/dut/BrTaken_RF_reg File: ./pipelined_cpu.sv Line: 104
# ** UI-Msg: (vish-4014) No objects found matching '/tb/dut/BrTaken'.
# Executing ONERROR command at macro ./wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Starting at the pipeline!!!
# Running benchmark: ../benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./tb.sv(17)
#    Time: 2 us  Iteration: 0  Instance: /tb
# Break in Module tb at ./tb.sv line 17
