{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "execution_count": 46,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "jCVy4csDEUIB",
        "outputId": "fe174eac-6aef-4419-d4fd-0b2797863a0d"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: openai in /usr/local/lib/python3.12/dist-packages (2.16.0)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.12/dist-packages (from openai) (4.12.1)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/local/lib/python3.12/dist-packages (from openai) (1.9.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.28.1)\n",
            "Requirement already satisfied: jiter<1,>=0.10.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.13.0)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in /usr/local/lib/python3.12/dist-packages (from openai) (2.12.3)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.12/dist-packages (from openai) (1.3.1)\n",
            "Requirement already satisfied: tqdm>4 in /usr/local/lib/python3.12/dist-packages (from openai) (4.67.2)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.11 in /usr/local/lib/python3.12/dist-packages (from openai) (4.15.0)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.12/dist-packages (from anyio<5,>=3.5.0->openai) (3.11)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (2026.1.4)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (1.0.9)\n",
            "Requirement already satisfied: h11>=0.16 in /usr/local/lib/python3.12/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->openai) (0.16.0)\n",
            "Requirement already satisfied: annotated-types>=0.6.0 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.41.4 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (2.41.4)\n",
            "Requirement already satisfied: typing-inspection>=0.4.2 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.4.2)\n",
            "Hit:1 https://cloud.r-project.org/bin/linux/ubuntu jammy-cran40/ InRelease\n",
            "Hit:2 https://cli.github.com/packages stable InRelease\n",
            "Hit:3 http://archive.ubuntu.com/ubuntu jammy InRelease\n",
            "Hit:4 https://r2u.stat.illinois.edu/ubuntu jammy InRelease\n",
            "Hit:5 http://security.ubuntu.com/ubuntu jammy-security InRelease\n",
            "Hit:6 http://archive.ubuntu.com/ubuntu jammy-updates InRelease\n",
            "Hit:7 http://archive.ubuntu.com/ubuntu jammy-backports InRelease\n",
            "Hit:8 https://ppa.launchpadcontent.net/deadsnakes/ppa/ubuntu jammy InRelease\n",
            "Hit:9 https://ppa.launchpadcontent.net/ubuntugis/ppa/ubuntu jammy InRelease\n",
            "Reading package lists... Done\n",
            "W: Skipping acquire of configured file 'main/source/Sources' as repository 'https://r2u.stat.illinois.edu/ubuntu jammy InRelease' does not seem to provide it (sources.list entry misspelt?)\n",
            "Reading package lists... Done\n",
            "Building dependency tree... Done\n",
            "Reading state information... Done\n",
            "iverilog is already the newest version (11.0-1.1).\n",
            "0 upgraded, 0 newly installed, 0 to remove and 53 not upgraded.\n"
          ]
        }
      ],
      "source": [
        "### Installing dependencies\n",
        "!pip install openai\n",
        "\n",
        "!apt-get update\n",
        "!apt-get install -y iverilog"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "! mkdir -p binary_to_bcd\n",
        "! cd binary_to_bcd && curl -O https://raw.githubusercontent.com/FCHXWH823/LLM4ChipDesign/fe806e8f8b7cb8442ce161f452d070cfcf953656/VerilogGenBenchmark/TestBench/binary_to_bcd_tb.v"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "NIgJV7nJEmrP",
        "outputId": "8acebd91-b345-41e2-bc1c-3a541eda05dd"
      },
      "execution_count": 47,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "\r  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0\r100  1078  100  1078    0     0   4789      0 --:--:-- --:--:-- --:--:--  4812\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_generation_prompt = '''\n",
        "\n",
        "I want to design verilog modle of a binary to bcd converter. Please show me the verilog code\n",
        "Input: Binary input\n",
        "Output：BCD code\n",
        "model name: binary_to_bcd_converter\n",
        "'''"
      ],
      "metadata": {
        "id": "BfNZRVtqEsGS"
      },
      "execution_count": 48,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"gpt-4o-mini\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt}],\n",
        "  max_tokens=1024, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "YbpnS0XkE_9X",
        "outputId": "f2c2277b-8ae5-4297-dd4f-8fda888049d4"
      },
      "execution_count": 49,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Sure! Below is a simple Verilog model for a binary toBCD converter. The model takes a binary number as input and outputs its equivalent BCD representation. This implementation uses a basic double-dabble algorithm.\n",
            "\n",
            "### Verilog Code\n",
            "\n",
            "```verilog\n",
            "module binary_to_bcd_converter (\n",
            "    input [7:0] binary_input, // 8-bit binary input\n",
            "    output reg [11:0] bcd_output // 12-bit BCD output (4 digits)\n",
            ");\n",
            "\n",
            "    reg [3:0] bcd [3:0]; // BCD digits (4 digits)\n",
            "    integer i;\n",
            "\n",
            "    always @(*) begin\n",
            "        // Initialize BCD output\n",
            "        bcd[0] = 4'b0000;\n",
            "        bcd[1] = 4'b0000;\n",
            "        bcd[2] = 4'b0000;\n",
            "        bcd[3] = 4'b0000;\n",
            "        \n",
            "        // Start the conversion process\n",
            "        for (i = 7; i >= 0; i = i - 1) begin\n",
            "            // Shift left\n",
            "            {bcd[3], bcd[2], bcd[1], bcd[0]} = {bcd[3], bcd[2], bcd[1], bcd[0]} << 1;\n",
            "            bcd[0][0] = binary_input[i]; // Insert the next binary bit\n",
            "            \n",
            "            // Add 3 to any BCD digit that is 5 or more\n",
            "            if (bcd[0] >= 5) bcd[0] = bcd[0] + 4'b0011;\n",
            "            if (bcd[1] >= 5) bcd[1] = bcd[1] + 4'b0011;\n",
            "            if (bcd[2] >= 5) bcd[2] = bcd[2] + 4'b0011;\n",
            "            if (bcd[3] >= 5) bcd[3] = bcd[3] + 4'b0011;\n",
            "        end\n",
            "        \n",
            "        // Assign BCD output\n",
            "        bcd_output = {bcd[3], bcd[2], bcd[1], bcd[0]};\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation\n",
            "\n",
            "1. **Inputs and Outputs:**\n",
            "   - The input is an 8-bit binary number (`binary_input`).\n",
            "   - The output is a 12-bit BCD representation (`bcd_output`). This allows for up to 4 decimal digits.\n",
            "\n",
            "2. **Internal Structure:**\n",
            "   - We use a 4-element array `bcd` of 4-bit registers to store the BCD digits.\n",
            "\n",
            "3. **Double-Dabble Algorithm:**\n",
            "   - The algorithm works by shifting the binary digits into the BCD representation while checking and correcting any BCD digits that exceed the valid BCD range (i.e., greater than or equal to 5).\n",
            "\n",
            "4. **For Loop:**\n",
            "   - The loop iterates through each bit of the binary input from MSB to LSB, shifting and updating the BCD digits accordingly.\n",
            "\n",
            "5. **BCD Correction:**\n",
            "   - After each bit shift, the algorithm checks if any of the BCD digits must be incremented by 3 to adjust from binary to BCD format.\n",
            "\n",
            "### Usage\n",
            "To use this BCD converter, instantiate `binary_to_bcd_converter` in your top-level Verilog module and connect the input and output appropriately. \n",
            "\n",
            "### Testing\n",
            "To test the converter, you may write a testbench that applies various binary inputs and checks the corresponding BCD outputs.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "output_verilog_code = '''\n",
        "\n",
        "module binary_to_bcd_converter (\n",
        "    input [7:0] binary_in,  // 8-bit binary input\n",
        "    output reg [11:0] bcd_out // 4 BCD digits (3 digits + 1 extra for the carry)\n",
        ");\n",
        "\n",
        "    integer i;\n",
        "\n",
        "    always @(*) begin\n",
        "        // Initialize BCD output to zero\n",
        "        bcd_out = 0;\n",
        "\n",
        "        // Shift through each bit of the binary input\n",
        "        for (i = 0; i < 8; i = i + 1) begin\n",
        "            // Shift left to make room for the next bit\n",
        "            bcd_out = {bcd_out[10:0], binary_in[7 - i]}; // Shift left and add new bit\n",
        "\n",
        "            // Check and adjust if any BCD digit is 5 or more\n",
        "            if (bcd_out[3:0] > 4'b0100) bcd_out[3:0] = bcd_out[3:0] + 3; // Adjust the first digit\n",
        "            if (bcd_out[7:4] > 4'b0100) bcd_out[7:4] = bcd_out[7:4] + 3; // Adjust the second digit\n",
        "            if (bcd_out[11:8] > 4'b0100) bcd_out[11:8] = bcd_out[11:8] + 3; // Adjust the third digit\n",
        "        end\n",
        "    end\n",
        "endmodule\n",
        "'''\n",
        "filename = \"binary_to_bcd/binary_to_bcd.v\"\n",
        "with open(filename, \"w\") as f:\n",
        "    f.write(output_verilog_code)\n",
        "\n"
      ],
      "metadata": {
        "id": "p1kYRJ8XFlgb"
      },
      "execution_count": 50,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!cd binary_to_bcd/ && iverilog -g2012 -o binary_to_bcd.vvp binary_to_bcd.v binary_to_bcd_tb.v && vvp binary_to_bcd.vvp"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "gs5DQmQsGJrO",
        "outputId": "4b88178f-6e15-4988-c06f-00d85760a8d9"
      },
      "execution_count": 51,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "binary_to_bcd_tb.v:8: error: port ``binary_input'' is not a port of uut.\n",
            "binary_to_bcd_tb.v:8: error: port ``bcd_output'' is not a port of uut.\n",
            "2 error(s) during elaboration.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# problems: ports are not defined\n",
        "# fix: adding port name in the prompt"
      ],
      "metadata": {
        "id": "PavrP0hgIsWC"
      },
      "execution_count": 52,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_generation_prompt_1 = '''\n",
        "\n",
        "I want to design verilog modle of a binary to bcd converter. Please show me the verilog code\n",
        "\n",
        "Model name: binary_to_bcd_converter\n",
        "\n",
        "Input: Binary input (port name: binary_input)\n",
        "\n",
        "Output：BCD code (port name: bcd_output)\n",
        "'''"
      ],
      "metadata": {
        "id": "M2Bjto8-I24H"
      },
      "execution_count": 53,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"gpt-4o-mini\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt_1}],\n",
        "  max_tokens=1024, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ZzSPJj3EJYuL",
        "outputId": "04459e7e-7753-4597-c505-1fcd3773e4d6"
      },
      "execution_count": 54,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Sure! Below is an example of a Verilog code for a binary to BCD (Binary-Coded Decimal) converter. This model is designed to convert a binary input into its BCD equivalent. The BCD output consists of four 1-bit outputs representing the tens and units digits.\n",
            "\n",
            "### Verilog Code for Binary to BCD Converter\n",
            "\n",
            "```verilog\n",
            "module binary_to_bcd_converter (\n",
            "    input [7:0] binary_input,   // 8-bit binary input\n",
            "    output reg [3:0] bcd_output_tens,  // BCD tens digit\n",
            "    output reg [3:0] bcd_output_units  // BCD units digit\n",
            ");\n",
            "    integer i;\n",
            "\n",
            "    always @ (binary_input) begin\n",
            "        // Initialize BCD outputs\n",
            "        bcd_output_tens = 4'b0000;\n",
            "        bcd_output_units = 4'b0000;\n",
            "\n",
            "        // Process binary input to generate BCD\n",
            "        for (i = 7; i >= 0; i = i - 1) begin\n",
            "            // Shift left the BCD outputs\n",
            "            if (bcd_output_units >= 4'd5) begin\n",
            "                bcd_output_units = bcd_output_units + 4'd3;\n",
            "            end\n",
            "            if (bcd_output_tens >= 4'd5) begin\n",
            "                bcd_output_tens = bcd_output_tens + 4'd3;\n",
            "            end\n",
            "            \n",
            "            bcd_output_units = {bcd_output_units[2:0], binary_input[i]};  // Shift left and add MSB\n",
            "            if (i == 0) begin\n",
            "                break;\n",
            "            end\n",
            "            bcd_output_tens = {bcd_output_tens[2:0], 1'b0};  // Shift left tens\n",
            "        end\n",
            "    end\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation:\n",
            "1. **Module Definition**: The module `binary_to_bcd_converter` accepts an 8-bit binary input (`binary_input`) and produces two 4-bit outputs: one for the tens digit (`bcd_output_tens`) and another for the units digit (`bcd_output_units`).\n",
            "\n",
            "2. **Initialization**: The BCD outputs are initialized to zero at the start of the processing.\n",
            "\n",
            "3. **Conversion Process**: The converter utilizes a double-dabble algorithm. For each bit in the binary input:\n",
            "   - The BCD digits are shifted left.\n",
            "   - If the BCD digits are greater than or equal to 5, they are adjusted by adding 3. This is necessary to ensure that the BCD representation remains valid.\n",
            "   - The current bit of the binary input is then added to the appropriate BCD output.\n",
            "\n",
            "4. **Shift Operation**: It goes through the binary input bits from MSB to LSB and performs the shifting and adjusting in sequences to produce the correct BCD representations.\n",
            "\n",
            "### Usage:\n",
            "You can instantiate this module in your testbench or main Verilog module to use the binary-to-BCD conversion functionality.\n",
            "\n",
            "### Note:\n",
            "Make sure to adapt this basic design to match your specific requirements (such as size of binary input, whether you want signed or unsigned numbers, etc.). The example assumes an 8-bit binary input which can range from 0 to 255.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "output_verilog_code_1 = '''\n",
        "\n",
        "module binary_to_bcd_converter (\n",
        "    input [7:0] binary_input, // 8-bit binary input\n",
        "    output reg [15:0] bcd_output // 4 BCD digits, each 4 bits\n",
        ");\n",
        "\n",
        "    integer i;\n",
        "\n",
        "    // Reset BCD output\n",
        "    always @(binary_input) begin\n",
        "        // Initialize BCD output to zero\n",
        "        bcd_output = 0;\n",
        "\n",
        "        // Binary to BCD conversion using shift-and-add method\n",
        "        for (i = 0; i < 8; i = i + 1) begin\n",
        "            // Shift left BCD output by 1 (to make room for the new bit)\n",
        "            bcd_output = {bcd_output[14:0], binary_input[7-i]};\n",
        "\n",
        "            // Adjust BCD digits if any of them is greater than 4\n",
        "            if (bcd_output[3:0] > 4)\n",
        "                bcd_output[3:0] = bcd_output[3:0] + 3;\n",
        "            if (bcd_output[7:4] > 4)\n",
        "                bcd_output[7:4] = bcd_output[7:4] + 3;\n",
        "            if (bcd_output[11:8] > 4)\n",
        "                bcd_output[11:8] = bcd_output[11:8] + 3;\n",
        "            if (bcd_output[15:12] > 4)\n",
        "                bcd_output[15:12] = bcd_output[15:12] + 3;\n",
        "        end\n",
        "    end\n",
        "\n",
        "endmodule\n",
        "'''\n",
        "filename = \"binary_to_bcd/binary_to_bcd.v\"\n",
        "with open(filename, \"w\") as f:\n",
        "    f.write(output_verilog_code_1)"
      ],
      "metadata": {
        "id": "gZF0LYQPJjn8"
      },
      "execution_count": 55,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!cd binary_to_bcd/ && iverilog -g2012 -o binary_to_bcd.vvp binary_to_bcd.v binary_to_bcd_tb.v && vvp binary_to_bcd.vvp"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ZcWbF7IJJxCo",
        "outputId": "5465a362-2bce-4bf9-aa0d-04171660f53b"
      },
      "execution_count": 56,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "binary_to_bcd_tb.v:8: warning: Port 1 (binary_input) of binary_to_bcd_converter expects 8 bits, got 5.\n",
            "binary_to_bcd_tb.v:8:        : Padding 3 high bits of the port.\n",
            "binary_to_bcd_tb.v:8: warning: Port 2 (bcd_output) of binary_to_bcd_converter expects 16 bits, got 8.\n",
            "binary_to_bcd_tb.v:8:        : Padding 8 high bits of the port.\n",
            "Testing Binary-to-BCD Converter...\n",
            "VCD info: dumpfile my_design.vcd opened for output.\n",
            "Error: Test case 5 failed. Expected BCD: 8'b101, Got: 8'b1000\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# Improvement: port matching\n",
        "# Problems: bits mismatching"
      ],
      "metadata": {
        "id": "lteJnsk2J3oK"
      },
      "execution_count": 57,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "verilog_generation_prompt_2 = '''\n",
        "\n",
        "I want to design a Verilog model of a binary to bcd converter.\n",
        "\n",
        "Model name: binary_to_bcd_converter\n",
        "\n",
        "Specifications:\n",
        "\n",
        "Input: binary_input, must be 5 bits wide.\n",
        "Output: bcd_output, must be 8 bits wide\n",
        "Logic: The module should convert the 5-bit binary value (0-31) into two separate BCD digits. For example, if the input is 5'b11010 (26), the output should be 8'b0010_0110 (2 and 6).\n",
        "\n",
        "'''"
      ],
      "metadata": {
        "id": "o76xWOvKKAQO"
      },
      "execution_count": 58,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "from openai import OpenAI\n",
        "import os\n",
        "client = OpenAI(\n",
        "    api_key = \"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\"\n",
        ")\n",
        "\n",
        "completion = client.chat.completions.create(\n",
        "  model = \"gpt-4o-mini\",\n",
        "  messages=[{\"role\":\"user\",\"content\":verilog_generation_prompt_2}],\n",
        "  max_tokens=1024, # limits the maximum number of tokens (words or pieces of words) that the model will generate in its response.\n",
        "  stream=False\n",
        ")\n",
        "\n",
        "print(completion.choices[0].message.content)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "11kiZptuKRak",
        "outputId": "57330546-baa5-47b3-9276-9e5fd6dba7a2"
      },
      "execution_count": 59,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "To create a Verilog model of a binary to BCD (Binary-Coded Decimal) converter, you can follow the specifications you've outlined. The core functionality of the module will involve converting a 5-bit binary input (which can represent values from 0 to 31) into BCD representation, which requires two BCD digits (0-9 for each digit).\n",
            "\n",
            "Here's an example implementation of a `binary_to_bcd_converter` module in Verilog:\n",
            "\n",
            "```verilog\n",
            "module binary_to_bcd_converter (\n",
            "    input [4:0] binary_input,  // 5-bit binary input\n",
            "    output reg [7:0] bcd_output // 8-bit BCD output\n",
            ");\n",
            "\n",
            "    always @(*) begin\n",
            "        // Initialize BCD output\n",
            "        bcd_output = 8'b00000000;\n",
            "\n",
            "        // Convert binary to BCD using double Dabble algorithm or similar\n",
            "        // We will extract the tens and units with 4 bits each\n",
            "\n",
            "        // Start with the binary value\n",
            "        reg [5:0] temp_binary;    // A 6-bit temporary register to store the binary input\n",
            "        temp_binary = {1'b0, binary_input}; // Extend to 6 bits for easier manipulation\n",
            "\n",
            "        // Shift through the process\n",
            "        for (integer i = 0; i < 5; i = i + 1) begin\n",
            "            // Shift left\n",
            "            {bcd_output[6:0], temp_binary[5]} = {bcd_output[7:1], temp_binary[4:0]};\n",
            "\n",
            "            // Adjust for BCD values greater than 9\n",
            "            if (bcd_output[3:0] > 4'b1001) begin\n",
            "                bcd_output[3:0] = bcd_output[3:0] + 4'b0011; // Add 3\n",
            "            end\n",
            "            if (bcd_output[7:4] > 4'b1001) begin\n",
            "                bcd_output[7:4] = bcd_output[7:4] + 4'b0011; // Add 3\n",
            "            end\n",
            "        end\n",
            "    end\n",
            "\n",
            "endmodule\n",
            "```\n",
            "\n",
            "### Explanation:\n",
            "\n",
            "- The module `binary_to_bcd_converter` accepts a 5-bit binary input and produces an 8-bit output in BCD format.\n",
            "- The process uses a simple algorithm to convert binary to BCD. It uses a temporary 6-bit register (`temp_binary`) to accommodate the initial binary input and allows for a shifting operation.\n",
            "- **Shifting Operation**: The binary number is shifted left while the BCD digits are shifted to accommodate the increasing BCD values.\n",
            "- **BCD Adjustment**: If any of the BCD digits exceeds 9, it adds 3 (the required correction) to ensure that the BCD format is maintained.\n",
            "- **Loop**: The loop runs 5 times (since we're working with a 5-bit binary input).\n",
            "\n",
            "### Usage:\n",
            "\n",
            "- You can instantiate this module as needed in your Verilog code, providing a 5-bit binary input and receiving the corresponding 8-bit BCD output. Adjust the test bench accordingly to verify correct functionality for all possible input values.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "output_verilog_code_2 = '''\n",
        "module binary_to_bcd_converter(\n",
        "    input [4:0] binary_input, // 5-bit binary input\n",
        "    output reg [7:0] bcd_output // 8-bit BCD output\n",
        ");\n",
        "\n",
        "// Internal variables\n",
        "reg [3:0] tens; // BCD digit for the tens place\n",
        "reg [3:0] units; // BCD digit for the units place\n",
        "\n",
        "always @(*) begin\n",
        "    // Initialize BCD digits to zero\n",
        "    tens = 4'b0000;\n",
        "    units = 4'b0000;\n",
        "\n",
        "    // Binary to BCD conversion using double-dabble algorithm\n",
        "    // The maximum value of the binary input is 31 (5 bits)\n",
        "\n",
        "    // Begin the conversion process\n",
        "    for (integer i = 4; i >= 0; i = i - 1) begin\n",
        "        // Shift left BCD digits\n",
        "        if (tens >= 5)\n",
        "            tens = tens + 3;\n",
        "        if (units >= 5)\n",
        "            units = units + 3;\n",
        "\n",
        "        // Shift left and insert next binary bit\n",
        "        tens = {tens[2:0], units[3]}; // Shift tens left and add units' MSB\n",
        "        units = {units[2:0], binary_input[i]}; // Shift units left and add next binary bit\n",
        "    end\n",
        "\n",
        "    // Combine tens and units into the output\n",
        "    bcd_output = {tens, units};\n",
        "end\n",
        "\n",
        "endmodule\n",
        "'''\n",
        "\n",
        "filename = \"binary_to_bcd/binary_to_bcd.v\"\n",
        "with open(filename, \"w\") as f:\n",
        "    f.write(output_verilog_code_2)"
      ],
      "metadata": {
        "id": "lfOG9UmcKadz"
      },
      "execution_count": 60,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "!cd binary_to_bcd/ && iverilog -g2012 -o binary_to_bcd.vvp binary_to_bcd.v binary_to_bcd_tb.v && vvp binary_to_bcd.vvp"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "Y4ZF9eVdKk8e",
        "outputId": "2646e8ee-1198-4d28-eb5f-f6bd1dab4bee"
      },
      "execution_count": 61,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Testing Binary-to-BCD Converter...\n",
            "VCD info: dumpfile my_design.vcd opened for output.\n",
            "All test cases passed!\n"
          ]
        }
      ]
    }
  ]
}