# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../schemas/inst_schema.json

$schema: "inst_schema.json#"
kind: instruction
name: ld
long_name: Load doubleword
description: |
  For RV64, load 64 bits of data into register `xd` from an
  address formed by adding `xs1` to a signed offset.

  <% if ext?(:Zilsd) %>
  For RV32, Loads a 64-bit value into registers xd and xd+1.
  The effective address is obtained by adding
  register xs1 to the sign-extended 12-bit offset.
  <% end %>

definedBy:
  extension:
    anyOf:
      - name: I
      - name: Zilsd
assembly: xd, imm(xs1)
encoding:
  RV32:
    match: -----------------011-----0000011
    variables:
      - name: imm
        location: 31-20
      - name: xs1
        location: 19-15
      - name: xd
        location: 11-7
        not: [1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31]
  RV64:
    match: -----------------011-----0000011
    variables:
      - name: imm
        location: 31-20
      - name: xs1
        location: 19-15
      - name: xd
        location: 11-7
access:
  s: always
  u: always
  vs: always
  vu: always
operation(): |
  XReg virtual_address = X[xs1] + $signed(imm);

  if (xlen() == 32) {
    if (implemented?(ExtensionName::Zilsd)) {
      Bits<64> data = read_memory<64>(virtual_address, $encoding);

      X[xd] = data[31:0];
      X[xd+1] = data[63:32];
    } else {
      raise(ExceptionCode::IllegalInstruction, mode(), $encoding);
    }
  } else {
    X[xd] = read_memory<64>(virtual_address, $encoding);
  }

# SPDX-SnippetBegin
# SPDX-FileCopyrightText: 2017-2025 Contributors to the RISCV Sail Model <https://github.com/riscv/sail-riscv/blob/master/LICENCE>
# SPDX-License-Identifier: BSD-2-Clause
sail(): |
  {
    let offset : xlenbits = sign_extend(imm);
    /* Get the address, X(xs1) + offset.
       Some extensions perform additional checks on address validity. */
    match ext_data_get_addr(xs1, offset, Read(Data), width) {
      Ext_DataAddr_Error(e)  => { ext_handle_data_check_error(e); RETIRE_FAIL },
      Ext_DataAddr_OK(vaddr) =>
        if   check_misaligned(vaddr, width)
        then { handle_mem_exception(vaddr, E_Load_Addr_Align()); RETIRE_FAIL }
        else match translateAddr(vaddr, Read(Data)) {
          TR_Failure(e, _) => { handle_mem_exception(vaddr, e); RETIRE_FAIL },
          TR_Address(paddr, _) =>
            match (width) {
              BYTE =>
                process_load(xd, vaddr, mem_read(Read(Data), paddr, 1, aq, rl, false), is_unsigned),
              HALF =>
                process_load(xd, vaddr, mem_read(Read(Data), paddr, 2, aq, rl, false), is_unsigned),
              WORD =>
                process_load(xd, vaddr, mem_read(Read(Data), paddr, 4, aq, rl, false), is_unsigned),
              DOUBLE if sizeof(xlen) >= 64 =>
                process_load(xd, vaddr, mem_read(Read(Data), paddr, 8, aq, rl, false), is_unsigned),
              _ => report_invalid_width(__FILE__, __LINE__, width, "load")
            }
        }
    }
  }

# SPDX-SnippetEnd
