/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [16:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [13:0] celloutsig_0_94z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(_00_ | _01_);
  assign celloutsig_0_11z = ~(celloutsig_0_6z | celloutsig_0_9z[6]);
  reg [3:0] _06_;
  always_ff @(posedge out_data[128], posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 4'h0;
    else _06_ <= in_data[48:45];
  assign { _02_[3:2], _01_, _00_ } = _06_;
  always_ff @(negedge out_data[128], posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 17'h00000;
    else _03_ <= { in_data[37:32], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, _02_[3:2], _01_, _00_, celloutsig_0_0z };
  reg [6:0] _08_;
  always_ff @(posedge out_data[128], negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 7'h00;
    else _08_ <= celloutsig_0_94z[12:6];
  assign out_data[6:0] = _08_;
  assign celloutsig_0_4z = { in_data[41:38], celloutsig_0_0z, celloutsig_0_1z } === in_data[10:2];
  assign celloutsig_1_3z = { celloutsig_1_1z[3], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } === in_data[110:105];
  assign celloutsig_1_4z = { celloutsig_1_1z[1:0], celloutsig_1_3z } === in_data[119:117];
  assign celloutsig_1_0z = in_data[167:161] >= in_data[111:105];
  assign celloutsig_1_6z = { in_data[138:132], celloutsig_1_0z } >= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z[3], celloutsig_0_7z[3], celloutsig_0_7z[1:0] } >= { in_data[27:19], _02_[3:2], _01_, _00_ };
  assign celloutsig_0_23z = { celloutsig_0_1z[2:0], celloutsig_0_12z } >= { _02_[3:2], _01_, _00_ };
  assign celloutsig_0_2z = { in_data[83:70], celloutsig_0_0z } >= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z > in_data[189:184];
  assign celloutsig_1_7z = { in_data[169:158], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z } > { in_data[142:131], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[77:61] && in_data[76:60];
  assign celloutsig_0_6z = { _02_[3:2], celloutsig_0_0z, celloutsig_0_4z } && { in_data[88:86], celloutsig_0_5z };
  assign celloutsig_1_5z = { in_data[173:156], celloutsig_1_3z, celloutsig_1_0z } && { in_data[120:104], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_10z[3:1], celloutsig_1_0z } && { in_data[188:186], celloutsig_1_7z };
  assign celloutsig_1_8z[2:1] = celloutsig_1_5z ? { celloutsig_1_7z, celloutsig_1_2z } : in_data[190:189];
  assign celloutsig_1_10z = celloutsig_1_8z[2] ? { in_data[103:102], 1'h1, celloutsig_1_8z[1], celloutsig_1_0z } : { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_1z = celloutsig_0_0z ? { in_data[34:33], 2'h3 } : in_data[78:75];
  assign celloutsig_0_94z = ~ { in_data[92:80], celloutsig_0_23z };
  assign celloutsig_1_1z = ~ in_data[191:186];
  assign celloutsig_1_11z = ~ celloutsig_1_9z[9:0];
  assign celloutsig_1_19z = ~ { in_data[141:138], celloutsig_1_3z };
  assign celloutsig_1_15z = | { celloutsig_1_8z[2:1], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[126:120], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z } >> { in_data[162:155], celloutsig_1_8z[2:1], celloutsig_1_0z };
  assign celloutsig_0_9z = { _03_[12:3], celloutsig_0_1z } >> { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z, _02_[3:2], _01_, _00_, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  assign { celloutsig_0_7z[3], celloutsig_0_7z[0], celloutsig_0_7z[1] } = ~ { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign { out_data[140], out_data[142], out_data[149:147], out_data[138:128], out_data[141], out_data[143], out_data[146], out_data[144], out_data[139] } = ~ { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_11z[7:5], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign _02_[1:0] = { _01_, _00_ };
  assign celloutsig_0_7z[2] = celloutsig_0_7z[3];
  assign celloutsig_1_8z[0] = celloutsig_1_0z;
  assign { out_data[145], out_data[100:96], out_data[45:32] } = { out_data[146], celloutsig_1_19z, celloutsig_0_94z };
endmodule
