{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699372745084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699372745085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 10:59:04 2023 " "Processing started: Tue Nov  7 10:59:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699372745085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372745085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372745085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699372745294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699372745295 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"driver\";  expecting \";\" vga_output.vhd(38) " "VHDL syntax error at vga_output.vhd(38) near text \"driver\";  expecting \";\"" {  } { { "vga_output.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_output.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vga_output.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_out-gen " "Found design unit 1: rgb_out-gen" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752955 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_out " "Found entity 1: rgb_out" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed " "Found design unit 1: ads_fixed" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752957 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed-body " "Found design unit 2: ads_fixed-body" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_complex.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_complex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_complex " "Found design unit 1: ads_complex" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752958 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_complex-body " "Found design unit 2: ads_complex-body" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data " "Found design unit 1: vga_data" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752959 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752959 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_test-test_fixture " "Found design unit 1: vga_test-test_fixture" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752960 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_ads.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project2_ads.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_ads-top_arch " "Found design unit 1: project2_ads-top_arch" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752962 ""} { "Info" "ISGN_ENTITY_NAME" "1 project2_ads " "Found entity 1: project2_ads" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project2_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_pkg " "Found design unit 1: project2_pkg" {  } { { "project2_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandelbrot_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot_stage-behavior " "Found design unit 1: mandelbrot_stage-behavior" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752963 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot_stage " "Found entity 1: mandelbrot_stage" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_25-SYN " "Found design unit 1: clock_25-SYN" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752964 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_25 " "Found entity 1: clock_25" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_rgb_out-gen " "Found design unit 1: pipeline_rgb_out-gen" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752964 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_rgb_out " "Found entity 1: pipeline_rgb_out" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pkg " "Found design unit 1: vga_pkg" {  } { { "vga_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752966 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_pkg-body " "Found design unit 2: vga_pkg-body" {  } { { "vga_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_pkg.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372752966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372752966 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699372753067 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  7 10:59:13 2023 " "Processing ended: Tue Nov  7 10:59:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699372753067 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699372753067 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699372753067 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372753067 ""}
