

================================================================
== Vivado HLS Report for 'output_result_6'
================================================================
* Date:           Sun Apr 28 16:04:47 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+------+----------+-----------+-----------+--------+----------+
        |                     |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1             |    ?|     ?|         ?|          -|          -|       ?|    no    |
        | + Loop 1.1          |    ?|     ?|         1|          -|          -|       ?|    no    |
        | + Loop 1.2          |   28|  6720| 14 ~ 210 |          -|          -| 2 ~ 32 |    no    |
        |  ++ Loop 1.2.1      |   12|   208|  12 ~ 26 |          -|          -|  1 ~ 8 |    no    |
        |   +++ Loop 1.2.1.1  |    4|    18|         2|          1|          1| 4 ~ 18 |    yes   |
        +---------------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     625|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     285|    -|
|Register         |        -|      -|     447|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     447|     910|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |base_addr_d1_4_fu_605_p2         |     +    |      0|  0|  39|          32|           9|
    |base_addr_d2_4_fu_690_p2         |     +    |      0|  0|  39|          32|           5|
    |base_addr_fu_533_p2              |     +    |      0|  0|  32|          32|          32|
    |i_fu_620_p2                      |     +    |      0|  0|  38|          31|           1|
    |sum_i_i_fu_590_p2                |     +    |      0|  0|  41|          34|          34|
    |tm_fu_548_p2                     |     +    |      0|  0|  15|           5|           1|
    |tmp1_i_i_fu_527_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_6_i_i_fu_581_p2              |     +    |      0|  0|  40|          33|          33|
    |tr_divS_fu_571_p2                |     +    |      0|  0|  38|          31|           1|
    |tmp_227_i_i_i_fu_461_p2          |     -    |      0|  0|  39|           5|          32|
    |tmp_233_i_i_i_fu_483_p2          |     -    |      0|  0|  39|           5|          32|
    |tmp_234_i_i_i_fu_497_p2          |     -    |      0|  0|  39|          10|          32|
    |ap_block_pp0_stage0_11001        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_319                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_837                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state5  |    and   |      0|  0|   2|           1|           1|
    |tmp_235_i_i_i_fu_502_p2          |   icmp   |      0|  0|  20|          32|           5|
    |tmp_239_i_i_i_fu_543_p2          |   icmp   |      0|  0|  20|          32|          32|
    |tmp_242_i_i_i_fu_566_p2          |   icmp   |      0|  0|  20|          32|          32|
    |tmp_246_i_i_i_fu_615_p2          |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |cLoops_fu_467_p3                 |  select  |      0|  0|  32|           1|           5|
    |mLoops_fu_508_p3                 |  select  |      0|  0|  32|           1|           5|
    |rLoops_fu_489_p3                 |  select  |      0|  0|  32|           1|           5|
    |ap_enable_pp0                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 625|         423|         370|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  59|         14|    1|         14|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_51_load_i_i_reg_395  |  85|         17|   16|        272|
    |ap_sig_ioackin_m_axi_outputs_AWREADY          |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_outputs_WREADY           |   9|          2|    1|          2|
    |base_addr_d2_0_i_i_i_reg_362                  |   9|          2|   32|         64|
    |base_addr_d2_reg_341                          |   9|          2|   32|         64|
    |cntl_V_blk_n                                  |   9|          2|    1|          2|
    |i_0_i_i_i_i_reg_384                           |   9|          2|   31|         62|
    |outputs_blk_n_AW                              |   9|          2|    1|          2|
    |outputs_blk_n_B                               |   9|          2|    1|          2|
    |outputs_blk_n_W                               |   9|          2|    1|          2|
    |outputs_offset_blk_n                          |   9|          2|    1|          2|
    |outputs_offset_c_blk_n                        |   9|          2|    1|          2|
    |tm_0_i_i_i_i_reg_351                          |   9|          2|    5|         10|
    |tr_divS_0_i_i_i_i_reg_373                     |   9|          2|   31|         62|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 285|         62|  158|        569|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  13|   0|   13|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_51_load_i_i_reg_395  |  16|   0|   16|          0|
    |ap_reg_ioackin_m_axi_outputs_AWREADY          |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_outputs_WREADY           |   1|   0|    1|          0|
    |base_addr_d2_0_i_i_i_reg_362                  |  32|   0|   32|          0|
    |base_addr_d2_4_reg_859                        |  32|   0|   32|          0|
    |base_addr_d2_reg_341                          |  32|   0|   32|          0|
    |cLoops_reg_715                                |  32|   0|   32|          0|
    |i_0_i_i_i_i_reg_384                           |  31|   0|   31|          0|
    |mLoops_reg_726                                |  32|   0|   32|          0|
    |outputs_addr_reg_759                          |  32|   0|   32|          0|
    |outputs_offset_cast_s_reg_696                 |  18|   0|   33|         15|
    |rLoops_reg_721                                |  32|   0|   32|          0|
    |sext_cast_i_i_reg_701                         |  31|   0|   34|          3|
    |tm_0_i_i_i_i_reg_351                          |   5|   0|    5|          0|
    |tm_reg_739                                    |   5|   0|    5|          0|
    |tmp_246_i_i_i_reg_770                         |   1|   0|    1|          0|
    |tmp_71_reg_744                                |   4|   0|    4|          0|
    |tmp_91_reg_709                                |  32|   0|   32|          0|
    |tr_divS_0_i_i_i_i_reg_373                     |  31|   0|   31|          0|
    |tr_divS_reg_754                               |  31|   0|   31|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 447|   0|  465|         18|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  output_result.6 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  output_result.6 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  output_result.6 | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  output_result.6 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |  output_result.6 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  output_result.6 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  output_result.6 | return value |
|m_axi_outputs_AWVALID     | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWREADY     |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWADDR      | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWID        | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWLEN       | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWSIZE      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWBURST     | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWLOCK      | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWCACHE     | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWPROT      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWQOS       | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWREGION    | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_AWUSER      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WVALID      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WREADY      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WDATA       | out |   16|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WSTRB       | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WLAST       | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WID         | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_WUSER       | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARVALID     | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARREADY     |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARADDR      | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARID        | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARLEN       | out |   32|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARSIZE      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARBURST     | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARLOCK      | out |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARCACHE     | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARPROT      | out |    3|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARQOS       | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARREGION    | out |    4|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_ARUSER      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RVALID      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RREADY      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RDATA       |  in |   16|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RLAST       |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RID         |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RUSER       |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_RRESP       |  in |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BVALID      |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BREADY      | out |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BRESP       |  in |    2|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BID         |  in |    1|    m_axi   |      outputs     |    pointer   |
|m_axi_outputs_BUSER       |  in |    1|    m_axi   |      outputs     |    pointer   |
|outputs_offset_dout       |  in |   31|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_empty_n    |  in |    1|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_read       | out |    1|   ap_fifo  |  outputs_offset  |    pointer   |
|outputs_offset_c_dout     |  in |   18|   ap_fifo  | outputs_offset_c |    pointer   |
|outputs_offset_c_empty_n  |  in |    1|   ap_fifo  | outputs_offset_c |    pointer   |
|outputs_offset_c_read     | out |    1|   ap_fifo  | outputs_offset_c |    pointer   |
|output_buffer_0_dout      |  in |   16|   ap_fifo  |  output_buffer_0 |    pointer   |
|output_buffer_0_empty_n   |  in |    1|   ap_fifo  |  output_buffer_0 |    pointer   |
|output_buffer_0_read      | out |    1|   ap_fifo  |  output_buffer_0 |    pointer   |
|output_buffer_1_dout      |  in |   16|   ap_fifo  |  output_buffer_1 |    pointer   |
|output_buffer_1_empty_n   |  in |    1|   ap_fifo  |  output_buffer_1 |    pointer   |
|output_buffer_1_read      | out |    1|   ap_fifo  |  output_buffer_1 |    pointer   |
|output_buffer_2_dout      |  in |   16|   ap_fifo  |  output_buffer_2 |    pointer   |
|output_buffer_2_empty_n   |  in |    1|   ap_fifo  |  output_buffer_2 |    pointer   |
|output_buffer_2_read      | out |    1|   ap_fifo  |  output_buffer_2 |    pointer   |
|output_buffer_3_dout      |  in |   16|   ap_fifo  |  output_buffer_3 |    pointer   |
|output_buffer_3_empty_n   |  in |    1|   ap_fifo  |  output_buffer_3 |    pointer   |
|output_buffer_3_read      | out |    1|   ap_fifo  |  output_buffer_3 |    pointer   |
|output_buffer_4_dout      |  in |   16|   ap_fifo  |  output_buffer_4 |    pointer   |
|output_buffer_4_empty_n   |  in |    1|   ap_fifo  |  output_buffer_4 |    pointer   |
|output_buffer_4_read      | out |    1|   ap_fifo  |  output_buffer_4 |    pointer   |
|output_buffer_5_dout      |  in |   16|   ap_fifo  |  output_buffer_5 |    pointer   |
|output_buffer_5_empty_n   |  in |    1|   ap_fifo  |  output_buffer_5 |    pointer   |
|output_buffer_5_read      | out |    1|   ap_fifo  |  output_buffer_5 |    pointer   |
|output_buffer_6_dout      |  in |   16|   ap_fifo  |  output_buffer_6 |    pointer   |
|output_buffer_6_empty_n   |  in |    1|   ap_fifo  |  output_buffer_6 |    pointer   |
|output_buffer_6_read      | out |    1|   ap_fifo  |  output_buffer_6 |    pointer   |
|output_buffer_7_dout      |  in |   16|   ap_fifo  |  output_buffer_7 |    pointer   |
|output_buffer_7_empty_n   |  in |    1|   ap_fifo  |  output_buffer_7 |    pointer   |
|output_buffer_7_read      | out |    1|   ap_fifo  |  output_buffer_7 |    pointer   |
|output_buffer_8_dout      |  in |   16|   ap_fifo  |  output_buffer_8 |    pointer   |
|output_buffer_8_empty_n   |  in |    1|   ap_fifo  |  output_buffer_8 |    pointer   |
|output_buffer_8_read      | out |    1|   ap_fifo  |  output_buffer_8 |    pointer   |
|output_buffer_9_dout      |  in |   16|   ap_fifo  |  output_buffer_9 |    pointer   |
|output_buffer_9_empty_n   |  in |    1|   ap_fifo  |  output_buffer_9 |    pointer   |
|output_buffer_9_read      | out |    1|   ap_fifo  |  output_buffer_9 |    pointer   |
|output_buffer_10_dout     |  in |   16|   ap_fifo  | output_buffer_10 |    pointer   |
|output_buffer_10_empty_n  |  in |    1|   ap_fifo  | output_buffer_10 |    pointer   |
|output_buffer_10_read     | out |    1|   ap_fifo  | output_buffer_10 |    pointer   |
|output_buffer_11_dout     |  in |   16|   ap_fifo  | output_buffer_11 |    pointer   |
|output_buffer_11_empty_n  |  in |    1|   ap_fifo  | output_buffer_11 |    pointer   |
|output_buffer_11_read     | out |    1|   ap_fifo  | output_buffer_11 |    pointer   |
|output_buffer_12_dout     |  in |   16|   ap_fifo  | output_buffer_12 |    pointer   |
|output_buffer_12_empty_n  |  in |    1|   ap_fifo  | output_buffer_12 |    pointer   |
|output_buffer_12_read     | out |    1|   ap_fifo  | output_buffer_12 |    pointer   |
|output_buffer_13_dout     |  in |   16|   ap_fifo  | output_buffer_13 |    pointer   |
|output_buffer_13_empty_n  |  in |    1|   ap_fifo  | output_buffer_13 |    pointer   |
|output_buffer_13_read     | out |    1|   ap_fifo  | output_buffer_13 |    pointer   |
|output_buffer_14_dout     |  in |   16|   ap_fifo  | output_buffer_14 |    pointer   |
|output_buffer_14_empty_n  |  in |    1|   ap_fifo  | output_buffer_14 |    pointer   |
|output_buffer_14_read     | out |    1|   ap_fifo  | output_buffer_14 |    pointer   |
|output_buffer_15_dout     |  in |   16|   ap_fifo  | output_buffer_15 |    pointer   |
|output_buffer_15_empty_n  |  in |    1|   ap_fifo  | output_buffer_15 |    pointer   |
|output_buffer_15_read     | out |    1|   ap_fifo  | output_buffer_15 |    pointer   |
|result_buffer_V_dout      |  in |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_buffer_V_empty_n   |  in |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_buffer_V_read      | out |    1|   ap_fifo  |  result_buffer_V |    pointer   |
|result_c_V_dout           |  in |   32|   ap_fifo  |    result_c_V    |    pointer   |
|result_c_V_empty_n        |  in |    1|   ap_fifo  |    result_c_V    |    pointer   |
|result_c_V_read           | out |    1|   ap_fifo  |    result_c_V    |    pointer   |
|result_r_V_dout           |  in |   32|   ap_fifo  |    result_r_V    |    pointer   |
|result_r_V_empty_n        |  in |    1|   ap_fifo  |    result_r_V    |    pointer   |
|result_r_V_read           | out |    1|   ap_fifo  |    result_r_V    |    pointer   |
|result_m_V_dout           |  in |   32|   ap_fifo  |    result_m_V    |    pointer   |
|result_m_V_empty_n        |  in |    1|   ap_fifo  |    result_m_V    |    pointer   |
|result_m_V_read           | out |    1|   ap_fifo  |    result_m_V    |    pointer   |
|result_n_V_dout           |  in |   32|   ap_fifo  |    result_n_V    |    pointer   |
|result_n_V_empty_n        |  in |    1|   ap_fifo  |    result_n_V    |    pointer   |
|result_n_V_read           | out |    1|   ap_fifo  |    result_n_V    |    pointer   |
|cntl_V_din                | out |    1|   ap_fifo  |      cntl_V      |    pointer   |
|cntl_V_full_n             |  in |    1|   ap_fifo  |      cntl_V      |    pointer   |
|cntl_V_write              | out |    1|   ap_fifo  |      cntl_V      |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp)
	4  / (tmp)
4 --> 
	5  / true
5 --> 
	6  / (tmp_239_i_i_i)
	2  / (!tmp_239_i_i_i & tmp_92)
6 --> 
	7  / (tmp_242_i_i_i)
	5  / (!tmp_242_i_i_i)
7 --> 
	8  / true
8 --> 
	10  / (!tmp_246_i_i_i)
	9  / (tmp_246_i_i_i)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str26, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str26, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.83ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_fifo.i31P(i31* %outputs_offset)"   --->   Operation 41 'read' 'outputs_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str26, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.83ns)   --->   "%outputs_offset_c_rea = call i18 @_ssdm_op_Read.ap_fifo.i18P(i18* %outputs_offset_c)"   --->   Operation 66 'read' 'outputs_offset_c_rea' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0, half* %output_buffer_1, half* %output_buffer_2, half* %output_buffer_3, half* %output_buffer_4, half* %output_buffer_5, half* %output_buffer_6, half* %output_buffer_7, half* %output_buffer_8, half* %output_buffer_9, half* %output_buffer_10, half* %output_buffer_11, half* %output_buffer_12, half* %output_buffer_13, half* %output_buffer_14, half* %output_buffer_15, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str26, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%outputs_offset_cast_s = zext i18 %outputs_offset_c_rea to i33" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 69 'zext' 'outputs_offset_cast_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_cast_i_i = zext i31 %outputs_offset_read to i34" [mobile_net_hls_v1/conv.hpp:375->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 70 'zext' 'sext_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i.i" [mobile_net_hls_v1/conv.hpp:375->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:377->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)" [mobile_net_hls_v1/conv.hpp:378->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 73 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %._crit_edge.i.i.i" [mobile_net_hls_v1/conv.hpp:378->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.83ns)   --->   "%result_m_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_m_V)" [mobile_net_hls_v1/conv.hpp:383->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 75 'nbread' 'result_m_V_read' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_91 = extractvalue { i1, i32 } %result_m_V_read, 1" [mobile_net_hls_v1/conv.hpp:383->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 76 'extractvalue' 'tmp_91' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 77 [1/1] (1.83ns)   --->   "%result_c_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_c_V)" [mobile_net_hls_v1/conv.hpp:381->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 77 'nbread' 'result_c_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_89 = extractvalue { i1, i32 } %result_c_V_read, 1" [mobile_net_hls_v1/conv.hpp:381->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 78 'extractvalue' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.83ns)   --->   "%result_r_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_r_V)" [mobile_net_hls_v1/conv.hpp:382->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 79 'nbread' 'result_r_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_90 = extractvalue { i1, i32 } %result_r_V_read, 1" [mobile_net_hls_v1/conv.hpp:382->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 80 'extractvalue' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.83ns)   --->   "%empty_n_i7_0_i_i_i = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:384->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 81 'nbread' 'empty_n_i7_0_i_i_i' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_89, i32 31)" [mobile_net_hls_v1/conv.hpp:386->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 82 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.01ns)   --->   "%tmp_227_i_i_i = sub nsw i32 16, %tmp_89" [mobile_net_hls_v1/conv.hpp:386->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 83 'sub' 'tmp_227_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.44ns)   --->   "%cLoops = select i1 %tmp_67, i32 16, i32 %tmp_227_i_i_i" [mobile_net_hls_v1/conv.hpp:386->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 84 'select' 'cLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_90, i32 31)" [mobile_net_hls_v1/conv.hpp:387->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 85 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.01ns)   --->   "%tmp_233_i_i_i = sub nsw i32 16, %tmp_90" [mobile_net_hls_v1/conv.hpp:387->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 86 'sub' 'tmp_233_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.44ns)   --->   "%rLoops = select i1 %tmp_68, i32 16, i32 %tmp_233_i_i_i" [mobile_net_hls_v1/conv.hpp:387->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 87 'select' 'rLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.01ns)   --->   "%tmp_234_i_i_i = sub nsw i32 512, %tmp_91" [mobile_net_hls_v1/conv.hpp:388->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 88 'sub' 'tmp_234_i_i_i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.99ns)   --->   "%tmp_235_i_i_i = icmp sgt i32 %tmp_234_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:388->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 89 'icmp' 'tmp_235_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.44ns)   --->   "%mLoops = select i1 %tmp_235_i_i_i, i32 16, i32 %tmp_234_i_i_i" [mobile_net_hls_v1/conv.hpp:388->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 90 'select' 'mLoops' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_69 = shl i32 %tmp_91, 8" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 91 'shl' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_70 = shl i32 %tmp_90, 4" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 92 'shl' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1_i_i = add i32 %tmp_70, %tmp_69" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 93 'add' 'tmp1_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%base_addr = add i32 %tmp1_i_i, %tmp_89" [mobile_net_hls_v1/conv.hpp:339->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 94 'add' 'base_addr' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%base_addr_d2 = phi i32 [ %base_addr, %0 ], [ %base_addr_d1_4, %9 ]"   --->   Operation 96 'phi' 'base_addr_d2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tm_0_i_i_i_i = phi i5 [ 0, %0 ], [ %tm, %9 ]"   --->   Operation 97 'phi' 'tm_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tm_0_i_cast_i_i_i = zext i5 %tm_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 98 'zext' 'tm_0_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.99ns)   --->   "%tmp_239_i_i_i = icmp slt i32 %tm_0_i_cast_i_i_i, %mLoops" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 99 'icmp' 'tmp_239_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.78ns)   --->   "%tm = add i5 %tm_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 100 'add' 'tm' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_239_i_i_i, label %2, label %"copy_output_fbuffer2mem<16, 16, 16, 16, 256, 1>.exit.i.i.i"" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_240_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str120)" [mobile_net_hls_v1/conv.hpp:342->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 102 'specregionbegin' 'tmp_240_i_i_i' <Predicate = (tmp_239_i_i_i)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 32, i32 17, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:343->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 103 'speclooptripcount' <Predicate = (tmp_239_i_i_i)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i5 %tm_0_i_i_i_i to i4" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 104 'trunc' 'tmp_71' <Predicate = (tmp_239_i_i_i)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 105 'br' <Predicate = (tmp_239_i_i_i)> <Delay = 0.65>
ST_5 : Operation 106 [1/1] (1.83ns)   --->   "%result_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %result_buffer_V)" [mobile_net_hls_v1/conv.hpp:393->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 106 'nbread' 'result_buffer_V_read' <Predicate = (!tmp_239_i_i_i)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_92 = extractvalue { i1, i1 } %result_buffer_V_read, 1" [mobile_net_hls_v1/conv.hpp:393->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 107 'extractvalue' 'tmp_92' <Predicate = (!tmp_239_i_i_i)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_92, label %._crit_edge1.i.i.i, label %.exit" [mobile_net_hls_v1/conv.hpp:395->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 108 'br' <Predicate = (!tmp_239_i_i_i)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:397->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 109 'write' <Predicate = (!tmp_239_i_i_i & !tmp_92)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 110 'ret' <Predicate = (!tmp_239_i_i_i & !tmp_92)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%base_addr_d2_0_i_i_i = phi i32 [ %base_addr_d2, %2 ], [ %base_addr_d2_4, %8 ]"   --->   Operation 111 'phi' 'base_addr_d2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tr_divS_0_i_i_i_i = phi i31 [ 0, %2 ], [ %tr_divS, %8 ]"   --->   Operation 112 'phi' 'tr_divS_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tr_divS_0_i_cast_i_i = zext i31 %tr_divS_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 113 'zext' 'tr_divS_0_i_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.99ns)   --->   "%tmp_242_i_i_i = icmp slt i32 %tr_divS_0_i_cast_i_i, %rLoops" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 114 'icmp' 'tmp_242_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (1.00ns)   --->   "%tr_divS = add i31 %tr_divS_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 115 'add' 'tr_divS' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_242_i_i_i, label %4, label %9" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_cast_i_i = sext i32 %base_addr_d2_0_i_i_i to i33" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 117 'sext' 'tmp_cast_i_i' <Predicate = (tmp_242_i_i_i)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.01ns)   --->   "%tmp_6_i_i = add i33 %outputs_offset_cast_s, %tmp_cast_i_i" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 118 'add' 'tmp_6_i_i' <Predicate = (tmp_242_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_6_cast_i_i = sext i33 %tmp_6_i_i to i34" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 119 'sext' 'tmp_6_cast_i_i' <Predicate = (tmp_242_i_i_i)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.01ns)   --->   "%sum_i_i = add i34 %sext_cast_i_i, %tmp_6_cast_i_i" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 120 'add' 'sum_i_i' <Predicate = (tmp_242_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%sum_cast_i_i = sext i34 %sum_i_i to i64" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 121 'sext' 'sum_cast_i_i' <Predicate = (tmp_242_i_i_i)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%outputs_addr = getelementptr half* %outputs, i64 %sum_cast_i_i" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 122 'getelementptr' 'outputs_addr' <Predicate = (tmp_242_i_i_i)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.01ns)   --->   "%base_addr_d1_4 = add nsw i32 %base_addr_d2, 256" [mobile_net_hls_v1/conv.hpp:356->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 123 'add' 'base_addr_d1_4' <Predicate = (!tmp_242_i_i_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str120, i32 %tmp_240_i_i_i)" [mobile_net_hls_v1/conv.hpp:357->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 124 'specregionend' 'empty_30' <Predicate = (!tmp_242_i_i_i)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:341->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 125 'br' <Predicate = (!tmp_242_i_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_244_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str121)" [mobile_net_hls_v1/conv.hpp:346->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 126 'specregionbegin' 'tmp_244_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 8, i32 4, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:348->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 127 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (3.67ns)   --->   "%outputs_addr_i_i_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.halfP(half* %outputs_addr, i32 %cLoops)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 128 'writereq' 'outputs_addr_i_i_wr_s' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 129 [1/1] (0.65ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 7> <Delay = 1.63>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i31 [ 0, %4 ], [ %i, %7 ]"   --->   Operation 130 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%i_0_i_cast_i_i_i = zext i31 %i_0_i_i_i_i to i32" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 131 'zext' 'i_0_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.99ns)   --->   "%tmp_246_i_i_i = icmp slt i32 %i_0_i_cast_i_i_i, %cLoops" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 132 'icmp' 'tmp_246_i_i_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (1.00ns)   --->   "%i = add i31 %i_0_i_i_i_i, 1" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 133 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_246_i_i_i, label %6, label %8" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_247_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str122)" [mobile_net_hls_v1/conv.hpp:350->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 135 'specregionbegin' 'tmp_247_i_i_i' <Predicate = (tmp_246_i_i_i)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:351->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 136 'specpipeline' <Predicate = (tmp_246_i_i_i)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.78ns)   --->   "switch i4 %tmp_71, label %branch15.i.i.i [
    i4 0, label %branch0.i.i.i
    i4 1, label %branch1.i.i.i
    i4 2, label %branch2.i.i.i
    i4 3, label %branch3.i.i.i
    i4 4, label %branch4.i.i.i
    i4 5, label %branch5.i.i.i
    i4 6, label %branch6.i.i.i
    i4 7, label %branch7.i.i.i
    i4 -8, label %branch8.i.i.i
    i4 -7, label %branch9.i.i.i
    i4 -6, label %branch10.i.i.i
    i4 -5, label %branch11.i.i.i
    i4 -4, label %branch12.i.i.i
    i4 -3, label %branch13.i.i.i
    i4 -2, label %branch14.i.i.i
  ]" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 137 'switch' <Predicate = (tmp_246_i_i_i)> <Delay = 0.78>
ST_8 : Operation 138 [1/1] (1.63ns)   --->   "%output_buffer_14_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_14)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 138 'nbread' 'output_buffer_14_rea' <Predicate = (tmp_246_i_i_i & tmp_71 == 14)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_88 = extractvalue { i1, half } %output_buffer_14_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 139 'extractvalue' 'tmp_88' <Predicate = (tmp_246_i_i_i & tmp_71 == 14)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 140 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 14)> <Delay = 1.12>
ST_8 : Operation 141 [1/1] (1.63ns)   --->   "%output_buffer_13_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_13)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 141 'nbread' 'output_buffer_13_rea' <Predicate = (tmp_246_i_i_i & tmp_71 == 13)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_87 = extractvalue { i1, half } %output_buffer_13_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 142 'extractvalue' 'tmp_87' <Predicate = (tmp_246_i_i_i & tmp_71 == 13)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 143 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 13)> <Delay = 1.12>
ST_8 : Operation 144 [1/1] (1.63ns)   --->   "%output_buffer_12_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_12)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 144 'nbread' 'output_buffer_12_rea' <Predicate = (tmp_246_i_i_i & tmp_71 == 12)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_86 = extractvalue { i1, half } %output_buffer_12_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 145 'extractvalue' 'tmp_86' <Predicate = (tmp_246_i_i_i & tmp_71 == 12)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 146 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 12)> <Delay = 1.12>
ST_8 : Operation 147 [1/1] (1.63ns)   --->   "%output_buffer_11_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_11)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 147 'nbread' 'output_buffer_11_rea' <Predicate = (tmp_246_i_i_i & tmp_71 == 11)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_85 = extractvalue { i1, half } %output_buffer_11_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 148 'extractvalue' 'tmp_85' <Predicate = (tmp_246_i_i_i & tmp_71 == 11)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 149 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 11)> <Delay = 1.12>
ST_8 : Operation 150 [1/1] (1.63ns)   --->   "%output_buffer_10_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_10)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 150 'nbread' 'output_buffer_10_rea' <Predicate = (tmp_246_i_i_i & tmp_71 == 10)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_84 = extractvalue { i1, half } %output_buffer_10_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 151 'extractvalue' 'tmp_84' <Predicate = (tmp_246_i_i_i & tmp_71 == 10)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 152 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 10)> <Delay = 1.12>
ST_8 : Operation 153 [1/1] (1.63ns)   --->   "%output_buffer_9_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_9)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 153 'nbread' 'output_buffer_9_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 9)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_83 = extractvalue { i1, half } %output_buffer_9_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 154 'extractvalue' 'tmp_83' <Predicate = (tmp_246_i_i_i & tmp_71 == 9)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 155 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 9)> <Delay = 1.12>
ST_8 : Operation 156 [1/1] (1.63ns)   --->   "%output_buffer_8_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_8)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 156 'nbread' 'output_buffer_8_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 8)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_82 = extractvalue { i1, half } %output_buffer_8_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 157 'extractvalue' 'tmp_82' <Predicate = (tmp_246_i_i_i & tmp_71 == 8)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 158 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 8)> <Delay = 1.12>
ST_8 : Operation 159 [1/1] (1.63ns)   --->   "%output_buffer_7_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_7)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 159 'nbread' 'output_buffer_7_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 7)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_81 = extractvalue { i1, half } %output_buffer_7_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 160 'extractvalue' 'tmp_81' <Predicate = (tmp_246_i_i_i & tmp_71 == 7)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 161 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 7)> <Delay = 1.12>
ST_8 : Operation 162 [1/1] (1.63ns)   --->   "%output_buffer_6_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_6)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 162 'nbread' 'output_buffer_6_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 6)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_80 = extractvalue { i1, half } %output_buffer_6_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 163 'extractvalue' 'tmp_80' <Predicate = (tmp_246_i_i_i & tmp_71 == 6)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 164 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 6)> <Delay = 1.12>
ST_8 : Operation 165 [1/1] (1.63ns)   --->   "%output_buffer_5_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_5)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 165 'nbread' 'output_buffer_5_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 5)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_79 = extractvalue { i1, half } %output_buffer_5_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 166 'extractvalue' 'tmp_79' <Predicate = (tmp_246_i_i_i & tmp_71 == 5)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 167 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 5)> <Delay = 1.12>
ST_8 : Operation 168 [1/1] (1.63ns)   --->   "%output_buffer_4_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_4)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 168 'nbread' 'output_buffer_4_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 4)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_78 = extractvalue { i1, half } %output_buffer_4_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 169 'extractvalue' 'tmp_78' <Predicate = (tmp_246_i_i_i & tmp_71 == 4)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 170 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 4)> <Delay = 1.12>
ST_8 : Operation 171 [1/1] (1.63ns)   --->   "%output_buffer_3_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_3)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 171 'nbread' 'output_buffer_3_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 3)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_77 = extractvalue { i1, half } %output_buffer_3_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 172 'extractvalue' 'tmp_77' <Predicate = (tmp_246_i_i_i & tmp_71 == 3)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 173 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 3)> <Delay = 1.12>
ST_8 : Operation 174 [1/1] (1.63ns)   --->   "%output_buffer_2_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_2)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 174 'nbread' 'output_buffer_2_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 2)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_76 = extractvalue { i1, half } %output_buffer_2_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 175 'extractvalue' 'tmp_76' <Predicate = (tmp_246_i_i_i & tmp_71 == 2)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 176 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 2)> <Delay = 1.12>
ST_8 : Operation 177 [1/1] (1.63ns)   --->   "%output_buffer_1_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_1)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 177 'nbread' 'output_buffer_1_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_75 = extractvalue { i1, half } %output_buffer_1_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 178 'extractvalue' 'tmp_75' <Predicate = (tmp_246_i_i_i & tmp_71 == 1)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 179 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 1)> <Delay = 1.12>
ST_8 : Operation 180 [1/1] (1.63ns)   --->   "%output_buffer_0_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_0)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 180 'nbread' 'output_buffer_0_read' <Predicate = (tmp_246_i_i_i & tmp_71 == 0)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_74 = extractvalue { i1, half } %output_buffer_0_read, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 181 'extractvalue' 'tmp_74' <Predicate = (tmp_246_i_i_i & tmp_71 == 0)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 182 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 0)> <Delay = 1.12>
ST_8 : Operation 183 [1/1] (1.63ns)   --->   "%output_buffer_15_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %output_buffer_15)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 183 'nbread' 'output_buffer_15_rea' <Predicate = (tmp_246_i_i_i & tmp_71 == 15)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 512> <FIFO>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_73 = extractvalue { i1, half } %output_buffer_15_rea, 1" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 184 'extractvalue' 'tmp_73' <Predicate = (tmp_246_i_i_i & tmp_71 == 15)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (1.12ns)   --->   "br label %7" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 185 'br' <Predicate = (tmp_246_i_i_i & tmp_71 == 15)> <Delay = 1.12>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_51_load_i_i = phi half [ %tmp_73, %branch15.i.i.i ], [ %tmp_88, %branch14.i.i.i ], [ %tmp_87, %branch13.i.i.i ], [ %tmp_86, %branch12.i.i.i ], [ %tmp_85, %branch11.i.i.i ], [ %tmp_84, %branch10.i.i.i ], [ %tmp_83, %branch9.i.i.i ], [ %tmp_82, %branch8.i.i.i ], [ %tmp_81, %branch7.i.i.i ], [ %tmp_80, %branch6.i.i.i ], [ %tmp_79, %branch5.i.i.i ], [ %tmp_78, %branch4.i.i.i ], [ %tmp_77, %branch3.i.i.i ], [ %tmp_76, %branch2.i.i.i ], [ %tmp_75, %branch1.i.i.i ], [ %tmp_74, %branch0.i.i.i ]"   --->   Operation 186 'phi' 'tmp_51_load_i_i' <Predicate = (tmp_246_i_i_i)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (3.67ns)   --->   "call void @_ssdm_op_Write.m_axi.halfP(half* %outputs_addr, half %tmp_51_load_i_i, i2 -1)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 187 'write' <Predicate = (tmp_246_i_i_i)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str122, i32 %tmp_247_i_i_i)" [mobile_net_hls_v1/conv.hpp:353->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 188 'specregionend' 'empty' <Predicate = (tmp_246_i_i_i)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "br label %5" [mobile_net_hls_v1/conv.hpp:349->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 189 'br' <Predicate = (tmp_246_i_i_i)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.67>
ST_10 : Operation 190 [5/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_4 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 190 'writeresp' 'outputs_addr_i_i_wr_4' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 191 [1/1] (1.01ns)   --->   "%base_addr_d2_4 = add nsw i32 %base_addr_d2_0_i_i_i, 16" [mobile_net_hls_v1/conv.hpp:354->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 191 'add' 'base_addr_d2_4' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.67>
ST_11 : Operation 192 [4/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_4 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 192 'writeresp' 'outputs_addr_i_i_wr_4' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.67>
ST_12 : Operation 193 [3/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_4 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 193 'writeresp' 'outputs_addr_i_i_wr_4' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 3.67>
ST_13 : Operation 194 [2/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_4 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 194 'writeresp' 'outputs_addr_i_i_wr_4' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 3.67>
ST_14 : Operation 195 [1/5] (3.67ns)   --->   "%outputs_addr_i_i_wr_4 = call i1 @_ssdm_op_WriteResp.m_axi.halfP(half* %outputs_addr)" [mobile_net_hls_v1/conv.hpp:352->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 195 'writeresp' 'outputs_addr_i_i_wr_4' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str121, i32 %tmp_244_i_i_i)" [mobile_net_hls_v1/conv.hpp:355->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 196 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:345->mobile_net_hls_v1/conv.hpp:390->mobile_net_hls_v1/conv.hpp:628]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs_offset_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buffer_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_r_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ result_n_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15           (specinterface    ) [ 000000000000000]
StgValue_16           (specinterface    ) [ 000000000000000]
StgValue_17           (specinterface    ) [ 000000000000000]
StgValue_18           (specinterface    ) [ 000000000000000]
StgValue_19           (specinterface    ) [ 000000000000000]
StgValue_20           (specinterface    ) [ 000000000000000]
StgValue_21           (specinterface    ) [ 000000000000000]
StgValue_22           (specinterface    ) [ 000000000000000]
StgValue_23           (specinterface    ) [ 000000000000000]
StgValue_24           (specinterface    ) [ 000000000000000]
StgValue_25           (specinterface    ) [ 000000000000000]
StgValue_26           (specinterface    ) [ 000000000000000]
StgValue_27           (specinterface    ) [ 000000000000000]
StgValue_28           (specinterface    ) [ 000000000000000]
StgValue_29           (specinterface    ) [ 000000000000000]
StgValue_30           (specinterface    ) [ 000000000000000]
StgValue_31           (specinterface    ) [ 000000000000000]
StgValue_32           (specinterface    ) [ 000000000000000]
StgValue_33           (specinterface    ) [ 000000000000000]
StgValue_34           (specinterface    ) [ 000000000000000]
StgValue_35           (specinterface    ) [ 000000000000000]
StgValue_36           (specinterface    ) [ 000000000000000]
StgValue_37           (specinterface    ) [ 000000000000000]
StgValue_38           (specinterface    ) [ 000000000000000]
StgValue_39           (specinterface    ) [ 000000000000000]
StgValue_40           (specinterface    ) [ 000000000000000]
outputs_offset_read   (read             ) [ 000000000000000]
StgValue_42           (specinterface    ) [ 000000000000000]
StgValue_43           (specinterface    ) [ 000000000000000]
StgValue_44           (specinterface    ) [ 000000000000000]
StgValue_45           (specinterface    ) [ 000000000000000]
StgValue_46           (specinterface    ) [ 000000000000000]
StgValue_47           (specinterface    ) [ 000000000000000]
StgValue_48           (specinterface    ) [ 000000000000000]
StgValue_49           (specinterface    ) [ 000000000000000]
StgValue_50           (specinterface    ) [ 000000000000000]
StgValue_51           (specinterface    ) [ 000000000000000]
StgValue_52           (specinterface    ) [ 000000000000000]
StgValue_53           (specinterface    ) [ 000000000000000]
StgValue_54           (specinterface    ) [ 000000000000000]
StgValue_55           (specinterface    ) [ 000000000000000]
StgValue_56           (specinterface    ) [ 000000000000000]
StgValue_57           (specinterface    ) [ 000000000000000]
StgValue_58           (specinterface    ) [ 000000000000000]
StgValue_59           (specinterface    ) [ 000000000000000]
StgValue_60           (specinterface    ) [ 000000000000000]
StgValue_61           (specinterface    ) [ 000000000000000]
StgValue_62           (specinterface    ) [ 000000000000000]
StgValue_63           (specinterface    ) [ 000000000000000]
StgValue_64           (specinterface    ) [ 000000000000000]
StgValue_65           (specinterface    ) [ 000000000000000]
outputs_offset_c_rea  (read             ) [ 000000000000000]
StgValue_67           (specmemcore      ) [ 000000000000000]
StgValue_68           (specinterface    ) [ 000000000000000]
outputs_offset_cast_s (zext             ) [ 001111111111111]
sext_cast_i_i         (zext             ) [ 001111111111111]
StgValue_71           (br               ) [ 000000000000000]
StgValue_72           (br               ) [ 000000000000000]
tmp                   (nbreadreq        ) [ 001111111111111]
StgValue_74           (br               ) [ 000000000000000]
result_m_V_read       (nbread           ) [ 000000000000000]
tmp_91                (extractvalue     ) [ 000010000000000]
result_c_V_read       (nbread           ) [ 000000000000000]
tmp_89                (extractvalue     ) [ 000000000000000]
result_r_V_read       (nbread           ) [ 000000000000000]
tmp_90                (extractvalue     ) [ 000000000000000]
empty_n_i7_0_i_i_i    (nbread           ) [ 000000000000000]
tmp_67                (bitselect        ) [ 000000000000000]
tmp_227_i_i_i         (sub              ) [ 000000000000000]
cLoops                (select           ) [ 000001111111111]
tmp_68                (bitselect        ) [ 000000000000000]
tmp_233_i_i_i         (sub              ) [ 000000000000000]
rLoops                (select           ) [ 000001111111111]
tmp_234_i_i_i         (sub              ) [ 000000000000000]
tmp_235_i_i_i         (icmp             ) [ 000000000000000]
mLoops                (select           ) [ 000001111111111]
tmp_69                (shl              ) [ 000000000000000]
tmp_70                (shl              ) [ 000000000000000]
tmp1_i_i              (add              ) [ 000000000000000]
base_addr             (add              ) [ 001111111111111]
StgValue_95           (br               ) [ 001111111111111]
base_addr_d2          (phi              ) [ 000001111111111]
tm_0_i_i_i_i          (phi              ) [ 000001000000000]
tm_0_i_cast_i_i_i     (zext             ) [ 000000000000000]
tmp_239_i_i_i         (icmp             ) [ 001111111111111]
tm                    (add              ) [ 001111111111111]
StgValue_101          (br               ) [ 000000000000000]
tmp_240_i_i_i         (specregionbegin  ) [ 000000111111111]
StgValue_103          (speclooptripcount) [ 000000000000000]
tmp_71                (trunc            ) [ 000000111111111]
StgValue_105          (br               ) [ 001111111111111]
result_buffer_V_read  (nbread           ) [ 000000000000000]
tmp_92                (extractvalue     ) [ 001111111111111]
StgValue_108          (br               ) [ 000000000000000]
StgValue_109          (write            ) [ 000000000000000]
StgValue_110          (ret              ) [ 000000000000000]
base_addr_d2_0_i_i_i  (phi              ) [ 000000111110000]
tr_divS_0_i_i_i_i     (phi              ) [ 000000100000000]
tr_divS_0_i_cast_i_i  (zext             ) [ 000000000000000]
tmp_242_i_i_i         (icmp             ) [ 001111111111111]
tr_divS               (add              ) [ 001111111111111]
StgValue_116          (br               ) [ 000000000000000]
tmp_cast_i_i          (sext             ) [ 000000000000000]
tmp_6_i_i             (add              ) [ 000000000000000]
tmp_6_cast_i_i        (sext             ) [ 000000000000000]
sum_i_i               (add              ) [ 000000000000000]
sum_cast_i_i          (sext             ) [ 000000000000000]
outputs_addr          (getelementptr    ) [ 000000011111111]
base_addr_d1_4        (add              ) [ 001111111111111]
empty_30              (specregionend    ) [ 000000000000000]
StgValue_125          (br               ) [ 001111111111111]
tmp_244_i_i_i         (specregionbegin  ) [ 000000001111111]
StgValue_127          (speclooptripcount) [ 000000000000000]
outputs_addr_i_i_wr_s (writereq         ) [ 000000000000000]
StgValue_129          (br               ) [ 001111111111111]
i_0_i_i_i_i           (phi              ) [ 000000001000000]
i_0_i_cast_i_i_i      (zext             ) [ 000000000000000]
tmp_246_i_i_i         (icmp             ) [ 001111111111111]
i                     (add              ) [ 001111111111111]
StgValue_134          (br               ) [ 000000000000000]
tmp_247_i_i_i         (specregionbegin  ) [ 000000001100000]
StgValue_136          (specpipeline     ) [ 000000000000000]
StgValue_137          (switch           ) [ 000000000000000]
output_buffer_14_rea  (nbread           ) [ 000000000000000]
tmp_88                (extractvalue     ) [ 001111111111111]
StgValue_140          (br               ) [ 001111111111111]
output_buffer_13_rea  (nbread           ) [ 000000000000000]
tmp_87                (extractvalue     ) [ 001111111111111]
StgValue_143          (br               ) [ 001111111111111]
output_buffer_12_rea  (nbread           ) [ 000000000000000]
tmp_86                (extractvalue     ) [ 001111111111111]
StgValue_146          (br               ) [ 001111111111111]
output_buffer_11_rea  (nbread           ) [ 000000000000000]
tmp_85                (extractvalue     ) [ 001111111111111]
StgValue_149          (br               ) [ 001111111111111]
output_buffer_10_rea  (nbread           ) [ 000000000000000]
tmp_84                (extractvalue     ) [ 001111111111111]
StgValue_152          (br               ) [ 001111111111111]
output_buffer_9_read  (nbread           ) [ 000000000000000]
tmp_83                (extractvalue     ) [ 001111111111111]
StgValue_155          (br               ) [ 001111111111111]
output_buffer_8_read  (nbread           ) [ 000000000000000]
tmp_82                (extractvalue     ) [ 001111111111111]
StgValue_158          (br               ) [ 001111111111111]
output_buffer_7_read  (nbread           ) [ 000000000000000]
tmp_81                (extractvalue     ) [ 001111111111111]
StgValue_161          (br               ) [ 001111111111111]
output_buffer_6_read  (nbread           ) [ 000000000000000]
tmp_80                (extractvalue     ) [ 001111111111111]
StgValue_164          (br               ) [ 001111111111111]
output_buffer_5_read  (nbread           ) [ 000000000000000]
tmp_79                (extractvalue     ) [ 001111111111111]
StgValue_167          (br               ) [ 001111111111111]
output_buffer_4_read  (nbread           ) [ 000000000000000]
tmp_78                (extractvalue     ) [ 001111111111111]
StgValue_170          (br               ) [ 001111111111111]
output_buffer_3_read  (nbread           ) [ 000000000000000]
tmp_77                (extractvalue     ) [ 001111111111111]
StgValue_173          (br               ) [ 001111111111111]
output_buffer_2_read  (nbread           ) [ 000000000000000]
tmp_76                (extractvalue     ) [ 001111111111111]
StgValue_176          (br               ) [ 001111111111111]
output_buffer_1_read  (nbread           ) [ 000000000000000]
tmp_75                (extractvalue     ) [ 001111111111111]
StgValue_179          (br               ) [ 001111111111111]
output_buffer_0_read  (nbread           ) [ 000000000000000]
tmp_74                (extractvalue     ) [ 001111111111111]
StgValue_182          (br               ) [ 001111111111111]
output_buffer_15_rea  (nbread           ) [ 000000000000000]
tmp_73                (extractvalue     ) [ 001111111111111]
StgValue_185          (br               ) [ 001111111111111]
tmp_51_load_i_i       (phi              ) [ 000000001100000]
StgValue_187          (write            ) [ 000000000000000]
empty                 (specregionend    ) [ 000000000000000]
StgValue_189          (br               ) [ 001111111111111]
base_addr_d2_4        (add              ) [ 001111100001111]
outputs_addr_i_i_wr_4 (writeresp        ) [ 000000000000000]
empty_29              (specregionend    ) [ 000000000000000]
StgValue_197          (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outputs_offset_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_buffer_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_buffer_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_buffer_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_buffer_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_buffer_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_buffer_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_buffer_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_buffer_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_buffer_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_buffer_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_buffer_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_buffer_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_buffer_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_buffer_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_buffer_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_buffer_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="result_buffer_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="result_c_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_c_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="result_r_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_r_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="result_m_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_m_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="result_n_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_n_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="cntl_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i31P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i18P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="outputs_offset_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="31" slack="0"/>
<pin id="175" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="outputs_offset_c_rea_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="0"/>
<pin id="180" dir="0" index="1" bw="18" slack="0"/>
<pin id="181" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_c_rea/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_nbreadreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="result_m_V_read_nbread_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="33" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_m_V_read/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="result_c_V_read_nbread_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="33" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_c_V_read/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="result_r_V_read_nbread_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="33" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_r_V_read/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_n_i7_0_i_i_i_nbread_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="33" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="33" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i7_0_i_i_i/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="result_buffer_V_read_nbread_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="result_buffer_V_read/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="StgValue_109_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_109/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_writeresp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="1"/>
<pin id="233" dir="0" index="2" bw="32" slack="3"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="outputs_addr_i_i_wr_s/7 outputs_addr_i_i_wr_4/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="output_buffer_14_rea_nbread_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="17" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_14_rea/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="output_buffer_13_rea_nbread_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="17" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_13_rea/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="output_buffer_12_rea_nbread_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="17" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_12_rea/8 "/>
</bind>
</comp>

<comp id="254" class="1004" name="output_buffer_11_rea_nbread_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_11_rea/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="output_buffer_10_rea_nbread_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="17" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_10_rea/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="output_buffer_9_read_nbread_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="17" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_9_read/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="output_buffer_8_read_nbread_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="17" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_8_read/8 "/>
</bind>
</comp>

<comp id="278" class="1004" name="output_buffer_7_read_nbread_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_7_read/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="output_buffer_6_read_nbread_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="17" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_6_read/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="output_buffer_5_read_nbread_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="17" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_5_read/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="output_buffer_4_read_nbread_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_4_read/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="output_buffer_3_read_nbread_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="17" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_3_read/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="output_buffer_2_read_nbread_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="17" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_2_read/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="output_buffer_1_read_nbread_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="17" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_1_read/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="output_buffer_0_read_nbread_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="17" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_0_read/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="output_buffer_15_rea_nbread_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="17" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_buffer_15_rea/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="StgValue_187_write_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="3"/>
<pin id="335" dir="0" index="2" bw="16" slack="0"/>
<pin id="336" dir="0" index="3" bw="1" slack="0"/>
<pin id="337" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_187/9 "/>
</bind>
</comp>

<comp id="341" class="1005" name="base_addr_d2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d2 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="base_addr_d2_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr_d2/5 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tm_0_i_i_i_i_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="1"/>
<pin id="353" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tm_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="tm_0_i_i_i_i_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tm_0_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="362" class="1005" name="base_addr_d2_0_i_i_i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="3"/>
<pin id="364" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="base_addr_d2_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="base_addr_d2_0_i_i_i_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="32" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr_d2_0_i_i_i/6 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tr_divS_0_i_i_i_i_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="1"/>
<pin id="375" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tr_divS_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="tr_divS_0_i_i_i_i_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="31" slack="0"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr_divS_0_i_i_i_i/6 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_0_i_i_i_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="31" slack="1"/>
<pin id="386" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_0_i_i_i_i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="31" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_51_load_i_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="397" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_51_load_i_i (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_51_load_i_i_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="1"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="16" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="4" bw="16" slack="1"/>
<pin id="404" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="6" bw="16" slack="1"/>
<pin id="406" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="8" bw="16" slack="1"/>
<pin id="408" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="10" bw="16" slack="1"/>
<pin id="410" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="12" bw="16" slack="1"/>
<pin id="412" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="14" bw="16" slack="1"/>
<pin id="414" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="16" bw="16" slack="1"/>
<pin id="416" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="18" bw="16" slack="1"/>
<pin id="418" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="20" bw="16" slack="1"/>
<pin id="420" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="22" bw="16" slack="1"/>
<pin id="422" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="24" bw="16" slack="1"/>
<pin id="424" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="26" bw="16" slack="1"/>
<pin id="426" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="28" bw="16" slack="1"/>
<pin id="428" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="30" bw="16" slack="1"/>
<pin id="430" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="32" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_51_load_i_i/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="outputs_offset_cast_s_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="18" slack="0"/>
<pin id="435" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="outputs_offset_cast_s/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sext_cast_i_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="1" index="1" bw="34" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast_i_i/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_91_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="33" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_89_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="33" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_89/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_90_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="33" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_67_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_227_i_i_i_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_227_i_i_i/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="cLoops_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cLoops/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_68_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_233_i_i_i_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_233_i_i_i/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="rLoops_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rLoops/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_234_i_i_i_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="1"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_234_i_i_i/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_235_i_i_i_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_235_i_i_i/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="mLoops_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="32" slack="0"/>
<pin id="512" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mLoops/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_69_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="5" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_70_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="4" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp1_i_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1_i_i/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="base_addr_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tm_0_i_cast_i_i_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tm_0_i_cast_i_i_i/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_239_i_i_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="1"/>
<pin id="546" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_239_i_i_i/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tm_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tm/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_71_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_92_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="2" slack="0"/>
<pin id="560" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_92/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tr_divS_0_i_cast_i_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="31" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_divS_0_i_cast_i_i/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_242_i_i_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="2"/>
<pin id="569" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_242_i_i_i/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tr_divS_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="31" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_divS/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_cast_i_i_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_i_i/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_6_i_i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="18" slack="5"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6_i_i/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_6_cast_i_i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="33" slack="0"/>
<pin id="588" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast_i_i/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sum_i_i_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="5"/>
<pin id="592" dir="0" index="1" bw="33" slack="0"/>
<pin id="593" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i_i/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sum_cast_i_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="34" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_cast_i_i/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="outputs_addr_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outputs_addr/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="base_addr_d1_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="0" index="1" bw="10" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr_d1_4/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="i_0_i_cast_i_i_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="31" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast_i_i_i/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_246_i_i_i_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="4"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_246_i_i_i/8 "/>
</bind>
</comp>

<comp id="620" class="1004" name="i_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="31" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_88_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="17" slack="0"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_88/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_87_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="17" slack="0"/>
<pin id="632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_87/8 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_86_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="17" slack="0"/>
<pin id="636" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_86/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_85_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="17" slack="0"/>
<pin id="640" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_85/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_84_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="17" slack="0"/>
<pin id="644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_84/8 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_83_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="17" slack="0"/>
<pin id="648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_83/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_82_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="17" slack="0"/>
<pin id="652" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_82/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_81_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="17" slack="0"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_81/8 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_80_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="17" slack="0"/>
<pin id="660" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_80/8 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_79_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="17" slack="0"/>
<pin id="664" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_79/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_78_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="17" slack="0"/>
<pin id="668" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_78/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_77_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="17" slack="0"/>
<pin id="672" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_77/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_76_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="17" slack="0"/>
<pin id="676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_76/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_75_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="17" slack="0"/>
<pin id="680" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_75/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_74_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="17" slack="0"/>
<pin id="684" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_74/8 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_73_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="17" slack="0"/>
<pin id="688" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_73/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="base_addr_d2_4_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="3"/>
<pin id="692" dir="0" index="1" bw="6" slack="0"/>
<pin id="693" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr_d2_4/10 "/>
</bind>
</comp>

<comp id="696" class="1005" name="outputs_offset_cast_s_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="33" slack="5"/>
<pin id="698" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="outputs_offset_cast_s "/>
</bind>
</comp>

<comp id="701" class="1005" name="sext_cast_i_i_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="34" slack="5"/>
<pin id="703" dir="1" index="1" bw="34" slack="5"/>
</pin_list>
<bind>
<opset="sext_cast_i_i "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_91_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="715" class="1005" name="cLoops_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="3"/>
<pin id="717" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cLoops "/>
</bind>
</comp>

<comp id="721" class="1005" name="rLoops_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="2"/>
<pin id="723" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rLoops "/>
</bind>
</comp>

<comp id="726" class="1005" name="mLoops_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mLoops "/>
</bind>
</comp>

<comp id="731" class="1005" name="base_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="tm_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tm "/>
</bind>
</comp>

<comp id="744" class="1005" name="tmp_71_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="3"/>
<pin id="746" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tr_divS_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="31" slack="0"/>
<pin id="756" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tr_divS "/>
</bind>
</comp>

<comp id="759" class="1005" name="outputs_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="1"/>
<pin id="761" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="outputs_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="base_addr_d1_4_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d1_4 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_246_i_i_i_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_246_i_i_i "/>
</bind>
</comp>

<comp id="774" class="1005" name="i_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="31" slack="0"/>
<pin id="776" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_88_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="1"/>
<pin id="781" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="784" class="1005" name="tmp_87_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="1"/>
<pin id="786" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="789" class="1005" name="tmp_86_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="794" class="1005" name="tmp_85_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_84_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_83_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_82_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="1"/>
<pin id="811" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_81_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="1"/>
<pin id="816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_80_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="1"/>
<pin id="821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_79_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_78_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="1"/>
<pin id="831" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_77_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="1"/>
<pin id="836" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_77 "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_76_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="844" class="1005" name="tmp_75_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="16" slack="1"/>
<pin id="846" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_74_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_73_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="1"/>
<pin id="856" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="859" class="1005" name="base_addr_d2_4_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="base_addr_d2_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="176"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="74" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="82" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="84" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="86" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="86" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="86" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="86" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="112" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="114" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="116" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="128" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="164" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="164" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="164" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="164" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="164" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="164" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="164" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="164" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="164" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="164" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="164" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="164" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="164" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="164" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="164" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="164" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="166" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="168" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="340"><net_src comp="170" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="350"><net_src comp="344" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="354"><net_src comp="98" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="371"><net_src comp="341" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="365" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="376"><net_src comp="118" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="118" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="432"><net_src comp="398" pin="32"/><net_sink comp="332" pin=2"/></net>

<net id="436"><net_src comp="178" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="172" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="192" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="198" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="204" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="88" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="445" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="90" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="64" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="445" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="453" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="64" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="461" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="88" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="449" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="90" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="64" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="449" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="475" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="483" pin="2"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="92" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="64" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="64" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="497" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="94" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="449" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="96" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="516" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="445" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="355" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="355" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="100" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="355" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="216" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="377" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="377" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="120" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="365" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="0" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="595" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="341" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="122" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="388" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="388" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="120" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="236" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="242" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="248" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="254" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="260" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="266" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="272" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="278" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="284" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="290" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="296" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="302" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="308" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="314" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="320" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="326" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="362" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="64" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="433" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="704"><net_src comp="437" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="712"><net_src comp="441" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="718"><net_src comp="467" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="724"><net_src comp="489" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="729"><net_src comp="508" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="734"><net_src comp="533" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="742"><net_src comp="548" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="747"><net_src comp="554" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="757"><net_src comp="571" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="762"><net_src comp="599" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="768"><net_src comp="605" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="773"><net_src comp="615" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="620" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="782"><net_src comp="626" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="787"><net_src comp="630" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="792"><net_src comp="634" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="398" pin=6"/></net>

<net id="797"><net_src comp="638" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="398" pin=8"/></net>

<net id="802"><net_src comp="642" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="398" pin=10"/></net>

<net id="807"><net_src comp="646" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="398" pin=12"/></net>

<net id="812"><net_src comp="650" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="398" pin=14"/></net>

<net id="817"><net_src comp="654" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="398" pin=16"/></net>

<net id="822"><net_src comp="658" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="398" pin=18"/></net>

<net id="827"><net_src comp="662" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="398" pin=20"/></net>

<net id="832"><net_src comp="666" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="398" pin=22"/></net>

<net id="837"><net_src comp="670" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="398" pin=24"/></net>

<net id="842"><net_src comp="674" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="398" pin=26"/></net>

<net id="847"><net_src comp="678" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="398" pin=28"/></net>

<net id="852"><net_src comp="682" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="398" pin=30"/></net>

<net id="857"><net_src comp="686" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="862"><net_src comp="690" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="365" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs | {7 9 10 11 12 13 14 }
	Port: cntl_V | {5 }
 - Input state : 
	Port: output_result.6 : outputs | {}
	Port: output_result.6 : outputs_offset | {1 }
	Port: output_result.6 : outputs_offset_c | {1 }
	Port: output_result.6 : output_buffer_0 | {8 }
	Port: output_result.6 : output_buffer_1 | {8 }
	Port: output_result.6 : output_buffer_2 | {8 }
	Port: output_result.6 : output_buffer_3 | {8 }
	Port: output_result.6 : output_buffer_4 | {8 }
	Port: output_result.6 : output_buffer_5 | {8 }
	Port: output_result.6 : output_buffer_6 | {8 }
	Port: output_result.6 : output_buffer_7 | {8 }
	Port: output_result.6 : output_buffer_8 | {8 }
	Port: output_result.6 : output_buffer_9 | {8 }
	Port: output_result.6 : output_buffer_10 | {8 }
	Port: output_result.6 : output_buffer_11 | {8 }
	Port: output_result.6 : output_buffer_12 | {8 }
	Port: output_result.6 : output_buffer_13 | {8 }
	Port: output_result.6 : output_buffer_14 | {8 }
	Port: output_result.6 : output_buffer_15 | {8 }
	Port: output_result.6 : result_buffer_V | {3 5 }
	Port: output_result.6 : result_c_V | {4 }
	Port: output_result.6 : result_r_V | {4 }
	Port: output_result.6 : result_m_V | {3 }
	Port: output_result.6 : result_n_V | {4 }
	Port: output_result.6 : cntl_V | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		tmp_67 : 1
		tmp_227_i_i_i : 1
		cLoops : 2
		tmp_68 : 1
		tmp_233_i_i_i : 1
		rLoops : 2
		tmp_235_i_i_i : 1
		mLoops : 2
		tmp_70 : 1
		tmp1_i_i : 1
		base_addr : 2
	State 5
		tm_0_i_cast_i_i_i : 1
		tmp_239_i_i_i : 2
		tm : 1
		StgValue_101 : 3
		tmp_71 : 1
		StgValue_108 : 1
	State 6
		tr_divS_0_i_cast_i_i : 1
		tmp_242_i_i_i : 2
		tr_divS : 1
		StgValue_116 : 3
		tmp_cast_i_i : 1
		tmp_6_i_i : 2
		tmp_6_cast_i_i : 3
		sum_i_i : 4
		sum_cast_i_i : 5
		outputs_addr : 6
	State 7
	State 8
		i_0_i_cast_i_i_i : 1
		tmp_246_i_i_i : 2
		i : 1
		StgValue_134 : 3
	State 9
		StgValue_187 : 1
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |           tmp1_i_i_fu_527          |    0    |    32   |
|          |          base_addr_fu_533          |    0    |    32   |
|          |              tm_fu_548             |    0    |    15   |
|          |           tr_divS_fu_571           |    0    |    38   |
|    add   |          tmp_6_i_i_fu_581          |    0    |    39   |
|          |           sum_i_i_fu_590           |    0    |    40   |
|          |        base_addr_d1_4_fu_605       |    0    |    39   |
|          |              i_fu_620              |    0    |    38   |
|          |        base_addr_d2_4_fu_690       |    0    |    39   |
|----------|------------------------------------|---------|---------|
|          |        tmp_227_i_i_i_fu_461        |    0    |    39   |
|    sub   |        tmp_233_i_i_i_fu_483        |    0    |    39   |
|          |        tmp_234_i_i_i_fu_497        |    0    |    39   |
|----------|------------------------------------|---------|---------|
|          |            cLoops_fu_467           |    0    |    32   |
|  select  |            rLoops_fu_489           |    0    |    32   |
|          |            mLoops_fu_508           |    0    |    32   |
|----------|------------------------------------|---------|---------|
|          |        tmp_235_i_i_i_fu_502        |    0    |    20   |
|   icmp   |        tmp_239_i_i_i_fu_543        |    0    |    20   |
|          |        tmp_242_i_i_i_fu_566        |    0    |    20   |
|          |        tmp_246_i_i_i_fu_615        |    0    |    20   |
|----------|------------------------------------|---------|---------|
|   read   |   outputs_offset_read_read_fu_172  |    0    |    0    |
|          |  outputs_offset_c_rea_read_fu_178  |    0    |    0    |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_nbreadreq_fu_184        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |    result_m_V_read_nbread_fu_192   |    0    |    0    |
|          |    result_c_V_read_nbread_fu_198   |    0    |    0    |
|          |    result_r_V_read_nbread_fu_204   |    0    |    0    |
|          |  empty_n_i7_0_i_i_i_nbread_fu_210  |    0    |    0    |
|          | result_buffer_V_read_nbread_fu_216 |    0    |    0    |
|          | output_buffer_14_rea_nbread_fu_236 |    0    |    0    |
|          | output_buffer_13_rea_nbread_fu_242 |    0    |    0    |
|          | output_buffer_12_rea_nbread_fu_248 |    0    |    0    |
|          | output_buffer_11_rea_nbread_fu_254 |    0    |    0    |
|          | output_buffer_10_rea_nbread_fu_260 |    0    |    0    |
|  nbread  | output_buffer_9_read_nbread_fu_266 |    0    |    0    |
|          | output_buffer_8_read_nbread_fu_272 |    0    |    0    |
|          | output_buffer_7_read_nbread_fu_278 |    0    |    0    |
|          | output_buffer_6_read_nbread_fu_284 |    0    |    0    |
|          | output_buffer_5_read_nbread_fu_290 |    0    |    0    |
|          | output_buffer_4_read_nbread_fu_296 |    0    |    0    |
|          | output_buffer_3_read_nbread_fu_302 |    0    |    0    |
|          | output_buffer_2_read_nbread_fu_308 |    0    |    0    |
|          | output_buffer_1_read_nbread_fu_314 |    0    |    0    |
|          | output_buffer_0_read_nbread_fu_320 |    0    |    0    |
|          | output_buffer_15_rea_nbread_fu_326 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      StgValue_109_write_fu_222     |    0    |    0    |
|          |      StgValue_187_write_fu_332     |    0    |    0    |
|----------|------------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_230        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |    outputs_offset_cast_s_fu_433    |    0    |    0    |
|          |        sext_cast_i_i_fu_437        |    0    |    0    |
|   zext   |      tm_0_i_cast_i_i_i_fu_539      |    0    |    0    |
|          |     tr_divS_0_i_cast_i_i_fu_562    |    0    |    0    |
|          |       i_0_i_cast_i_i_i_fu_611      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_91_fu_441           |    0    |    0    |
|          |            tmp_89_fu_445           |    0    |    0    |
|          |            tmp_90_fu_449           |    0    |    0    |
|          |            tmp_92_fu_558           |    0    |    0    |
|          |            tmp_88_fu_626           |    0    |    0    |
|          |            tmp_87_fu_630           |    0    |    0    |
|          |            tmp_86_fu_634           |    0    |    0    |
|          |            tmp_85_fu_638           |    0    |    0    |
|          |            tmp_84_fu_642           |    0    |    0    |
|extractvalue|            tmp_83_fu_646           |    0    |    0    |
|          |            tmp_82_fu_650           |    0    |    0    |
|          |            tmp_81_fu_654           |    0    |    0    |
|          |            tmp_80_fu_658           |    0    |    0    |
|          |            tmp_79_fu_662           |    0    |    0    |
|          |            tmp_78_fu_666           |    0    |    0    |
|          |            tmp_77_fu_670           |    0    |    0    |
|          |            tmp_76_fu_674           |    0    |    0    |
|          |            tmp_75_fu_678           |    0    |    0    |
|          |            tmp_74_fu_682           |    0    |    0    |
|          |            tmp_73_fu_686           |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|            tmp_67_fu_453           |    0    |    0    |
|          |            tmp_68_fu_475           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|    shl   |            tmp_69_fu_516           |    0    |    0    |
|          |            tmp_70_fu_521           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |            tmp_71_fu_554           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |         tmp_cast_i_i_fu_577        |    0    |    0    |
|   sext   |        tmp_6_cast_i_i_fu_586       |    0    |    0    |
|          |         sum_cast_i_i_fu_595        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   605   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    base_addr_d1_4_reg_765   |   32   |
| base_addr_d2_0_i_i_i_reg_362|   32   |
|    base_addr_d2_4_reg_859   |   32   |
|     base_addr_d2_reg_341    |   32   |
|      base_addr_reg_731      |   32   |
|        cLoops_reg_715       |   32   |
|     i_0_i_i_i_i_reg_384     |   31   |
|          i_reg_774          |   31   |
|        mLoops_reg_726       |   32   |
|     outputs_addr_reg_759    |   16   |
|outputs_offset_cast_s_reg_696|   33   |
|        rLoops_reg_721       |   32   |
|    sext_cast_i_i_reg_701    |   34   |
|     tm_0_i_i_i_i_reg_351    |    5   |
|          tm_reg_739         |    5   |
|    tmp_246_i_i_i_reg_770    |    1   |
|   tmp_51_load_i_i_reg_395   |   16   |
|        tmp_71_reg_744       |    4   |
|        tmp_73_reg_854       |   16   |
|        tmp_74_reg_849       |   16   |
|        tmp_75_reg_844       |   16   |
|        tmp_76_reg_839       |   16   |
|        tmp_77_reg_834       |   16   |
|        tmp_78_reg_829       |   16   |
|        tmp_79_reg_824       |   16   |
|        tmp_80_reg_819       |   16   |
|        tmp_81_reg_814       |   16   |
|        tmp_82_reg_809       |   16   |
|        tmp_83_reg_804       |   16   |
|        tmp_84_reg_799       |   16   |
|        tmp_85_reg_794       |   16   |
|        tmp_86_reg_789       |   16   |
|        tmp_87_reg_784       |   16   |
|        tmp_88_reg_779       |   16   |
|        tmp_91_reg_709       |   32   |
|  tr_divS_0_i_i_i_i_reg_373  |   31   |
|       tr_divS_reg_754       |   31   |
+-----------------------------+--------+
|            Total            |   782  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_230 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  0.656  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   605  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   782  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   782  |   605  |
+-----------+--------+--------+--------+
