<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Aswin Silicon | VLSI & Embedded Systems</title>
  <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@400;600&display=swap" rel="stylesheet">
  <style>
    body {
      font-family: 'Poppins', sans-serif;
      margin: 0;
      padding: 0;
      background: #0d1117;
      color: #e6edf3;
      text-align: center;
    }
    header {
      padding: 60px 20px;
      background: linear-gradient(145deg, #1f6feb, #58a6ff);
      color: white;
    }
    h1 {
      margin: 0;
      font-size: 2.5rem;
    }
    h2 {
      font-weight: 400;
      margin-top: 10px;
    }
    section {
      padding: 50px 20px;
      max-width: 800px;
      margin: auto;
      line-height: 1.6;
    }
    a {
      color: #58a6ff;
      text-decoration: none;
    }
    a:hover {
      text-decoration: underline;
    }
    footer {
      padding: 20px;
      border-top: 1px solid #30363d;
      font-size: 0.9rem;
    }
    .btn {
      display: inline-block;
      background: #238636;
      color: white;
      padding: 10px 20px;
      margin-top: 20px;
      border-radius: 6px;
      text-decoration: none;
      font-weight: 600;
      transition: 0.2s;
    }
    .btn:hover {
      background: #2ea043;
    }
  </style>
</head>
<body>
  <header>
    <h1>Aswin Silicon</h1>
    <h2>VLSI | Digital Design | FPGA | RISC-V</h2>
  </header>

  <section>
    <p>Welcome to my GitHub portfolio. I work on FPGA-based systems, RISC-V architecture, and ASIC design flows.  
    Explore my repositories for Verilog projects, hardware accelerators, and embedded system implementations.</p>

    <a href="https://github.com/aswinsilicon" class="btn" target="_blank">View My GitHub →</a>
  </section>

  <footer>
    © 2025 Aswin Silicon · Hosted on <a href="https://github.io" target="_blank">GitHub Pages</a>
  </footer>
</body>
</html>
