<module name="NAVSS0_UDMASS_INTA_0_VIRT_ALIAS_3_UDMASS_INTA0_CFG_UNMAP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" acronym="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" offset="0x3000" width="64" description="The Global Event Mapping register controls the egress global event index for this unmapped event. This register may also be optionally used to directly set an interrupt status bit by using the irqmode flag.">
		<bitfield id="IRQMODE" width="1" begin="31" end="31" resetval="0x0" description="IRQ Mode Flag.  When set, this register act like a mapper with bitnum in 5:0 and regnum in 14:6." range="31" rwaccess="R/W"/> 
		<bitfield id="UMAPIDX" width="16" begin="15" end="0" resetval="0x65535" description="Global event index.  This field specifies the index of the outgoing global event. Set to 0xFFFF to disable." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" acronym="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" offset="0x4000" width="64" description="The Global Event Mapping register controls the egress global event index for this unmapped event. This register may also be optionally used to directly set an interrupt status bit by using the irqmode flag.">
		<bitfield id="IRQMODE" width="1" begin="31" end="31" resetval="0x0" description="IRQ Mode Flag.  When set, this register act like a mapper with bitnum in 5:0 and regnum in 14:6." range="31" rwaccess="R/W"/> 
		<bitfield id="UMAPIDX" width="16" begin="15" end="0" resetval="0x65535" description="Global event index.  This field specifies the index of the outgoing global event. Set to 0xFFFF to disable." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" acronym="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" offset="0x5000" width="64" description="The Global Event Mapping register controls the egress global event index for this unmapped event. This register may also be optionally used to directly set an interrupt status bit by using the irqmode flag.">
		<bitfield id="IRQMODE" width="1" begin="31" end="31" resetval="0x0" description="IRQ Mode Flag.  When set, this register act like a mapper with bitnum in 5:0 and regnum in 14:6." range="31" rwaccess="R/W"/> 
		<bitfield id="UMAPIDX" width="16" begin="15" end="0" resetval="0x65535" description="Global event index.  This field specifies the index of the outgoing global event. Set to 0xFFFF to disable." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" acronym="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" offset="0x6000" width="64" description="The Global Event Mapping register controls the egress global event index for this unmapped event. This register may also be optionally used to directly set an interrupt status bit by using the irqmode flag.">
		<bitfield id="IRQMODE" width="1" begin="31" end="31" resetval="0x0" description="IRQ Mode Flag.  When set, this register act like a mapper with bitnum in 5:0 and regnum in 14:6." range="31" rwaccess="R/W"/> 
		<bitfield id="UMAPIDX" width="16" begin="15" end="0" resetval="0x65535" description="Global event index.  This field specifies the index of the outgoing global event. Set to 0xFFFF to disable." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" acronym="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" offset="0x7000" width="64" description="The Global Event Mapping register controls the egress global event index for this unmapped event. This register may also be optionally used to directly set an interrupt status bit by using the irqmode flag.">
		<bitfield id="IRQMODE" width="1" begin="31" end="31" resetval="0x0" description="IRQ Mode Flag.  When set, this register act like a mapper with bitnum in 5:0 and regnum in 14:6." range="31" rwaccess="R/W"/> 
		<bitfield id="UMAPIDX" width="16" begin="15" end="0" resetval="0x65535" description="Global event index.  This field specifies the index of the outgoing global event. Set to 0xFFFF to disable." range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" acronym="VIRT_ALIAS_3_UDMASS_INTA0__CFG__UNMAP_map" offset="0x8000" width="64" description="The Global Event Mapping register controls the egress global event index for this unmapped event. This register may also be optionally used to directly set an interrupt status bit by using the irqmode flag.">
		<bitfield id="IRQMODE" width="1" begin="31" end="31" resetval="0x0" description="IRQ Mode Flag.  When set, this register act like a mapper with bitnum in 5:0 and regnum in 14:6." range="31" rwaccess="R/W"/> 
		<bitfield id="UMAPIDX" width="16" begin="15" end="0" resetval="0x65535" description="Global event index.  This field specifies the index of the outgoing global event. Set to 0xFFFF to disable." range="15 - 0" rwaccess="R/W"/>
	</register>
</module>