#Build: Fabric Compiler 2022.2, Build 117120, Mar 16 10:58 2023
#Install: /anlabeda/pds/2022.2/bin
#Application name: pds_shell
#OS: Centos 7 3.10.0-1160.88.1.el7.x86_64
#Hostname: anlab012
Generated by Fabric Compiler (version 2022.2 build 117120) at Wed Nov 15 19:00:27 2023
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Analyzing module ipsxe_floating_point_div_inv_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Analyzing module reci (library work)
I: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 33)] Convert attribute name from syn_dspstyle to PAP_DSP_STYLE
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 13)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 14)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 15)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v successfully.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v
I: Verilog-0002: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Analyzing module n_rom (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v successfully.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.xXdRWI
I: Verilog-0001: Analyzing file /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.xXdRWI
Parsing done.
Executing : .rtl_analyze -include_path {/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27} /anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/compile/black_box_module_declare.xXdRWI successfully.
I: Module "ipsxe_floating_point_div_inv_v1_0" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.931s wall, 1.810s user + 0.090s system = 1.900s CPU (98.4%)

Start rtl-elaborate.
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 2)] Elaborating module ipsxe_floating_point_div_inv_v1_0
I: Module instance {ipsxe_floating_point_div_inv_v1_0} parameter value:
    DIVIDEND_WIDTH_FLOATING_SRT = 7'b0100000
    QUOTIENT_WIDTH_FLOATING_SRT = 7'b0100000
    RECIPROCAL_WIDTH_FLOATING_SRT = 7'b0100000
    EXPONENT_WIDTH_FLOATING_SRT = 4'b1000
    FRACTION_WIDTH_FLOATING_SRT = 7'b0010111
    LATENCY_CONFIG_NEW = 32'b00000000000000000000000000000001
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/ipsxe_floating_point_div_inv_v1_0.v(line number: 108)] Elaborating instance u_reci
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 1)] Elaborating module reci
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci} parameter value:
    FLT_WIDTH = 7'b0010111
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 26)] Elaborating instance u_rom
I: Verilog-0003: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 2)] Elaborating module n_rom
W: Sdm-2008: The attribute named rom_style is not legal, then it has no effect, ignore its value.
I: Module instance {ipsxe_floating_point_div_inv_v1_0/u_reci/u_rom} parameter value:
    ADDR_TOTAL = 32'b00000000000000000000000000001000
    ADDR_WIDTH = 32'b00000000000000000000000000000011
    OUTPUT_BIT_WIDTH = 32'b00000000000000000000000000000110
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 20)] Width mismatch between port rd_en and signal bound to it for instantiated module n_rom
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Elaborating instance u0_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 46)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
I: Verilog-0004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Elaborating instance u1_GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port P and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port X and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port XB and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2019: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 138)] Width mismatch between port Y and signal bound to it for instantiated module GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 72)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u0_GTP_APM_E2
W: Verilog-2023: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/reci_5.v(line number: 164)] Give initial value 0 for the no drive pin Z in module instance ipsxe_floating_point_div_inv_v1_0/u_reci.u1_GTP_APM_E2
Executing : rtl-elaborate successfully. Time elapsed: 0.017s wall, 0.010s user + 0.010s system = 0.020s CPU (117.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.007s wall, 0.010s user + 0.000s system = 0.010s CPU (139.9%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [/anlab/stuhome/zngz17/Lab_work/Float_point/pds_ip_10_27/ipcore/flt_pds2/rtl/synplify/div_inv/n_rom.v(line number: 13)] Latch is generated for signal rom_ndata, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.010s user + 0.000s system = 0.010s CPU (57.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.008s wall, 0.010s user + 0.000s system = 0.010s CPU (125.1%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N28 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.028s wall, 0.030s user + 0.010s system = 0.040s CPU (145.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Wed Nov 15 19:00:30 2023
Action compile: Peak memory pool usage is 94 MB
