module datapath_debug(
	input clk,
	input reset,
	input wire [31:0] pc,pc_new,
	input wire [31:0] aluResult,
);
		//khai báo các tín hiệu
	 wire reg_write;
    wire mem_to_reg;
    wire mem_read;
    wire mem_write;
    wire alu_src;
    wire branch;
    wire [1:0] alu_op;
    wire [6:0] opcode;
    wire [2:0] funct3;
    wire [6:0] funct7;
	 wire zero;
	 wire [31:0] bRData0;
	 
	 pc r_pc(clk,rst_n,pc_new,pc);
	 assign imAddr = pc >> 2;
		
	 wire [31:0] instr;
	 rom instr_rom(imAddr, instr);
	 
	 wire [31:0] wd3 = (mem_to_reg==1)?bRData0:aluResult;  //output ram
	 register_file rf
		(
		.clk ( clk ),
		.a1 ( instr[19:15] ),
		.a2 ( instr[24:20] ),
		.a3 ( instr[11:7]),
		.rd1 ( rd1 ),
		.rd2 ( rd2 ),
		.wd3 ( wd3 ),
		.we3 ( reg_write )
		);
	 
	 
	 control_unit control
	 (
    .opcode(instr[6:0]),
    .RegWrite(reg_write),
    .MemToReg(mem_to_reg),
    .MemRead(mem_read),
    .MemWrite(mem_write),
    .ALUSrc(alu_src),
    .ALUOp(alu_op),
    .Branch(branch)
	 );
	 
	 wire [31:0] signImm = { {16 { instr[15] }}, instr[15:0] }; //immgen
	 
	 //xử lý thanh ghi pc 
	 assign ifbranch = zero & branch;
	 
	 wire pc_next=pc+4;
	 assign pcBranch = pc + signImm;
	 assign pc_new = (ifbranch==1)?pcBranch
							:pc_next;
							
	//alu
	wire [31:0] srcB=(alu_src==1)? signImm: rd2;
	wire [3:0] ALUCONT;
	alu_control alucont
	(
	.ALUOp(alu_op),
	.funct7(instr[31:25]),
	.funct3(instr[14:12]),
	.ALUControl(ALUCONT)
	);
	
	alu alu0
	(
	.A ( rd1 ),
	.B ( srcB ),
	.ALUControl ( aluControl ),
	.Result ( aluResult ),
	.Zero ( zero )
	);
	
	//ram
	    ram data_ram (
        .clk(clk),
        .a(aluResult),
        .we(memWrite),
        .wd(rd2),
        .rd(bRData0)
    );
	 
	 endmodule