Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Sep 22 13:21:53 2016
| Host         : gabriel-Inspiron-5558 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_UART_timing_summary_routed.rpt -rpx FPU_UART_timing_summary_routed.rpx
| Design       : FPU_UART
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.695        0.000                      0                 1042        0.163        0.000                      0                 1042        4.500        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.695        0.000                      0                  686        0.163        0.000                      0                  686        4.500        0.000                       0                   366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      2.005        0.000                      0                  356        0.605        0.000                      0                  356  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 uart_mod/ITRANSMISOR/TXTrasmisor/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 4.073ns (65.748%)  route 2.122ns (34.252%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -5.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.716     5.074    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X88Y143        FDPE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDPE (Prop_fdpe_C_Q)         0.518     5.592 r  uart_mod/ITRANSMISOR/TXTrasmisor/tx_reg_reg/Q
                         net (fo=1, routed)           2.122     7.714    TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    11.270 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000    11.270    TX
    D4                                                                r  TX (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 1.491ns (18.461%)  route 6.587ns (81.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 r  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  rst_IBUF_inst/O
                         net (fo=117, routed)         6.587    12.078    uart_mod/ITRANSMISOR/TX_Buffer/rst_IBUF
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.595    14.780    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[4]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    14.316    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 1.491ns (18.461%)  route 6.587ns (81.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 r  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  rst_IBUF_inst/O
                         net (fo=117, routed)         6.587    12.078    uart_mod/ITRANSMISOR/TX_Buffer/rst_IBUF
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.595    14.780    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[5]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    14.316    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 1.491ns (18.461%)  route 6.587ns (81.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 r  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  rst_IBUF_inst/O
                         net (fo=117, routed)         6.587    12.078    uart_mod/ITRANSMISOR/TX_Buffer/rst_IBUF
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.595    14.780    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[6]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    14.316    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 1.491ns (18.461%)  route 6.587ns (81.539%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 r  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  rst_IBUF_inst/O
                         net (fo=117, routed)         6.587    12.078    uart_mod/ITRANSMISOR/TX_Buffer/rst_IBUF
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.595    14.780    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[7]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    14.316    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.491ns (18.471%)  route 6.583ns (81.529%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 r  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  rst_IBUF_inst/O
                         net (fo=117, routed)         6.583    12.074    uart_mod/ITRANSMISOR/TX_Buffer/rst_IBUF
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.595    14.780    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[0]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    14.316    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.491ns (18.471%)  route 6.583ns (81.529%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 r  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  rst_IBUF_inst/O
                         net (fo=117, routed)         6.583    12.074    uart_mod/ITRANSMISOR/TX_Buffer/rst_IBUF
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.595    14.780    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[1]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    14.316    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.491ns (18.471%)  route 6.583ns (81.529%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 r  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  rst_IBUF_inst/O
                         net (fo=117, routed)         6.583    12.074    uart_mod/ITRANSMISOR/TX_Buffer/rst_IBUF
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.595    14.780    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[2]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    14.316    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.074ns  (logic 1.491ns (18.471%)  route 6.583ns (81.529%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 r  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  rst_IBUF_inst/O
                         net (fo=117, routed)         6.583    12.074    uart_mod/ITRANSMISOR/TX_Buffer/rst_IBUF
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.595    14.780    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[3]/C
                         clock pessimism              0.000    14.780    
                         clock uncertainty           -0.035    14.745    
    SLICE_X87Y142        FDRE (Setup_fdre_C_R)       -0.429    14.316    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.316    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/listo_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.615ns (19.862%)  route 6.517ns (80.138%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.517    12.009    fsm_test_uart/rst_IBUF
    SLICE_X87Y146        LUT5 (Prop_lut5_I4_O)        0.124    12.133 r  fsm_test_uart/listo_i_1/O
                         net (fo=1, routed)           0.000    12.133    uart_mod/ITRANSMISOR/TX_Buffer/FSM_sequential_state_reg_reg[0]
    SLICE_X87Y146        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/listo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X87Y146        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/listo_reg/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X87Y146        FDRE (Setup_fdre_C_D)        0.032    14.778    uart_mod/ITRANSMISOR/TX_Buffer/listo_reg
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  2.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_mod/ITRANSMISOR/TX_Buffer/listo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.144%)  route 0.113ns (37.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.601     1.434    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X87Y146        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/listo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y146        FDRE (Prop_fdre_C_Q)         0.141     1.575 r  uart_mod/ITRANSMISOR/TX_Buffer/listo_reg/Q
                         net (fo=3, routed)           0.113     1.689    uart_mod/ITRANSMISOR/TXTrasmisor/WTX_Start
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  uart_mod/ITRANSMISOR/TXTrasmisor/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    uart_mod/ITRANSMISOR/TXTrasmisor/state_reg[0]_i_1_n_0
    SLICE_X88Y146        FDCE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.872     1.942    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X88Y146        FDCE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[0]/C
                         clock pessimism             -0.491     1.450    
    SLICE_X88Y146        FDCE (Hold_fdce_C_D)         0.120     1.570    uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.972%)  route 0.114ns (38.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.598     1.431    Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/clk_IBUF_BUFG
    SLICE_X86Y137        FDCE                                         r  Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y137        FDCE (Prop_fdce_C_Q)         0.141     1.572 r  Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[21]/Q
                         net (fo=4, routed)           0.114     1.687    Add_Subt_uart/Sel_B/Q[11]
    SLICE_X88Y137        LUT6 (Prop_lut6_I1_O)        0.045     1.732 r  Add_Subt_uart/Sel_B/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.732    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/D[4]
    SLICE_X88Y137        FDCE                                         r  Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.868     1.938    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X88Y137        FDCE                                         r  Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[4]/C
                         clock pessimism             -0.491     1.446    
    SLICE_X88Y137        FDCE (Hold_fdce_C_D)         0.121     1.567    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.267%)  route 0.118ns (38.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.599     1.432    Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X85Y141        FDCE                                         r  Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDCE (Prop_fdce_C_Q)         0.141     1.573 r  Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/Q
                         net (fo=1, routed)           0.118     1.691    genblk1.mux_32_uart/Q[22]
    SLICE_X86Y142        LUT6 (Prop_lut6_I1_O)        0.045     1.736 r  genblk1.mux_32_uart/datos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.736    uart_mod/ITRANSMISOR/TX_Buffer/Q_reg[7][6]
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.941    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X86Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[6]/C
                         clock pessimism             -0.469     1.471    
    SLICE_X86Y142        FDRE (Hold_fdre_C_D)         0.092     1.563    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.841%)  route 0.125ns (40.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.599     1.432    Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X83Y141        FDCE                                         r  Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDCE (Prop_fdce_C_Q)         0.141     1.573 f  Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]/Q
                         net (fo=7, routed)           0.125     1.698    Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[0]_1[2]
    SLICE_X84Y140        LUT6 (Prop_lut6_I5_O)        0.045     1.743 r  Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.743    Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/D[0]
    SLICE_X84Y140        FDCE                                         r  Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.940    Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/clk_IBUF_BUFG
    SLICE_X84Y140        FDCE                                         r  Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X84Y140        FDCE (Hold_fdce_C_D)         0.121     1.569    Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 uart_mod/ITRANSMISOR/TXTrasmisor/b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TXTrasmisor/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.601     1.434    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X87Y143        FDCE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDCE (Prop_fdce_C_Q)         0.141     1.575 r  uart_mod/ITRANSMISOR/TXTrasmisor/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.132     1.708    uart_mod/ITRANSMISOR/TXTrasmisor/b_reg[0]
    SLICE_X88Y143        LUT3 (Prop_lut3_I2_O)        0.045     1.753 r  uart_mod/ITRANSMISOR/TXTrasmisor/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.753    uart_mod/ITRANSMISOR/TXTrasmisor/tx_next
    SLICE_X88Y143        FDPE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.872     1.942    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X88Y143        FDPE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/tx_reg_reg/C
                         clock pessimism             -0.491     1.450    
    SLICE_X88Y143        FDPE (Hold_fdpe_C_D)         0.120     1.570    uart_mod/ITRANSMISOR/TXTrasmisor/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.332%)  route 0.106ns (33.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.599     1.432    Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X84Y142        FDCE                                         r  Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDCE (Prop_fdce_C_Q)         0.164     1.596 r  Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[27]/Q
                         net (fo=1, routed)           0.106     1.703    genblk1.mux_32_uart/Q[27]
    SLICE_X87Y142        LUT6 (Prop_lut6_I4_O)        0.045     1.748 r  genblk1.mux_32_uart/datos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.748    uart_mod/ITRANSMISOR/TX_Buffer/Q_reg[7][3]
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.941    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[3]/C
                         clock pessimism             -0.469     1.471    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092     1.563    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.241%)  route 0.133ns (41.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.598     1.431    Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/clk_IBUF_BUFG
    SLICE_X87Y137        FDCE                                         r  Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDCE (Prop_fdce_C_Q)         0.141     1.572 r  Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[24]/Q
                         net (fo=5, routed)           0.133     1.706    Add_Subt_uart/Sel_B/Q[14]
    SLICE_X85Y138        LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  Add_Subt_uart/Sel_B/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/D[1]
    SLICE_X85Y138        FDCE                                         r  Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.870     1.939    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X85Y138        FDCE                                         r  Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[1]/C
                         clock pessimism             -0.469     1.469    
    SLICE_X85Y138        FDCE (Hold_fdce_C_D)         0.092     1.561    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.548%)  route 0.143ns (43.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.599     1.432    Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X85Y142        FDCE                                         r  Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y142        FDCE (Prop_fdce_C_Q)         0.141     1.573 r  Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[8]/Q
                         net (fo=1, routed)           0.143     1.716    genblk1.mux_32_uart/Q[8]
    SLICE_X87Y142        LUT6 (Prop_lut6_I2_O)        0.045     1.761 r  genblk1.mux_32_uart/datos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    uart_mod/ITRANSMISOR/TX_Buffer/Q_reg[7][0]
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.941    uart_mod/ITRANSMISOR/TX_Buffer/clk_IBUF_BUFG
    SLICE_X87Y142        FDRE                                         r  uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[0]/C
                         clock pessimism             -0.469     1.471    
    SLICE_X87Y142        FDRE (Hold_fdre_C_D)         0.092     1.563    uart_mod/ITRANSMISOR/TX_Buffer/datos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Add_Subt_uart/Sel_C/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.905%)  route 0.119ns (39.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/Sel_C/clk_IBUF_BUFG
    SLICE_X83Y143        FDCE                                         r  Add_Subt_uart/Sel_C/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/Sel_C/Q_reg[0]/Q
                         net (fo=39, routed)          0.119     1.694    Add_Subt_uart/FS_Module/FSM_selector_C
    SLICE_X82Y143        LUT6 (Prop_lut6_I0_O)        0.045     1.739 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.739    Add_Subt_uart/FS_Module/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.941    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.494     1.446    
    SLICE_X82Y143        FDCE (Hold_fdce_C_D)         0.091     1.537    Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_mod/ICONT/r_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ICONT/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.450%)  route 0.132ns (41.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.602     1.435    uart_mod/ICONT/clk_IBUF_BUFG
    SLICE_X86Y147        FDCE                                         r  uart_mod/ICONT/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147        FDCE (Prop_fdce_C_Q)         0.141     1.576 r  uart_mod/ICONT/r_reg_reg[6]/Q
                         net (fo=8, routed)           0.132     1.709    uart_mod/ICONT/r_reg[6]
    SLICE_X87Y147        LUT6 (Prop_lut6_I5_O)        0.045     1.754 r  uart_mod/ICONT/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.754    uart_mod/ICONT/r_next[1]
    SLICE_X87Y147        FDCE                                         r  uart_mod/ICONT/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.873     1.943    uart_mod/ICONT/clk_IBUF_BUFG
    SLICE_X87Y147        FDCE                                         r  uart_mod/ICONT/r_reg_reg[1]/C
                         clock pessimism             -0.494     1.448    
    SLICE_X87Y147        FDCE (Hold_fdce_C_D)         0.091     1.539    uart_mod/ICONT/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y137   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y136   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y137   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y136   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y137   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y137   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y136   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y138   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y137   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y142   Add_Subt_uart/Oper_Start_in_module/XRegister/Q_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y128   Add_Subt_uart/Oper_Start_in_module/XRegister/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X72Y131   Add_Subt_uart/Oper_Start_in_module/XRegister/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X76Y127   Add_Subt_uart/Oper_Start_in_module/XRegister/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y141   cont_address/count_reg_rep[0]__0_rep__1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X71Y139   cont_address/count_reg_rep[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X70Y142   cont_address/count_reg_rep[1]_rep__1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X82Y130   cont_address/count_reg_rep[2]__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y130   cont_address/count_reg_rep[2]__0_rep/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X75Y139   cont_address/count_reg_rep[2]__0_rep__0/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y138   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y138   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y138   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y138   Add_Subt_uart/Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y139   Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y137   Add_Subt_uart/Oper_Start_in_module/XRegister/Q_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X74Y133   Add_Subt_uart/Oper_Start_in_module/XRegister/Q_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y141   Add_Subt_uart/final_result_ieee_Module/Final_Result_IEEE/Q_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y142   cont_address/count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ICONT/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 1.491ns (17.891%)  route 6.845ns (82.109%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.845    12.336    uart_mod/ICONT/rst_IBUF
    SLICE_X89Y146        FDCE                                         f  uart_mod/ICONT/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ICONT/clk_IBUF_BUFG
    SLICE_X89Y146        FDCE                                         r  uart_mod/ICONT/r_reg_reg[0]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X89Y146        FDCE (Recov_fdce_C_CLR)     -0.405    14.341    uart_mod/ICONT/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.341    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ICONT/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 1.491ns (17.891%)  route 6.845ns (82.109%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.845    12.336    uart_mod/ICONT/rst_IBUF
    SLICE_X88Y146        FDCE                                         f  uart_mod/ICONT/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ICONT/clk_IBUF_BUFG
    SLICE_X88Y146        FDCE                                         r  uart_mod/ICONT/r_reg_reg[2]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X88Y146        FDCE (Recov_fdce_C_CLR)     -0.361    14.385    uart_mod/ICONT/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ICONT/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 1.491ns (17.891%)  route 6.845ns (82.109%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.845    12.336    uart_mod/ICONT/rst_IBUF
    SLICE_X88Y146        FDCE                                         f  uart_mod/ICONT/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ICONT/clk_IBUF_BUFG
    SLICE_X88Y146        FDCE                                         r  uart_mod/ICONT/r_reg_reg[3]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X88Y146        FDCE (Recov_fdce_C_CLR)     -0.361    14.385    uart_mod/ICONT/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 1.491ns (17.891%)  route 6.845ns (82.109%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.845    12.336    uart_mod/ITRANSMISOR/TXTrasmisor/rst_IBUF
    SLICE_X88Y146        FDCE                                         f  uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X88Y146        FDCE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[0]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X88Y146        FDCE (Recov_fdce_C_CLR)     -0.319    14.427    uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 1.491ns (17.891%)  route 6.845ns (82.109%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.845    12.336    uart_mod/ITRANSMISOR/TXTrasmisor/rst_IBUF
    SLICE_X88Y146        FDCE                                         f  uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X88Y146        FDCE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[1]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X88Y146        FDCE (Recov_fdce_C_CLR)     -0.319    14.427    uart_mod/ITRANSMISOR/TXTrasmisor/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 1.491ns (18.209%)  route 6.699ns (81.791%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.699    12.190    uart_mod/ITRANSMISOR/TXTrasmisor/rst_IBUF
    SLICE_X88Y145        FDCE                                         f  uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X88Y145        FDCE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[2]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X88Y145        FDCE (Recov_fdce_C_CLR)     -0.361    14.385    uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 1.491ns (18.209%)  route 6.699ns (81.791%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.699    12.190    uart_mod/ITRANSMISOR/TXTrasmisor/rst_IBUF
    SLICE_X88Y145        FDCE                                         f  uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X88Y145        FDCE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[0]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X88Y145        FDCE (Recov_fdce_C_CLR)     -0.319    14.427    uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 1.491ns (18.209%)  route 6.699ns (81.791%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.699    12.190    uart_mod/ITRANSMISOR/TXTrasmisor/rst_IBUF
    SLICE_X88Y145        FDCE                                         f  uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X88Y145        FDCE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[1]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X88Y145        FDCE (Recov_fdce_C_CLR)     -0.319    14.427    uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 1.491ns (18.209%)  route 6.699ns (81.791%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.699    12.190    uart_mod/ITRANSMISOR/TXTrasmisor/rst_IBUF
    SLICE_X88Y145        FDCE                                         f  uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.596    14.781    uart_mod/ITRANSMISOR/TXTrasmisor/clk_IBUF_BUFG
    SLICE_X88Y145        FDCE                                         r  uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[3]/C
                         clock pessimism              0.000    14.781    
                         clock uncertainty           -0.035    14.746    
    SLICE_X88Y145        FDCE (Recov_fdce_C_CLR)     -0.319    14.427    uart_mod/ITRANSMISOR/TXTrasmisor/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.258ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_mod/ICONT/r_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 1.491ns (18.448%)  route 6.593ns (81.552%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    E16                                               0.000     4.000 f  rst (IN)
                         net (fo=0)                   0.000     4.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 f  rst_IBUF_inst/O
                         net (fo=117, routed)         6.593    12.084    uart_mod/ICONT/rst_IBUF
    SLICE_X86Y147        FDCE                                         f  uart_mod/ICONT/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         1.597    14.782    uart_mod/ICONT/clk_IBUF_BUFG
    SLICE_X86Y147        FDCE                                         r  uart_mod/ICONT/r_reg_reg[6]/C
                         clock pessimism              0.000    14.782    
                         clock uncertainty           -0.035    14.747    
    SLICE_X86Y147        FDCE (Recov_fdce_C_CLR)     -0.405    14.342    uart_mod/ICONT/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  2.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Sel_B/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.386%)  route 0.340ns (64.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.138     1.959    Add_Subt_uart/Sel_B/FSM_sequential_state_reg_reg[3][0]
    SLICE_X83Y143        FDCE                                         f  Add_Subt_uart/Sel_B/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.941    Add_Subt_uart/Sel_B/clk_IBUF_BUFG
    SLICE_X83Y143        FDCE                                         r  Add_Subt_uart/Sel_B/Q_reg[0]/C
                         clock pessimism             -0.494     1.446    
    SLICE_X83Y143        FDCE (Remov_fdce_C_CLR)     -0.092     1.354    Add_Subt_uart/Sel_B/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Sel_B/Q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.386%)  route 0.340ns (64.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.138     1.959    Add_Subt_uart/Sel_B/FSM_sequential_state_reg_reg[3][0]
    SLICE_X83Y143        FDCE                                         f  Add_Subt_uart/Sel_B/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.941    Add_Subt_uart/Sel_B/clk_IBUF_BUFG
    SLICE_X83Y143        FDCE                                         r  Add_Subt_uart/Sel_B/Q_reg[1]/C
                         clock pessimism             -0.494     1.446    
    SLICE_X83Y143        FDCE (Remov_fdce_C_CLR)     -0.092     1.354    Add_Subt_uart/Sel_B/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Sel_C/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.386%)  route 0.340ns (64.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.138     1.959    Add_Subt_uart/Sel_C/FSM_sequential_state_reg_reg[3]_0[0]
    SLICE_X83Y143        FDCE                                         f  Add_Subt_uart/Sel_C/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.941    Add_Subt_uart/Sel_C/clk_IBUF_BUFG
    SLICE_X83Y143        FDCE                                         r  Add_Subt_uart/Sel_C/Q_reg[0]/C
                         clock pessimism             -0.494     1.446    
    SLICE_X83Y143        FDCE (Remov_fdce_C_CLR)     -0.092     1.354    Add_Subt_uart/Sel_C/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.683%)  route 0.441ns (70.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.239     2.060    Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/FSM_sequential_state_reg_reg[3][0]
    SLICE_X84Y140        FDCE                                         f  Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.940    Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/clk_IBUF_BUFG
    SLICE_X84Y140        FDCE                                         r  Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X84Y140        FDCE (Remov_fdce_C_CLR)     -0.067     1.381    Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.683%)  route 0.441ns (70.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.239     2.060    Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/FSM_sequential_state_reg_reg[3][0]
    SLICE_X84Y140        FDCE                                         f  Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.940    Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/clk_IBUF_BUFG
    SLICE_X84Y140        FDCE                                         r  Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[1]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X84Y140        FDCE (Remov_fdce_C_CLR)     -0.067     1.381    Add_Subt_uart/Leading_Zero_Detector_Module/Output_Reg/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[24]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.354%)  route 0.427ns (69.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.225     2.046    Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X83Y141        FDCE                                         f  Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.940    Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X83Y141        FDCE                                         r  Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[24]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X83Y141        FDCE (Remov_fdce_C_CLR)     -0.092     1.356    Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.354%)  route 0.427ns (69.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.225     2.046    Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X83Y141        FDCE                                         f  Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.940    Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/clk_IBUF_BUFG
    SLICE_X83Y141        FDCE                                         r  Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X83Y141        FDCE (Remov_fdce_C_CLR)     -0.092     1.356    Add_Subt_uart/Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.354%)  route 0.427ns (69.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.225     2.046    Add_Subt_uart/Add_Subt_Sgf_module/Add_overflow_Result/AR[0]
    SLICE_X83Y141        FDCE                                         f  Add_Subt_uart/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.940    Add_Subt_uart/Add_Subt_Sgf_module/Add_overflow_Result/clk_IBUF_BUFG
    SLICE_X83Y141        FDCE                                         r  Add_Subt_uart/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X83Y141        FDCE (Remov_fdce_C_CLR)     -0.092     1.356    Add_Subt_uart/Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.683%)  route 0.441ns (70.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.239     2.060    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X85Y140        FDCE                                         f  Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.940    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X85Y140        FDCE                                         r  Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[16]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X85Y140        FDCE (Remov_fdce_C_CLR)     -0.092     1.356    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.683%)  route 0.441ns (70.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.600     1.433    Add_Subt_uart/FS_Module/clk_IBUF_BUFG
    SLICE_X82Y143        FDCE                                         r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143        FDCE (Prop_fdce_C_Q)         0.141     1.574 r  Add_Subt_uart/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, routed)          0.201     1.776    Add_Subt_uart/FS_Module/out[1]
    SLICE_X84Y143        LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  Add_Subt_uart/FS_Module/Q[8]_i_2/O
                         net (fo=108, routed)         0.239     2.060    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/AR[0]
    SLICE_X85Y140        FDCE                                         f  Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=365, routed)         0.871     1.940    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X85Y140        FDCE                                         r  Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[17]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X85Y140        FDCE (Remov_fdce_C_CLR)     -0.092     1.356    Add_Subt_uart/Barrel_Shifter_module/Output_Reg/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.704    





