

================================================================
== Vitis HLS Report for 'ScaWriter'
================================================================
* Date:           Tue Sep 14 14:04:56 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MBKM-Tutorial5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      98|    -|
|Register         |        -|     -|      73|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      73|     100|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  44|          9|    1|          9|
    |ap_done         |   9|          2|    1|          2|
    |ddr2_blk_n_AW   |   9|          2|    1|          2|
    |ddr2_blk_n_B    |   9|          2|    1|          2|
    |ddr2_blk_n_W    |   9|          2|    1|          2|
    |ddr_blk_n       |   9|          2|    1|          2|
    |fifoC325_blk_n  |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  98|         21|    7|         21|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   8|   0|    8|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ddr2_addr_reg_97  |  32|   0|   32|          0|
    |tmp_reg_92        |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  73|   0|   73|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   ScaWriter  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   ScaWriter  | return value |
|fifoC325_dout        |  in |   32|   ap_fifo  |   fifoC325   |    pointer   |
|fifoC325_empty_n     |  in |    1|   ap_fifo  |   fifoC325   |    pointer   |
|fifoC325_read        | out |    1|   ap_fifo  |   fifoC325   |    pointer   |
|m_axi_ddr2_AWVALID   | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWREADY   |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWADDR    | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWID      | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWLEN     | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWSIZE    | out |    3|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWBURST   | out |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWLOCK    | out |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWCACHE   | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWPROT    | out |    3|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWQOS     | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWREGION  | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_AWUSER    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WVALID    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WREADY    |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WDATA     | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WSTRB     | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WLAST     | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WID       | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_WUSER     | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARVALID   | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARREADY   |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARADDR    | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARID      | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARLEN     | out |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARSIZE    | out |    3|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARBURST   | out |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARLOCK    | out |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARCACHE   | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARPROT    | out |    3|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARQOS     | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARREGION  | out |    4|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_ARUSER    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RVALID    |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RREADY    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RDATA     |  in |   32|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RLAST     |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RID       |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RUSER     |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_RRESP     |  in |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BVALID    |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BREADY    | out |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BRESP     |  in |    2|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BID       |  in |    1|    m_axi   |     ddr2     |    pointer   |
|m_axi_ddr2_BUSER     |  in |    1|    m_axi   |     ddr2     |    pointer   |
|ddr_dout             |  in |   64|   ap_fifo  |      ddr     |    pointer   |
|ddr_empty_n          |  in |    1|   ap_fifo  |      ddr     |    pointer   |
|ddr_read             | out |    1|   ap_fifo  |      ddr     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 9 [1/1] (1.88ns)   --->   "%ddr_3 = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %ddr" [MBKM-Tutorial5/InterfaceModule.cpp:11]   --->   Operation 9 'read' 'ddr_3' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %fifoC325" [D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'read' 'tmp' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ddr_3, i32, i32" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i62 %trunc_ln" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 12 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ddr2_addr = getelementptr i32 %ddr2, i64 %sext_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 13 'getelementptr' 'ddr2_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 14 [1/1] (7.30ns)   --->   "%ddr2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %ddr2_addr, i32" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 14 'writereq' 'ddr2_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 15 [1/1] (7.30ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.i32P, i32 %ddr2_addr, i32 %tmp, i4, i1 %ddr2_addr_req" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 15 'write' 'write_ln12' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 16 [5/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 16 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 17 [4/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 17 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 18 [3/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 18 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 19 [2/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 19 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC325, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC325, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr2, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/5] (7.30ns)   --->   "%ddr2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %ddr2_addr, void %write_ln12" [MBKM-Tutorial5/InterfaceModule.cpp:12->MBKM-Tutorial5/Top.cpp:3]   --->   Operation 25 'writeresp' 'ddr2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln3 = ret" [MBKM-Tutorial5/Top.cpp:3]   --->   Operation 26 'ret' 'ret_ln3' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifoC325]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ddr2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ddr_3             (read         ) [ 000000000]
tmp               (read         ) [ 001100000]
trunc_ln          (partselect   ) [ 000000000]
sext_ln12         (sext         ) [ 000000000]
ddr2_addr         (getelementptr) [ 001111111]
ddr2_addr_req     (writereq     ) [ 000000000]
write_ln12        (write        ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
ddr2_addr_resp    (writeresp    ) [ 000000000]
ret_ln3           (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifoC325">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifoC325"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ddr2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="ddr_3_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_3/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_writeresp_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="1"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="ddr2_addr_req/2 ddr2_addr_resp/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="write_ln12_write_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2"/>
<pin id="66" dir="0" index="2" bw="32" slack="2"/>
<pin id="67" dir="0" index="3" bw="1" slack="0"/>
<pin id="68" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln12/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="62" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="0" index="3" bw="7" slack="0"/>
<pin id="77" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sext_ln12_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="62" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ddr2_addr_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ddr2_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1005" name="tmp_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2"/>
<pin id="94" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="97" class="1005" name="ddr2_addr_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ddr2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="70"><net_src comp="22" pin="0"/><net_sink comp="63" pin=3"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="44" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="85"><net_src comp="72" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="82" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="50" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="100"><net_src comp="86" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="102"><net_src comp="97" pin="1"/><net_sink comp="63" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ddr2 | {2 3 4 5 6 7 8 }
 - Input state : 
	Port: ScaWriter : fifoC325 | {1 }
	Port: ScaWriter : ddr2 | {}
	Port: ScaWriter : ddr | {1 }
  - Chain level:
	State 1
		sext_ln12 : 1
		ddr2_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|   read   |    ddr_3_read_fu_44    |
|          |     tmp_read_fu_50     |
|----------|------------------------|
| writeresp|   grp_writeresp_fu_56  |
|----------|------------------------|
|   write  | write_ln12_write_fu_63 |
|----------|------------------------|
|partselect|     trunc_ln_fu_72     |
|----------|------------------------|
|   sext   |     sext_ln12_fu_82    |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|ddr2_addr_reg_97|   32   |
|   tmp_reg_92   |   32   |
+----------------+--------+
|      Total     |   64   |
+----------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_56 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    2   ||  0.656  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+
|           |  Delay |   FF   |
+-----------+--------+--------+
|  Function |    -   |    -   |
|   Memory  |    -   |    -   |
|Multiplexer|    0   |    -   |
|  Register |    -   |   64   |
+-----------+--------+--------+
|   Total   |    0   |   64   |
+-----------+--------+--------+
