Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Sep 10 21:07:52 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lan_timing_summary_routed.rpt -pb lan_timing_summary_routed.pb -rpx lan_timing_summary_routed.rpx -warn_on_violation
| Design       : lan
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                               Violations  
------  --------  ----------------------------------------  ----------  
XDCH-2  Warning   Same min and max delay values on IO port  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.431        0.000                      0                 1774        0.042        0.000                      0                 1774        3.500        0.000                       0                   931  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk            {0.000 10.000}       20.000          50.000          
  CLKFBIN      {0.000 10.000}       20.000          50.000          
  clk_eth      {0.000 4.000}        8.000           125.000         
    rgmii_txc  {0.000 4.000}        8.000           125.000         
clk_fpga_0     {0.000 10.000}       20.000          50.000          
rgmii_rxc      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             7.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_eth           4.549        0.000                      0                  169        0.103        0.000                      0                  169        3.500        0.000                       0                   103  
clk_fpga_0         12.763        0.000                      0                 1600        0.042        0.000                      0                 1600        9.146        0.000                       0                   825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_eth       rgmii_txc           0.431        0.000                      0                    5        0.469        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcme2_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_eth
  To Clock:  clk_eth

Setup :            0  Failing Endpoints,  Worst Slack        4.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.029ns (30.146%)  route 2.384ns (69.854%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDCE (Prop_fdce_C_Q)         0.433     6.371 r  i_rgmii_tx/byteCnt_reg[1]/Q
                         net (fo=16, routed)          1.468     7.839    i_rgmii_tx/byteCnt_reg_n_0_[1]
    SLICE_X106Y101       LUT2 (Prop_lut2_I1_O)        0.119     7.958 r  i_rgmii_tx/oTxData[7]_i_3/O
                         net (fo=3, routed)           0.468     8.426    i_rgmii_tx/oTxData[7]_i_3_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I4_O)        0.267     8.693 r  i_rgmii_tx/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.113     8.806    i_rgmii_tx/FSM_sequential_state[2]_i_7_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I2_O)        0.105     8.911 r  i_rgmii_tx/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.336     9.247    i_rgmii_tx/FSM_sequential_state[2]_i_3_n_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I3_O)        0.105     9.352 r  i_rgmii_tx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.352    i_rgmii_tx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X106Y100       FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/CLK
    SLICE_X106Y100       FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.438    13.940    
                         clock uncertainty           -0.071    13.869    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.032    13.901    i_rgmii_tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 1.029ns (30.604%)  route 2.333ns (69.396%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDCE (Prop_fdce_C_Q)         0.433     6.371 r  i_rgmii_tx/byteCnt_reg[1]/Q
                         net (fo=16, routed)          1.468     7.839    i_rgmii_tx/byteCnt_reg_n_0_[1]
    SLICE_X106Y101       LUT2 (Prop_lut2_I1_O)        0.119     7.958 r  i_rgmii_tx/oTxData[7]_i_3/O
                         net (fo=3, routed)           0.468     8.426    i_rgmii_tx/oTxData[7]_i_3_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I4_O)        0.267     8.693 r  i_rgmii_tx/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.113     8.806    i_rgmii_tx/FSM_sequential_state[2]_i_7_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I2_O)        0.105     8.911 r  i_rgmii_tx/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.285     9.196    i_rgmii_tx/FSM_sequential_state[2]_i_3_n_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I2_O)        0.105     9.301 r  i_rgmii_tx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.301    i_rgmii_tx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X106Y100       FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/CLK
    SLICE_X106Y100       FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.438    13.940    
                         clock uncertainty           -0.071    13.869    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.030    13.899    i_rgmii_tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.899    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 1.029ns (30.621%)  route 2.331ns (69.379%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDCE (Prop_fdce_C_Q)         0.433     6.371 r  i_rgmii_tx/byteCnt_reg[1]/Q
                         net (fo=16, routed)          1.468     7.839    i_rgmii_tx/byteCnt_reg_n_0_[1]
    SLICE_X106Y101       LUT2 (Prop_lut2_I1_O)        0.119     7.958 r  i_rgmii_tx/oTxData[7]_i_3/O
                         net (fo=3, routed)           0.468     8.426    i_rgmii_tx/oTxData[7]_i_3_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I4_O)        0.267     8.693 r  i_rgmii_tx/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.113     8.806    i_rgmii_tx/FSM_sequential_state[2]_i_7_n_0
    SLICE_X107Y100       LUT6 (Prop_lut6_I2_O)        0.105     8.911 r  i_rgmii_tx/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.283     9.194    i_rgmii_tx/FSM_sequential_state[2]_i_3_n_0
    SLICE_X106Y100       LUT6 (Prop_lut6_I3_O)        0.105     9.299 r  i_rgmii_tx/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.299    i_rgmii_tx/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X106Y100       FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/CLK
    SLICE_X106Y100       FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.438    13.940    
                         clock uncertainty           -0.071    13.869    
    SLICE_X106Y100       FDCE (Setup_fdce_C_D)        0.032    13.901    i_rgmii_tx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.643ns (20.236%)  route 2.534ns (79.764%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDCE (Prop_fdce_C_Q)         0.433     6.371 f  i_rgmii_tx/byteCnt_reg[1]/Q
                         net (fo=16, routed)          1.468     7.839    i_rgmii_tx/byteCnt_reg_n_0_[1]
    SLICE_X106Y101       LUT5 (Prop_lut5_I4_O)        0.105     7.944 r  i_rgmii_tx/byteCnt[15]_i_4/O
                         net (fo=16, routed)          1.066     9.011    i_rgmii_tx/byteCnt[15]_i_4_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I5_O)        0.105     9.116 r  i_rgmii_tx/byteCnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.116    i_rgmii_tx/byteCnt[10]_i_1_n_0
    SLICE_X102Y103       FDCE                                         r  i_rgmii_tx/byteCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.503    13.438    i_rgmii_tx/CLK
    SLICE_X102Y103       FDCE                                         r  i_rgmii_tx/byteCnt_reg[10]/C
                         clock pessimism              0.473    13.910    
                         clock uncertainty           -0.071    13.839    
    SLICE_X102Y103       FDCE (Setup_fdce_C_D)        0.072    13.911    i_rgmii_tx/byteCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.643ns (20.230%)  route 2.535ns (79.770%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDCE (Prop_fdce_C_Q)         0.433     6.371 f  i_rgmii_tx/byteCnt_reg[1]/Q
                         net (fo=16, routed)          1.468     7.839    i_rgmii_tx/byteCnt_reg_n_0_[1]
    SLICE_X106Y101       LUT5 (Prop_lut5_I4_O)        0.105     7.944 r  i_rgmii_tx/byteCnt[15]_i_4/O
                         net (fo=16, routed)          1.067     9.012    i_rgmii_tx/byteCnt[15]_i_4_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I5_O)        0.105     9.117 r  i_rgmii_tx/byteCnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.117    i_rgmii_tx/byteCnt[12]_i_1_n_0
    SLICE_X102Y103       FDCE                                         r  i_rgmii_tx/byteCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.503    13.438    i_rgmii_tx/CLK
    SLICE_X102Y103       FDCE                                         r  i_rgmii_tx/byteCnt_reg[12]/C
                         clock pessimism              0.473    13.910    
                         clock uncertainty           -0.071    13.839    
    SLICE_X102Y103       FDCE (Setup_fdce_C_D)        0.076    13.915    i_rgmii_tx/byteCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.853ns (27.011%)  route 2.305ns (72.989%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDCE (Prop_fdce_C_Q)         0.433     6.371 f  i_rgmii_tx/byteCnt_reg[5]/Q
                         net (fo=3, routed)           0.819     7.190    i_rgmii_tx/byteCnt_reg_n_0_[5]
    SLICE_X104Y102       LUT6 (Prop_lut6_I2_O)        0.105     7.295 r  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.334     7.630    i_rgmii_tx/FSM_sequential_state[2]_i_6_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  i_rgmii_tx/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.483     8.218    i_rgmii_tx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X105Y101       LUT4 (Prop_lut4_I1_O)        0.105     8.323 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.668     8.991    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I3_O)        0.105     9.096 r  i_rgmii_tx/byteCnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.096    i_rgmii_tx/byteCnt[15]_i_1_n_0
    SLICE_X102Y104       FDCE                                         r  i_rgmii_tx/byteCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.503    13.438    i_rgmii_tx/CLK
    SLICE_X102Y104       FDCE                                         r  i_rgmii_tx/byteCnt_reg[15]/C
                         clock pessimism              0.473    13.910    
                         clock uncertainty           -0.071    13.839    
    SLICE_X102Y104       FDCE (Setup_fdce_C_D)        0.074    13.913    i_rgmii_tx/byteCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.643ns (20.522%)  route 2.490ns (79.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDCE (Prop_fdce_C_Q)         0.433     6.371 f  i_rgmii_tx/byteCnt_reg[1]/Q
                         net (fo=16, routed)          1.468     7.839    i_rgmii_tx/byteCnt_reg_n_0_[1]
    SLICE_X106Y101       LUT5 (Prop_lut5_I4_O)        0.105     7.944 r  i_rgmii_tx/byteCnt[15]_i_4/O
                         net (fo=16, routed)          1.022     8.966    i_rgmii_tx/byteCnt[15]_i_4_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I5_O)        0.105     9.071 r  i_rgmii_tx/byteCnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.071    i_rgmii_tx/byteCnt[14]_i_1_n_0
    SLICE_X102Y104       FDCE                                         r  i_rgmii_tx/byteCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.503    13.438    i_rgmii_tx/CLK
    SLICE_X102Y104       FDCE                                         r  i_rgmii_tx/byteCnt_reg[14]/C
                         clock pessimism              0.473    13.910    
                         clock uncertainty           -0.071    13.839    
    SLICE_X102Y104       FDCE (Setup_fdce_C_D)        0.076    13.915    i_rgmii_tx/byteCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.915    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.853ns (27.870%)  route 2.208ns (72.130%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDCE (Prop_fdce_C_Q)         0.433     6.371 f  i_rgmii_tx/byteCnt_reg[5]/Q
                         net (fo=3, routed)           0.819     7.190    i_rgmii_tx/byteCnt_reg_n_0_[5]
    SLICE_X104Y102       LUT6 (Prop_lut6_I2_O)        0.105     7.295 r  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.334     7.630    i_rgmii_tx/FSM_sequential_state[2]_i_6_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  i_rgmii_tx/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.483     8.218    i_rgmii_tx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X105Y101       LUT4 (Prop_lut4_I1_O)        0.105     8.323 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.571     8.894    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X102Y103       LUT6 (Prop_lut6_I3_O)        0.105     8.999 r  i_rgmii_tx/byteCnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.999    i_rgmii_tx/byteCnt[9]_i_1_n_0
    SLICE_X102Y103       FDCE                                         r  i_rgmii_tx/byteCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.503    13.438    i_rgmii_tx/CLK
    SLICE_X102Y103       FDCE                                         r  i_rgmii_tx/byteCnt_reg[9]/C
                         clock pessimism              0.473    13.910    
                         clock uncertainty           -0.071    13.839    
    SLICE_X102Y103       FDCE (Setup_fdce_C_D)        0.074    13.913    i_rgmii_tx/byteCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/oTxData_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.656ns (23.007%)  route 2.195ns (76.993%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y101       FDCE                                         r  i_rgmii_tx/byteCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y101       FDCE (Prop_fdce_C_Q)         0.433     6.371 r  i_rgmii_tx/byteCnt_reg[1]/Q
                         net (fo=16, routed)          1.226     7.597    i_rgmii_tx/i_eth_crc32/oTxData_reg[7][1]
    SLICE_X108Y100       LUT6 (Prop_lut6_I2_O)        0.105     7.702 r  i_rgmii_tx/i_eth_crc32/oTxData[2]_i_2/O
                         net (fo=1, routed)           0.560     8.261    i_rgmii_tx/i_eth_crc32/in8[2]
    SLICE_X108Y100       LUT4 (Prop_lut4_I3_O)        0.118     8.379 r  i_rgmii_tx/i_eth_crc32/oTxData[2]_i_1/O
                         net (fo=1, routed)           0.410     8.790    i_rgmii_tx/oTxData0_in[2]
    SLICE_X108Y102       FDCE                                         r  i_rgmii_tx/oTxData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.568    13.503    i_rgmii_tx/CLK
    SLICE_X108Y102       FDCE                                         r  i_rgmii_tx/oTxData_reg[2]/C
                         clock pessimism              0.438    13.940    
                         clock uncertainty           -0.071    13.869    
    SLICE_X108Y102       FDCE (Setup_fdce_C_D)       -0.163    13.706    i_rgmii_tx/oTxData_reg[2]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.056ns  (logic 0.853ns (27.915%)  route 2.203ns (72.085%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.677     5.938    i_rgmii_tx/CLK
    SLICE_X102Y102       FDCE                                         r  i_rgmii_tx/byteCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y102       FDCE (Prop_fdce_C_Q)         0.433     6.371 f  i_rgmii_tx/byteCnt_reg[5]/Q
                         net (fo=3, routed)           0.819     7.190    i_rgmii_tx/byteCnt_reg_n_0_[5]
    SLICE_X104Y102       LUT6 (Prop_lut6_I2_O)        0.105     7.295 r  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=1, routed)           0.334     7.630    i_rgmii_tx/FSM_sequential_state[2]_i_6_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.105     7.735 r  i_rgmii_tx/FSM_sequential_state[2]_i_2/O
                         net (fo=5, routed)           0.483     8.218    i_rgmii_tx/FSM_sequential_state[2]_i_2_n_0
    SLICE_X105Y101       LUT4 (Prop_lut4_I1_O)        0.105     8.323 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.566     8.889    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X102Y104       LUT6 (Prop_lut6_I3_O)        0.105     8.994 r  i_rgmii_tx/byteCnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.994    i_rgmii_tx/byteCnt[13]_i_1_n_0
    SLICE_X102Y104       FDCE                                         r  i_rgmii_tx/byteCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.503    13.438    i_rgmii_tx/CLK
    SLICE_X102Y104       FDCE                                         r  i_rgmii_tx/byteCnt_reg[13]/C
                         clock pessimism              0.473    13.910    
                         clock uncertainty           -0.071    13.839    
    SLICE_X102Y104       FDCE (Setup_fdce_C_D)        0.072    13.911    i_rgmii_tx/byteCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  4.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i_rgmii_tx_fifo/m_txdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.309%)  route 0.390ns (67.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.636     1.910    i_rgmii_tx_fifo/CLK
    SLICE_X107Y98        FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  i_rgmii_tx_fifo/m_txdata_reg[7]/Q
                         net (fo=6, routed)           0.390     2.441    i_rgmii_tx/i_eth_crc32/Q[7]
    SLICE_X108Y101       LUT4 (Prop_lut4_I1_O)        0.045     2.486 r  i_rgmii_tx/i_eth_crc32/crc[22]_i_1/O
                         net (fo=1, routed)           0.000     2.486    i_rgmii_tx/i_eth_crc32/p_1_in[22]
    SLICE_X108Y101       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.992     2.547    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X108Y101       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[22]/C
                         clock pessimism             -0.286     2.261    
    SLICE_X108Y101       FDCE (Hold_fdce_C_D)         0.121     2.382    i_rgmii_tx/i_eth_crc32/crc_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.712%)  route 0.376ns (64.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.636     1.910    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X108Y99        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDCE (Prop_fdce_C_Q)         0.164     2.074 r  i_rgmii_tx/i_eth_crc32/crc_reg[13]/Q
                         net (fo=2, routed)           0.376     2.450    i_rgmii_tx/i_eth_crc32/p_28_in
    SLICE_X109Y100       LUT4 (Prop_lut4_I2_O)        0.045     2.495 r  i_rgmii_tx/i_eth_crc32/crc[21]_i_1/O
                         net (fo=1, routed)           0.000     2.495    i_rgmii_tx/i_eth_crc32/p_1_in[21]
    SLICE_X109Y100       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.992     2.547    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X109Y100       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[21]/C
                         clock pessimism             -0.286     2.261    
    SLICE_X109Y100       FDCE (Hold_fdce_C_D)         0.091     2.352    i_rgmii_tx/i_eth_crc32/crc_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/oTxData_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.274%)  route 0.357ns (60.726%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.911ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.637     1.911    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X111Y99        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDCE (Prop_fdce_C_Q)         0.141     2.052 f  i_rgmii_tx/i_eth_crc32/crc_reg[9]/Q
                         net (fo=2, routed)           0.158     2.210    i_rgmii_tx/i_eth_crc32/p_24_in
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.045     2.255 r  i_rgmii_tx/i_eth_crc32/oTxData[6]_i_2/O
                         net (fo=1, routed)           0.199     2.454    i_rgmii_tx/i_eth_crc32/in8[6]
    SLICE_X109Y102       LUT4 (Prop_lut4_I3_O)        0.045     2.499 r  i_rgmii_tx/i_eth_crc32/oTxData[6]_i_1/O
                         net (fo=1, routed)           0.000     2.499    i_rgmii_tx/oTxData0_in[6]
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/oTxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.992     2.547    i_rgmii_tx/CLK
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/oTxData_reg[6]/C
                         clock pessimism             -0.286     2.261    
    SLICE_X109Y102       FDCE (Hold_fdce_C_D)         0.092     2.353    i_rgmii_tx/oTxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.511%)  route 0.404ns (68.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.636     1.910    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X109Y99        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  i_rgmii_tx/i_eth_crc32/crc_reg[19]/Q
                         net (fo=2, routed)           0.404     2.455    i_rgmii_tx/i_eth_crc32/p_34_in
    SLICE_X109Y100       LUT6 (Prop_lut6_I4_O)        0.045     2.500 r  i_rgmii_tx/i_eth_crc32/crc[27]_i_1/O
                         net (fo=1, routed)           0.000     2.500    i_rgmii_tx/i_eth_crc32/p_1_in[27]
    SLICE_X109Y100       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.992     2.547    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X109Y100       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[27]/C
                         clock pessimism             -0.286     2.261    
    SLICE_X109Y100       FDCE (Hold_fdce_C_D)         0.092     2.353    i_rgmii_tx/i_eth_crc32/crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.718     1.992    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X109Y100       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y100       FDCE (Prop_fdce_C_Q)         0.141     2.133 r  i_rgmii_tx/i_eth_crc32/crc_reg[21]/Q
                         net (fo=2, routed)           0.101     2.234    i_rgmii_tx/i_eth_crc32/p_36_in
    SLICE_X108Y100       LUT6 (Prop_lut6_I2_O)        0.045     2.279 r  i_rgmii_tx/i_eth_crc32/crc[29]_i_1/O
                         net (fo=1, routed)           0.000     2.279    i_rgmii_tx/i_eth_crc32/p_1_in[29]
    SLICE_X108Y100       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.992     2.547    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X108Y100       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[29]/C
                         clock pessimism             -0.541     2.005    
    SLICE_X108Y100       FDCE (Hold_fdce_C_D)         0.121     2.126    i_rgmii_tx/i_eth_crc32/crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_rgmii_tx_fifo/m_txdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/oTxData_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.147%)  route 0.411ns (68.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.636     1.910    i_rgmii_tx_fifo/CLK
    SLICE_X107Y98        FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  i_rgmii_tx_fifo/m_txdata_reg[5]/Q
                         net (fo=4, routed)           0.411     2.462    i_rgmii_tx/i_eth_crc32/Q[5]
    SLICE_X109Y102       LUT4 (Prop_lut4_I1_O)        0.045     2.507 r  i_rgmii_tx/i_eth_crc32/oTxData[5]_i_1/O
                         net (fo=1, routed)           0.000     2.507    i_rgmii_tx/oTxData0_in[5]
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/oTxData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.992     2.547    i_rgmii_tx/CLK
    SLICE_X109Y102       FDCE                                         r  i_rgmii_tx/oTxData_reg[5]/C
                         clock pessimism             -0.286     2.261    
    SLICE_X109Y102       FDCE (Hold_fdce_C_D)         0.092     2.353    i_rgmii_tx/oTxData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_rgmii_tx_fifo/s_dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rom_tx/m_dat_tvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.334%)  route 0.089ns (38.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.609     1.883    i_rgmii_tx_fifo/CLK
    SLICE_X105Y97        FDCE                                         r  i_rgmii_tx_fifo/s_dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDCE (Prop_fdce_C_Q)         0.141     2.024 r  i_rgmii_tx_fifo/s_dat_tready_reg/Q
                         net (fo=16, routed)          0.089     2.113    i_rom_tx/E[0]
    SLICE_X105Y97        FDCE                                         r  i_rom_tx/m_dat_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.880     2.435    i_rom_tx/CLK
    SLICE_X105Y97        FDCE                                         r  i_rom_tx/m_dat_tvalid_reg/C
                         clock pessimism             -0.552     1.883    
    SLICE_X105Y97        FDCE (Hold_fdce_C_D)         0.075     1.958    i_rom_tx/m_dat_tvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_rgmii_tx_fifo/m_txdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.971%)  route 0.415ns (69.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.636     1.910    i_rgmii_tx_fifo/CLK
    SLICE_X107Y98        FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y98        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  i_rgmii_tx_fifo/m_txdata_reg[7]/Q
                         net (fo=6, routed)           0.415     2.466    i_rgmii_tx/i_eth_crc32/Q[7]
    SLICE_X110Y101       LUT5 (Prop_lut5_I1_O)        0.045     2.511 r  i_rgmii_tx/i_eth_crc32/crc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.511    i_rgmii_tx/i_eth_crc32/p_1_in[0]
    SLICE_X110Y101       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.995     2.550    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X110Y101       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[0]/C
                         clock pessimism             -0.286     2.264    
    SLICE_X110Y101       FDCE (Hold_fdce_C_D)         0.091     2.355    i_rgmii_tx/i_eth_crc32/crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_rom_tx/m_dat_tvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.135%)  route 0.138ns (51.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.609     1.883    i_rom_tx/CLK
    SLICE_X105Y97        FDCE                                         r  i_rom_tx/m_dat_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y97        FDCE (Prop_fdce_C_Q)         0.128     2.011 r  i_rom_tx/m_dat_tvalid_reg/Q
                         net (fo=1, routed)           0.138     2.149    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/s_dat_tvalid
    RAMB18_X5Y38         FIFO18E1                                     r  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.918     2.473    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/CLK
    RAMB18_X5Y38         FIFO18E1                                     r  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.536     1.937    
    RAMB18_X5Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.053     1.990    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i_rgmii_tx_fifo/m_txdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.493%)  route 0.467ns (71.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.636     1.910    i_rgmii_tx_fifo/CLK
    SLICE_X106Y98        FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y98        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  i_rgmii_tx_fifo/m_txdata_reg[3]/Q
                         net (fo=10, routed)          0.467     2.518    i_rgmii_tx/i_eth_crc32/Q[3]
    SLICE_X108Y101       LUT6 (Prop_lut6_I0_O)        0.045     2.563 r  i_rgmii_tx/i_eth_crc32/crc[30]_i_1/O
                         net (fo=1, routed)           0.000     2.563    i_rgmii_tx/i_eth_crc32/p_1_in[30]
    SLICE_X108Y101       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         0.992     2.547    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X108Y101       FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[30]/C
                         clock pessimism             -0.286     2.261    
    SLICE_X108Y101       FDCE (Hold_fdce_C_D)         0.121     2.382    i_rgmii_tx/i_eth_crc32/crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_eth
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mmcme2_base_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.170         8.000       5.830      RAMB18_X5Y38     i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         8.000       5.830      RAMB18_X5Y38     i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   clk_eth_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y104    i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y105    i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y103    i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y108    i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y107    i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y106    i_rgmii_tx_ddr/i_rgmii_txc/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X105Y102   i_rgmii_tx/byteCnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X105Y102   i_rgmii_tx/byteCnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y103   i_rgmii_tx/byteCnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y103   i_rgmii_tx/byteCnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X106Y100   i_rgmii_tx/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X105Y102   i_rgmii_tx/byteCnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X105Y102   i_rgmii_tx/byteCnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y103   i_rgmii_tx/byteCnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X102Y103   i_rgmii_tx/byteCnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.763ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 2.169ns (32.237%)  route 4.559ns (67.763%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.917     7.269    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.536 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.536    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.993 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.091 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.356 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.789     9.145    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X30Y98         LUT3 (Prop_lut3_I0_O)        0.263     9.408 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.408    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X30Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.106    22.171    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.171    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 12.763    

Slack (MET) :             12.980ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.080ns (31.945%)  route 4.431ns (68.055%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.917     7.269    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.536 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.536    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.993 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.091 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.271 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.661     8.932    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X30Y98         LUT3 (Prop_lut3_I0_O)        0.259     9.191 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X30Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.106    22.171    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.171    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 12.980    

Slack (MET) :             13.060ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.431ns  (logic 1.886ns (29.327%)  route 4.545ns (70.673%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.917     7.269    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.536 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.536    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     8.066 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.775     8.841    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.270     9.111 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.111    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y96         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y96         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)        0.106    22.171    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.171    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 13.060    

Slack (MET) :             13.117ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.340ns  (logic 2.094ns (33.028%)  route 4.246ns (66.972%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.917     7.269    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.536 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.536    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.993 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.091 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.291 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.476     8.767    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X30Y98         LUT3 (Prop_lut3_I0_O)        0.253     9.020 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.020    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X30Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.072    22.137    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.137    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 13.117    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 2.058ns (32.650%)  route 4.245ns (67.350%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.917     7.269    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.536 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.536    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.993 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.258 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.475     8.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.250     8.983 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.983    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.076    22.141    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.141    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 13.158    

Slack (MET) :             13.194ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 2.158ns (34.433%)  route 4.109ns (65.567%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.917     7.269    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.536 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.536    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.993 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.091 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.091    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.351 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.339     8.690    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y98         LUT3 (Prop_lut3_I0_O)        0.257     8.947 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.947    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X30Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.076    22.141    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.141    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 13.194    

Slack (MET) :             13.207ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.689ns (26.878%)  route 4.595ns (73.122%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.925     7.277    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.544 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.544    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     7.887 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.817     8.704    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.260     8.964 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.964    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X30Y96         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y96         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)        0.106    22.171    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.171    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                 13.207    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 2.016ns (32.194%)  route 4.246ns (67.806%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.917     7.269    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.536 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.536    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.993 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.193 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.476     8.669    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.273     8.942 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.942    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X30Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.106    22.171    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.171    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.242ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 1.972ns (31.730%)  route 4.243ns (68.270%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.917     7.269    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.536 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.536    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.993 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.173 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.472     8.646    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.249     8.895 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.895    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X30Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.072    22.137    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.137    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                 13.242    

Slack (MET) :             13.321ns  (required time - arrival time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 2.061ns (33.403%)  route 4.109ns (66.597%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.601     2.680    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.348     3.028 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.636     3.664    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X30Y103        LUT3 (Prop_lut3_I1_O)        0.242     3.906 f  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.828     4.733    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I3_O)        0.105     4.838 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.390     6.228    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y103        LUT3 (Prop_lut3_I2_O)        0.124     6.352 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.917     7.269    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y96         LUT4 (Prop_lut4_I3_O)        0.267     7.536 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.536    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.993 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.253 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.339     8.592    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.258     8.850 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.850    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.276    22.259    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y97         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.109    22.367    
                         clock uncertainty           -0.302    22.065    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)        0.106    22.171    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.171    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 13.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.659     0.995    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.100     1.236    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.931     1.297    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.409%)  route 0.162ns (43.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.639     0.975    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y100        FDSE                                         r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDSE (Prop_fdse_C_Q)         0.164     1.139 r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.162     1.301    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X39Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.346 r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_i_1/O
                         net (fo=1, routed)           0.000     1.346    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.825     1.191    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.257%)  route 0.163ns (43.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.639     0.975    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y100        FDSE                                         r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDSE (Prop_fdse_C_Q)         0.164     1.139 r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.163     1.302    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X39Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.347 r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1/O
                         net (fo=1, routed)           0.000     1.347    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0
    SLICE_X39Y99         FDRE                                         r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.825     1.191    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    bd_base_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.188%)  route 0.111ns (42.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.558     0.894    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y96         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.111     1.152    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y95         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.825     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.039    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.003%)  route 0.115ns (44.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.659     0.995    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.115     1.251    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y102        SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.930     1.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.137    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.992%)  route 0.172ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.558     0.894    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.172     1.207    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y93         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.825     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.070%)  route 0.065ns (25.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.552     0.888    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y82         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.065     1.094    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.045     1.139 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.139    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X32Y82         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.817     1.183    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y82         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.282     0.901    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.121     1.022    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.841%)  route 0.066ns (26.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.553     0.889    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.066     1.095    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr
    SLICE_X32Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.140 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.140    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int0__0
    SLICE_X32Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.818     1.184    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.282     0.902    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.120     1.022    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.553     0.889    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055     1.085    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X33Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.818     1.184    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.889    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.075     0.964    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.003%)  route 0.115ns (44.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.659     0.995    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.115     1.251    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y102        SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.930     1.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.130    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y103   bd_base_i/key/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y103   bd_base_i/key/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y105   bd_base_i/key/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X35Y105   bd_base_i/key/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X35Y102   bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y102   bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y102   bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X36Y102   bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y105   bd_base_i/key/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y90    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X34Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.854         10.000      9.146      SLICE_X30Y92    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_eth
  To Clock:  rgmii_txc

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.747ns  (logic 3.746ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns = ( 10.039 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.778    10.039    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         f  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.418    10.457 r  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001    10.458    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.328    13.787 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.787    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.551    13.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.746ns  (logic 3.745ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns = ( 10.039 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.778    10.039    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.418    10.457 r  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001    10.458    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.327    13.785 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.785    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.551    13.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.740ns  (logic 3.739ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.037ns = ( 10.037 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.418    10.455 r  i_rgmii_tx_ddr/gen_io[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.321    13.777 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.777    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.551    13.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.037ns = ( 10.037 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         f  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.418    10.455 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.318    13.774 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    13.774    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.551    13.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc fall@4.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 12.977 - 4.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776     6.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_rgmii_tx_ddr/gen_io[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318     9.774 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.774    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.551     9.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363     9.848 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001     9.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    12.977 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    12.977    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.512    13.489    
                         clock uncertainty           -0.071    13.417    
                         output delay                -3.200    10.217    
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc fall@4.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.469ns  (logic 3.468ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 13.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 9.485 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.551     9.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         f  i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.363     9.848 r  i_rgmii_tx_ddr/gen_io[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.849    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.105    12.954 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.954    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418    10.455 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    13.797 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    13.797    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.512    13.285    
                         output delay                -0.800    12.485    
  -------------------------------------------------------------------
                         required time                        -12.485    
                         arrival time                          12.954    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 3.468ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.551     5.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.363     5.848 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001     5.849    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.105     8.954 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     8.954    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776     6.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341     9.797 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     9.797    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.512     9.285    
                         output delay                -0.800     8.485    
  -------------------------------------------------------------------
                         required time                         -8.485    
                         arrival time                           8.954    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc fall@4.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.472ns  (logic 3.470ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 13.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 9.485 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.551     9.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.363     9.848 r  i_rgmii_tx_ddr/gen_io[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.849    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.108    12.957 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.957    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418    10.455 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    13.797 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    13.797    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.512    13.285    
                         output delay                -0.800    12.485    
  -------------------------------------------------------------------
                         required time                        -12.485    
                         arrival time                          12.957    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc fall@4.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.477ns  (logic 3.476ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 13.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.486ns = ( 9.486 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.552     9.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.363     9.849 r  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.850    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.113    12.964 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.964    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418    10.455 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    13.797 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    13.797    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.512    13.285    
                         output delay                -0.800    12.485    
  -------------------------------------------------------------------
                         required time                        -12.485    
                         arrival time                          12.964    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 3.478ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.552     5.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.363     5.849 r  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     5.850    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.115     8.966 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.966    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=101, routed)         1.776     6.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341     9.797 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     9.797    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.512     9.285    
                         output delay                -0.800     8.485    
  -------------------------------------------------------------------
                         required time                         -8.485    
                         arrival time                           8.966    
  -------------------------------------------------------------------
                         slack                                  0.480    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.701ns  (logic 3.658ns (47.503%)  route 4.043ns (52.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.391     2.470    bd_base_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.379     2.849 r  bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           4.043     6.892    led_tri_o_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.279    10.171 r  led_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.171    led_tri_o[0]
    R16                                                               r  led_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.222ns  (logic 1.376ns (42.700%)  route 1.846ns (57.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.557     0.893    bd_base_i/led/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bd_base_i/led/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.846     2.880    led_tri_o_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.235     4.114 r  led_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.114    led_tri_o[0]
    R16                                                               r  led_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_tri_i[0]
                            (input port)
  Destination:            bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 1.407ns (28.034%)  route 3.612ns (71.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  key_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    key_tri_i[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.407     1.407 r  key_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.612     5.019    bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X36Y104        FDRE                                         r  bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.391     2.373    bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y104        FDRE                                         r  bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.300ns  (logic 0.105ns (8.080%)  route 1.195ns (91.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.765     0.765    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.105     0.870 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.429     1.300    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         1.230     2.213    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.045ns (7.299%)  route 0.572ns (92.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.383     0.383    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.188     0.617    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.818     1.184    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 key_tri_i[0]
                            (input port)
  Destination:            bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.185ns  (logic 0.244ns (11.167%)  route 1.941ns (88.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  key_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    key_tri_i[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  key_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.941     2.185    bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X36Y104        FDRE                                         r  bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=825, routed)         0.910     1.276    bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y104        FDRE                                         r  bd_base_i/key/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   10.000    10.000 f  
    N18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    11.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    12.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    12.579 f  mmcme2_base_inst/CLKFBOUT
                         net (fo=1, routed)           0.012    12.591    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  mmcme2_base_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.724    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  mmcme2_base_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





