

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Tue Jan  7 17:04:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  75297|  75297|  75297|  75297|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  75296|  75296|      4706|          -|          -|    16|    no    |
        | + Loop 1.1      |   4704|   4704|         6|          -|          -|   784|    no    |
        |  ++ Loop 1.1.1  |      3|      3|         4|          1|          0|     1|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    265|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    130|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        0|      -|     298|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     298|    541|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_164_16_1_1_U19  |network_mux_164_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_164_16_1_1_U20  |network_mux_164_16_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0| 130|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln39_fu_493_p2        |     *    |      2|  0|  20|          32|          16|
    |add_ln24_fu_249_p2        |     +    |      0|  0|  19|          14|          10|
    |add_ln31_fu_396_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln39_fu_472_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln47_1_fu_554_p2      |     +    |      0|  0|  21|          15|          15|
    |buffer_fu_512_p2          |     +    |      0|  0|  27|          20|          20|
    |out_d_fu_261_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_402_p2           |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_568_p2           |     +    |      0|  0|  15|           1|           5|
    |sub_ln39_5_fu_446_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln39_fu_384_p2        |     -    |      0|  0|  13|          11|          11|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_255_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln31_fu_390_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln33_fu_408_p2       |   icmp   |      0|  0|  11|           5|           4|
    |select_ln31_fu_460_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln32_12_fu_452_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln32_fu_414_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln46_fu_536_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln46_fu_530_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      2|  0| 265|         179|         161|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_236_p4  |   9|          2|    1|          2|
    |buffer_0_reg_222                 |   9|          2|   20|         40|
    |indvar_flatten_reg_189           |   9|          2|   10|         20|
    |out_d_0_reg_167                  |   9|          2|    5|         10|
    |out_h_0_reg_200                  |   9|          2|    5|         10|
    |out_w_0_reg_211                  |   9|          2|    5|         10|
    |phi_mul_reg_178                  |   9|          2|   14|         28|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 114|         24|   63|        130|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln24_reg_584          |  14|   0|   14|          0|
    |add_ln31_reg_606          |  10|   0|   10|          0|
    |add_ln39_reg_621          |  11|   0|   11|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |buffer_0_reg_222          |  20|   0|   20|          0|
    |in_d_0_reg_232            |   1|   0|    1|          0|
    |indvar_flatten_reg_189    |  10|   0|   10|          0|
    |input_addr_reg_626        |  14|   0|   14|          0|
    |input_load_reg_631        |  16|   0|   16|          0|
    |kernel_buffer_0_1_fu_138  |  32|   0|   32|          0|
    |out_d_0_reg_167           |   5|   0|    5|          0|
    |out_d_reg_592             |   5|   0|    5|          0|
    |out_h_0_reg_200           |   5|   0|    5|          0|
    |out_w_0_reg_211           |   5|   0|    5|          0|
    |phi_mul_reg_178           |  14|   0|   14|          0|
    |select_ln31_reg_616       |   5|   0|    5|          0|
    |select_ln32_reg_611       |   5|   0|    5|          0|
    |sext_ln34_reg_597         |  20|   0|   20|          0|
    |trunc_ln_reg_636          |  19|   0|   19|          0|
    |zext_ln24_reg_579         |  14|   0|   15|          1|
    |in_d_0_reg_232            |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 298|  32|  236|          1|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 8 5 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kernel_buffer_0_1 = alloca i32"   --->   Operation 9 'alloca' 'kernel_buffer_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.06>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 12 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %phi_mul to i15" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 13 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.81ns)   --->   "%add_ln24 = add i14 %phi_mul, 784" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 14 'add' 'add_ln24' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %out_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 15 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 17 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i5 %out_d_0 to i4" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 19 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.06ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 42, i16 -126, i16 2975, i16 2544, i16 -25, i16 3715, i16 36, i16 -324, i16 5031, i16 0, i16 907, i16 -70, i16 3224, i16 -222, i16 3299, i16 3923, i4 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 20 'mux' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %tmp_1 to i20" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 21 'sext' 'sext_ln34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 22 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 23 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.06ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 1530, i16 -3316, i16 -2145, i16 -1851, i16 4672, i16 3149, i16 3768, i16 -4060, i16 2451, i16 3116, i16 4783, i16 -3673, i16 -2333, i16 25, i16 2437, i16 637, i4 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 24 'mux' 'tmp_3' <Predicate = (!icmp_ln24)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_3 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 25 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_2)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 26 'specregionend' 'empty_31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_0_1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 27 'store' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 28 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 29 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.15>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ %add_ln31, %1 ], [ 0, %hls_label_0 ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ %select_ln31, %1 ], [ 0, %hls_label_0 ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 31 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ %out_w, %1 ], [ 0, %hls_label_0 ]"   --->   Operation 32 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 33 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 35 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln39_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 36 'bitconcatenate' 'shl_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i7 %shl_ln39_1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 37 'zext' 'zext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%sub_ln39 = sub i11 %zext_ln39_2, %zext_ln39_4" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 38 'sub' 'sub_ln39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp eq i10 %indvar_flatten, -240" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 39 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.73ns)   --->   "%add_ln31 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 40 'add' 'add_ln31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader5" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.78ns)   --->   "%out_h = add i5 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 42 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 44 'speclooptripcount' 'empty_34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, -4" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 45 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 46 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln39_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 48 'bitconcatenate' 'shl_ln39_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %shl_ln39_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 49 'zext' 'zext_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln39_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 50 'bitconcatenate' 'shl_ln39_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln39_16 = zext i7 %shl_ln39_1_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 51 'zext' 'zext_ln39_16' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%sub_ln39_5 = sub i11 %zext_ln39, %zext_ln39_16" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 52 'sub' 'sub_ln39_5' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%select_ln32_12 = select i1 %icmp_ln33, i11 %sub_ln39_5, i11 %sub_ln39" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 53 'select' 'select_ln32_12' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i5 %out_h, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 54 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln39)   --->   "%zext_ln36 = zext i5 %select_ln32 to i11" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 55 'zext' 'zext_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln39 = add i11 %zext_ln36, %select_ln32_12" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 56 'add' 'add_ln39' <Predicate = (!icmp_ln31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i11 %add_ln39 to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 57 'sext' 'sext_ln39_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i32 %sext_ln39_1 to i64" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 58 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln39_3" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 59 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 60 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 61 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_0 = phi i20 [ %buffer, %hls_label_2 ], [ %sext_ln34, %.preheader5 ]"   --->   Operation 62 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%in_d_0 = phi i1 [ true, %hls_label_2 ], [ false, %.preheader5 ]"   --->   Operation 63 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 64 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %in_d_0, label %1, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 66 'load' 'input_load' <Predicate = (!in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 67 'br' <Predicate = (!in_d_0)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 68 'load' 'input_load' <Predicate = (!in_d_0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_buffer_0_1_l = load i32* %kernel_buffer_0_1" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 69 'load' 'kernel_buffer_0_1_l' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 70 'sext' 'sext_ln39' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (8.51ns)   --->   "%mul_ln39 = mul nsw i32 %kernel_buffer_0_1_l, %sext_ln39" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 71 'mul' 'mul_ln39' <Predicate = (!in_d_0)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln39, i32 13, i32 31)" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = (!in_d_0)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 73 'specregionbegin' 'tmp_5' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:38]   --->   Operation 74 'specpipeline' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i19 %trunc_ln to i20" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 75 'sext' 'sext_ln39_2' <Predicate = (!in_d_0)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (2.19ns)   --->   "%buffer = add i20 %sext_ln39_2, %buffer_0" [../layers_c/pointwise_conv2d.cpp:39]   --->   Operation 76 'add' 'buffer' <Predicate = (!in_d_0)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_5)" [../layers_c/pointwise_conv2d.cpp:45]   --->   Operation 77 'specregionend' 'empty_33' <Predicate = (!in_d_0)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 5.06>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %buffer_0, i32 19)" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 78 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%trunc_ln46 = trunc i20 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 79 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%xor_ln46 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 80 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%select_ln46 = select i1 %xor_ln46, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:46]   --->   Operation 81 'select' 'select_ln46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln47 = and i16 %select_ln46, %trunc_ln46" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 82 'and' 'and_ln47' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i11 %add_ln39 to i15" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 83 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.81ns)   --->   "%add_ln47_1 = add i15 %zext_ln24, %sext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 84 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i15 %add_ln47_1 to i32" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 85 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i32 %sext_ln47_1 to i64" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 86 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln47" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 87 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (3.25ns)   --->   "store i16 %and_ln47, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:47]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_8 : Operation 89 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln32" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 89 'add' 'out_w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_0_1   (alloca           ) [ 001111111]
br_ln24             (br               ) [ 011111111]
out_d_0             (phi              ) [ 001000000]
phi_mul             (phi              ) [ 001000000]
zext_ln24           (zext             ) [ 000111111]
add_ln24            (add              ) [ 011111111]
icmp_ln24           (icmp             ) [ 001111111]
empty               (speclooptripcount) [ 000000000]
out_d               (add              ) [ 011111111]
br_ln24             (br               ) [ 000000000]
trunc_ln25          (trunc            ) [ 000000000]
tmp_1               (mux              ) [ 000000000]
sext_ln34           (sext             ) [ 000111111]
tmp_2               (specregionbegin  ) [ 000000000]
specpipeline_ln27   (specpipeline     ) [ 000000000]
tmp_3               (mux              ) [ 000000000]
kernel_buffer_0     (sext             ) [ 000000000]
empty_31            (specregionend    ) [ 000000000]
store_ln26          (store            ) [ 000000000]
br_ln32             (br               ) [ 001111111]
ret_ln0             (ret              ) [ 000000000]
indvar_flatten      (phi              ) [ 000100000]
out_h_0             (phi              ) [ 000100000]
out_w_0             (phi              ) [ 000100000]
specpipeline_ln32   (specpipeline     ) [ 000000000]
shl_ln              (bitconcatenate   ) [ 000000000]
zext_ln39_2         (zext             ) [ 000000000]
shl_ln39_1          (bitconcatenate   ) [ 000000000]
zext_ln39_4         (zext             ) [ 000000000]
sub_ln39            (sub              ) [ 000000000]
icmp_ln31           (icmp             ) [ 001111111]
add_ln31            (add              ) [ 001111111]
br_ln31             (br               ) [ 000000000]
out_h               (add              ) [ 000000000]
specpipeline_ln32   (specpipeline     ) [ 000000000]
empty_34            (speclooptripcount) [ 000000000]
icmp_ln33           (icmp             ) [ 000000000]
select_ln32         (select           ) [ 000011111]
specpipeline_ln32   (specpipeline     ) [ 000000000]
shl_ln39_mid1       (bitconcatenate   ) [ 000000000]
zext_ln39           (zext             ) [ 000000000]
shl_ln39_1_mid1     (bitconcatenate   ) [ 000000000]
zext_ln39_16        (zext             ) [ 000000000]
sub_ln39_5          (sub              ) [ 000000000]
select_ln32_12      (select           ) [ 000000000]
select_ln31         (select           ) [ 001111111]
zext_ln36           (zext             ) [ 000000000]
add_ln39            (add              ) [ 000011111]
sext_ln39_1         (sext             ) [ 000000000]
zext_ln39_3         (zext             ) [ 000000000]
input_addr          (getelementptr    ) [ 000011110]
br_ln36             (br               ) [ 001111111]
br_ln0              (br               ) [ 011111111]
buffer_0            (phi              ) [ 000011111]
in_d_0              (phi              ) [ 000011110]
empty_32            (speclooptripcount) [ 000000000]
br_ln36             (br               ) [ 000000000]
br_ln36             (br               ) [ 001111111]
input_load          (load             ) [ 000010100]
kernel_buffer_0_1_l (load             ) [ 000000000]
sext_ln39           (sext             ) [ 000000000]
mul_ln39            (mul              ) [ 000000000]
trunc_ln            (partselect       ) [ 000010010]
tmp_5               (specregionbegin  ) [ 000000000]
specpipeline_ln38   (specpipeline     ) [ 000000000]
sext_ln39_2         (sext             ) [ 000000000]
buffer              (add              ) [ 001110001]
empty_33            (specregionend    ) [ 000000000]
tmp                 (bitselect        ) [ 000000000]
trunc_ln46          (trunc            ) [ 000000000]
xor_ln46            (xor              ) [ 000000000]
select_ln46         (select           ) [ 000000000]
and_ln47            (and              ) [ 000000000]
sext_ln47           (sext             ) [ 000000000]
add_ln47_1          (add              ) [ 000000000]
sext_ln47_1         (sext             ) [ 000000000]
zext_ln47           (zext             ) [ 000000000]
output_addr         (getelementptr    ) [ 000000000]
store_ln47          (store            ) [ 000000000]
out_w               (add              ) [ 001111111]
br_ln33             (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="kernel_buffer_0_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_0_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="1"/>
<pin id="151" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="output_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln47_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="14" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/8 "/>
</bind>
</comp>

<comp id="167" class="1005" name="out_d_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="1"/>
<pin id="169" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="out_d_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="5" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="phi_mul_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="1"/>
<pin id="180" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="phi_mul_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="1"/>
<pin id="191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="out_h_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="1"/>
<pin id="202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="out_h_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="out_w_0_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="out_w_0_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="buffer_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="20" slack="1"/>
<pin id="224" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="buffer_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="20" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="16" slack="2"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="in_d_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="in_d_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln24_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln24_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="14" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln24_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="out_d_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln25_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="0" index="3" bw="13" slack="0"/>
<pin id="276" dir="0" index="4" bw="13" slack="0"/>
<pin id="277" dir="0" index="5" bw="6" slack="0"/>
<pin id="278" dir="0" index="6" bw="13" slack="0"/>
<pin id="279" dir="0" index="7" bw="7" slack="0"/>
<pin id="280" dir="0" index="8" bw="10" slack="0"/>
<pin id="281" dir="0" index="9" bw="14" slack="0"/>
<pin id="282" dir="0" index="10" bw="1" slack="0"/>
<pin id="283" dir="0" index="11" bw="11" slack="0"/>
<pin id="284" dir="0" index="12" bw="8" slack="0"/>
<pin id="285" dir="0" index="13" bw="13" slack="0"/>
<pin id="286" dir="0" index="14" bw="9" slack="0"/>
<pin id="287" dir="0" index="15" bw="13" slack="0"/>
<pin id="288" dir="0" index="16" bw="13" slack="0"/>
<pin id="289" dir="0" index="17" bw="4" slack="0"/>
<pin id="290" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sext_ln34_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="12" slack="0"/>
<pin id="316" dir="0" index="2" bw="13" slack="0"/>
<pin id="317" dir="0" index="3" bw="13" slack="0"/>
<pin id="318" dir="0" index="4" bw="12" slack="0"/>
<pin id="319" dir="0" index="5" bw="14" slack="0"/>
<pin id="320" dir="0" index="6" bw="13" slack="0"/>
<pin id="321" dir="0" index="7" bw="13" slack="0"/>
<pin id="322" dir="0" index="8" bw="13" slack="0"/>
<pin id="323" dir="0" index="9" bw="13" slack="0"/>
<pin id="324" dir="0" index="10" bw="13" slack="0"/>
<pin id="325" dir="0" index="11" bw="14" slack="0"/>
<pin id="326" dir="0" index="12" bw="13" slack="0"/>
<pin id="327" dir="0" index="13" bw="13" slack="0"/>
<pin id="328" dir="0" index="14" bw="6" slack="0"/>
<pin id="329" dir="0" index="15" bw="13" slack="0"/>
<pin id="330" dir="0" index="16" bw="11" slack="0"/>
<pin id="331" dir="0" index="17" bw="4" slack="0"/>
<pin id="332" dir="1" index="18" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="kernel_buffer_0_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln26_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="shl_ln_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln39_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="shl_ln39_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln39_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sub_ln39_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln31_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="0" index="1" bw="10" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln31_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="out_h_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln33_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln32_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="0" index="2" bw="5" slack="0"/>
<pin id="418" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="shl_ln39_mid1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="5" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_mid1/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln39_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln39_1_mid1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln39_1_mid1/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln39_16_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_16/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sub_ln39_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="7" slack="0"/>
<pin id="449" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln39_5/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln32_12_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="0" index="2" bw="11" slack="0"/>
<pin id="456" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_12/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln31_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln36_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln39_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="0"/>
<pin id="475" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln39_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="11" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln39_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="kernel_buffer_0_1_l_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="5"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_0_1_l/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln39_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="mul_ln39_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="19" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="0" index="3" bw="6" slack="0"/>
<pin id="504" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln39_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="19" slack="1"/>
<pin id="511" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_2/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="buffer_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="19" slack="0"/>
<pin id="514" dir="0" index="1" bw="20" slack="3"/>
<pin id="515" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="20" slack="1"/>
<pin id="521" dir="0" index="2" bw="6" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln46_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="20" slack="1"/>
<pin id="528" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln46_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln46_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="0"/>
<pin id="539" dir="0" index="2" bw="16" slack="0"/>
<pin id="540" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="and_ln47_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln47_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="2"/>
<pin id="553" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln47_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="14" slack="3"/>
<pin id="556" dir="0" index="1" bw="11" slack="0"/>
<pin id="557" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="sext_ln47_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln47_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="out_w_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="2"/>
<pin id="571" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/8 "/>
</bind>
</comp>

<comp id="573" class="1005" name="kernel_buffer_0_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_0_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln24_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="15" slack="3"/>
<pin id="581" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="584" class="1005" name="add_ln24_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="14" slack="0"/>
<pin id="586" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="592" class="1005" name="out_d_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="0"/>
<pin id="594" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="597" class="1005" name="sext_ln34_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="20" slack="2"/>
<pin id="599" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln31_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="606" class="1005" name="add_ln31_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="10" slack="0"/>
<pin id="608" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="611" class="1005" name="select_ln32_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="2"/>
<pin id="613" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln31_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln39_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="2"/>
<pin id="623" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="626" class="1005" name="input_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="14" slack="1"/>
<pin id="628" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="input_load_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="1"/>
<pin id="633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="636" class="1005" name="trunc_ln_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="19" slack="1"/>
<pin id="638" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="641" class="1005" name="buffer_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="20" slack="1"/>
<pin id="643" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="646" class="1005" name="out_w_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="1"/>
<pin id="648" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="116" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="116" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="100" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="235"><net_src comp="120" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="118" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="248"><net_src comp="182" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="182" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="171" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="171" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="171" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="293"><net_src comp="24" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="271" pin=4"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="271" pin=5"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="271" pin=6"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="271" pin=7"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="271" pin=8"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="271" pin=9"/></net>

<net id="301"><net_src comp="40" pin="0"/><net_sink comp="271" pin=10"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="271" pin=11"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="271" pin=12"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="271" pin=13"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="271" pin=14"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="271" pin=15"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="271" pin=16"/></net>

<net id="308"><net_src comp="267" pin="1"/><net_sink comp="271" pin=17"/></net>

<net id="312"><net_src comp="271" pin="18"/><net_sink comp="309" pin=0"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="313" pin=4"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="313" pin=5"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="313" pin=6"/></net>

<net id="340"><net_src comp="78" pin="0"/><net_sink comp="313" pin=7"/></net>

<net id="341"><net_src comp="80" pin="0"/><net_sink comp="313" pin=8"/></net>

<net id="342"><net_src comp="82" pin="0"/><net_sink comp="313" pin=9"/></net>

<net id="343"><net_src comp="84" pin="0"/><net_sink comp="313" pin=10"/></net>

<net id="344"><net_src comp="86" pin="0"/><net_sink comp="313" pin=11"/></net>

<net id="345"><net_src comp="88" pin="0"/><net_sink comp="313" pin=12"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="313" pin=13"/></net>

<net id="347"><net_src comp="92" pin="0"/><net_sink comp="313" pin=14"/></net>

<net id="348"><net_src comp="94" pin="0"/><net_sink comp="313" pin=15"/></net>

<net id="349"><net_src comp="96" pin="0"/><net_sink comp="313" pin=16"/></net>

<net id="350"><net_src comp="267" pin="1"/><net_sink comp="313" pin=17"/></net>

<net id="354"><net_src comp="313" pin="18"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="102" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="204" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="6" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="104" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="204" pin="4"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="106" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="368" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="193" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="108" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="193" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="110" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="204" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="18" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="215" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="114" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="6" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="215" pin="4"/><net_sink comp="414" pin=2"/></net>

<net id="427"><net_src comp="102" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="402" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="6" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="104" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="402" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="106" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="430" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="408" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="384" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="408" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="402" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="204" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="414" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="452" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="124" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="126" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="128" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="222" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="132" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="222" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="134" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="222" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="518" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="118" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="136" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="40" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="526" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="544" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="558"><net_src comp="551" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="572"><net_src comp="18" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="138" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="582"><net_src comp="245" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="587"><net_src comp="249" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="595"><net_src comp="261" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="600"><net_src comp="309" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="605"><net_src comp="390" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="396" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="614"><net_src comp="414" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="619"><net_src comp="460" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="624"><net_src comp="472" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="629"><net_src comp="142" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="634"><net_src comp="149" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="639"><net_src comp="499" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="644"><net_src comp="512" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="649"><net_src comp="568" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="215" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: pointwise_conv2d_fix : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		trunc_ln25 : 1
		tmp_1 : 2
		sext_ln34 : 3
		tmp_3 : 2
		kernel_buffer_0 : 3
		empty_31 : 1
		store_ln26 : 4
	State 3
		shl_ln : 1
		zext_ln39_2 : 2
		shl_ln39_1 : 1
		zext_ln39_4 : 2
		sub_ln39 : 3
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln32 : 2
		shl_ln39_mid1 : 2
		zext_ln39 : 3
		shl_ln39_1_mid1 : 2
		zext_ln39_16 : 3
		sub_ln39_5 : 4
		select_ln32_12 : 5
		select_ln31 : 2
		zext_ln36 : 3
		add_ln39 : 6
		sext_ln39_1 : 7
		zext_ln39_3 : 8
		input_addr : 9
	State 4
		br_ln36 : 1
	State 5
	State 6
		mul_ln39 : 1
		trunc_ln : 2
	State 7
		buffer : 1
		empty_33 : 1
	State 8
		xor_ln46 : 1
		select_ln46 : 1
		and_ln47 : 2
		add_ln47_1 : 1
		sext_ln47_1 : 2
		zext_ln47 : 3
		output_addr : 4
		store_ln47 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln24_fu_249    |    0    |    0    |    19   |
|          |      out_d_fu_261      |    0    |    0    |    15   |
|          |     add_ln31_fu_396    |    0    |    0    |    14   |
|    add   |      out_h_fu_402      |    0    |    0    |    15   |
|          |     add_ln39_fu_472    |    0    |    0    |    13   |
|          |      buffer_fu_512     |    0    |    0    |    27   |
|          |    add_ln47_1_fu_554   |    0    |    0    |    19   |
|          |      out_w_fu_568      |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_1_fu_271      |    0    |    0    |    65   |
|          |      tmp_3_fu_313      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln32_fu_414   |    0    |    0    |    5    |
|  select  |  select_ln32_12_fu_452 |    0    |    0    |    11   |
|          |   select_ln31_fu_460   |    0    |    0    |    5    |
|          |   select_ln46_fu_536   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln24_fu_255    |    0    |    0    |    11   |
|   icmp   |    icmp_ln31_fu_390    |    0    |    0    |    13   |
|          |    icmp_ln33_fu_408    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln39_fu_384    |    0    |    0    |    14   |
|          |    sub_ln39_5_fu_446   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln39_fu_493    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln47_fu_544    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln46_fu_530    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln24_fu_245    |    0    |    0    |    0    |
|          |   zext_ln39_2_fu_368   |    0    |    0    |    0    |
|          |   zext_ln39_4_fu_380   |    0    |    0    |    0    |
|   zext   |    zext_ln39_fu_430    |    0    |    0    |    0    |
|          |   zext_ln39_16_fu_442  |    0    |    0    |    0    |
|          |    zext_ln36_fu_468    |    0    |    0    |    0    |
|          |   zext_ln39_3_fu_482   |    0    |    0    |    0    |
|          |    zext_ln47_fu_563    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln25_fu_267   |    0    |    0    |    0    |
|          |    trunc_ln46_fu_526   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln34_fu_309    |    0    |    0    |    0    |
|          | kernel_buffer_0_fu_351 |    0    |    0    |    0    |
|          |   sext_ln39_1_fu_478   |    0    |    0    |    0    |
|   sext   |    sext_ln39_fu_490    |    0    |    0    |    0    |
|          |   sext_ln39_2_fu_509   |    0    |    0    |    0    |
|          |    sext_ln47_fu_551    |    0    |    0    |    0    |
|          |   sext_ln47_1_fu_559   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_360     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln39_1_fu_372   |    0    |    0    |    0    |
|          |  shl_ln39_mid1_fu_422  |    0    |    0    |    0    |
|          | shl_ln39_1_mid1_fu_434 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_499    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_518       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   405   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln24_reg_584    |   14   |
|     add_ln31_reg_606    |   10   |
|     add_ln39_reg_621    |   11   |
|     buffer_0_reg_222    |   20   |
|      buffer_reg_641     |   20   |
|    icmp_ln31_reg_602    |    1   |
|      in_d_0_reg_232     |    1   |
|  indvar_flatten_reg_189 |   10   |
|    input_addr_reg_626   |   14   |
|    input_load_reg_631   |   16   |
|kernel_buffer_0_1_reg_573|   32   |
|     out_d_0_reg_167     |    5   |
|      out_d_reg_592      |    5   |
|     out_h_0_reg_200     |    5   |
|     out_w_0_reg_211     |    5   |
|      out_w_reg_646      |    5   |
|     phi_mul_reg_178     |   14   |
|   select_ln31_reg_616   |    5   |
|   select_ln32_reg_611   |    5   |
|    sext_ln34_reg_597    |   20   |
|     trunc_ln_reg_636    |   19   |
|    zext_ln24_reg_579    |   15   |
+-------------------------+--------+
|          Total          |   252  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| in_d_0_reg_232 |  p0  |   2  |   1  |    2   ||    9    |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |    2   ||  1.769  ||    9    |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   405  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   252  |   414  |
+-----------+--------+--------+--------+--------+
