# DPA to DRAM Address Mapping ë¶„ì„

**ëª©ì **: devdax ë°©ì‹ì˜ íƒ€ë‹¹ì„± ê²€ì¦
**í•µì‹¬ ì§ˆë¬¸**: /dev/dax ì£¼ì†Œê°€ ì‹¤ì œ DRAM ì£¼ì†Œë¡œ ì–´ë–»ê²Œ ë§¤í•‘ë˜ëŠ”ê°€?

---

## ğŸ“‹ ìš©ì–´ ì •ë¦¬

### DPA (Device Physical Address)
```
- /dev/dax0.0ë¥¼ í†µí•´ ì ‘ê·¼í•˜ëŠ” ì£¼ì†Œ
- User spaceì—ì„œ ë³´ì´ëŠ” ì„ í˜• ì£¼ì†Œ ê³µê°„
- ì˜ˆ: 0x0000000000000000 ~ 0x0000001FFFFFFFFF (128GB)
```

### HPA (Host Physical Address)
```
- ì‹œìŠ¤í…œ ë©”ëª¨ë¦¬ ë§µì—ì„œì˜ ë¬¼ë¦¬ ì£¼ì†Œ
- CPUê°€ ì¸ì‹í•˜ëŠ” ì£¼ì†Œ
- CXL.memì„ í†µí•´ CXL deviceë¡œ ì „ë‹¬
```

### DRAM Address
```
- ì‹¤ì œ DRAM ì¹©ì˜ ë¬¼ë¦¬ì  ì£¼ì†Œ
- êµ¬ì„± ìš”ì†Œ:
  * Rank: 0-3
  * Bank Group (BG): 0-7
  * Bank Address (BA): 0-3
  * Row: 0-262143 (18-bit)
  * Column: 0-2047 (11-bit)
  * Chip ID (CID): 0-15
```

---

## ğŸ—ºï¸ Address Mapping Chain

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  User Application                                   â”‚
â”‚  addr = 0x1000 (DPA in /dev/dax0.0)                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚ mmap() / read() / write()
                   â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Kernel (DAX driver)                                â”‚
â”‚  DPA â†’ HPA translation                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚ Memory transaction
                   â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  CXL.mem Protocol                                   â”‚
â”‚  HPA carried in CXL.mem packet                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚ CXL transaction
                   â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  CXL Device (CMM-D)                                 â”‚
â”‚  HPA â†’ DPA (via HDM decoder)                        â”‚
â”‚  DPA â†’ DRAM Address (controller logic)             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                   â”‚ DRAM command
                   â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  DRAM (Physical Memory)                             â”‚
â”‚  rank/bg/ba/row/column                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Mapping ì •ë³´ (ì‚¬ìš©ì ì œê³µ ì˜ˆì •)

### CXL Device êµ¬ì„±

```
Device: CMM-D (CXL Type3 Memory Module)
Capacity: (TBD)
DRAM Configuration:
  - Ranks: (TBD)
  - Bank Groups: (TBD)
  - Banks per group: (TBD)
  - Rows per bank: (TBD)
  - Columns per row: (TBD)
  - Data width: (TBD)
```

### DPA Bit Layout

```
DPA êµ¬ì¡° (ì‚¬ìš©ì ì œê³µ ì˜ˆì •):

Bit [?:?]: Rank selection
Bit [?:?]: Bank Group
Bit [?:?]: Bank Address
Bit [?:?]: Row
Bit [?:?]: Column
Bit [?:?]: Byte offset

ì˜ˆì‹œ (ê°€ì •):
DPA[63:0]
  [63:36]: Reserved
  [35:34]: Rank (2-bit, 4 ranks)
  [33:31]: Bank Group (3-bit, 8 BG)
  [30:29]: Bank Address (2-bit, 4 BA)
  [28:11]: Row (18-bit, 262K rows)
  [10:6]:  Column (5-bit, 32 columns Ã— 64B = 2K columns)
  [5:0]:   Byte offset (6-bit, 64B cache line)
```

### Address Translation Function

```python
def dpa_to_dram_address(dpa):
    """
    DPAë¥¼ DRAM addressë¡œ ë³€í™˜

    (ì‚¬ìš©ìê°€ ì œê³µí•  ì‹¤ì œ ë§¤í•‘ ë¡œì§)
    """

    # Bit extraction (ì˜ˆì‹œ, ì‹¤ì œ ê°’ì€ ì‚¬ìš©ì ì œê³µ)
    rank = (dpa >> 34) & 0x3
    bg = (dpa >> 31) & 0x7
    ba = (dpa >> 29) & 0x3
    row = (dpa >> 11) & 0x3FFFF
    col = (dpa >> 6) & 0x1F
    byte_offset = dpa & 0x3F

    return {
        'rank': rank,
        'bank_group': bg,
        'bank_address': ba,
        'row': row,
        'column': col,
        'byte_offset': byte_offset
    }
```

---

## ğŸ”¬ íƒ€ë‹¹ì„± ê²€ì¦ í•­ëª©

### 1. ìˆœì°¨ ì ‘ê·¼ íŒ¨í„´

**ì§ˆë¬¸**: DPAë¥¼ ìˆœì°¨ì ìœ¼ë¡œ ì¦ê°€ì‹œí‚¤ë©´ DRAM ì£¼ì†Œê°€ ì–´ë–»ê²Œ ë³€í•˜ëŠ”ê°€?

```python
# Test case
for dpa in range(0, 1024 * 1024, 64):  # 1MB, 64B ê°„ê²©
    dram_addr = dpa_to_dram_address(dpa)
    print(f"DPA 0x{dpa:x} -> Rank {dram_addr['rank']}, "
          f"BG {dram_addr['bank_group']}, BA {dram_addr['bank_address']}, "
          f"Row {dram_addr['row']}, Col {dram_addr['column']}")

# ê¸°ëŒ€ë˜ëŠ” íŒ¨í„´:
# - Columnì´ ë¨¼ì € ì¦ê°€? (Row buffer ë‚´ì—ì„œ ì´ë™)
# - Rowê°€ ë¨¼ì € ì¦ê°€? (Row ê°„ ì´ë™)
# - Bank interleaving?
```

**ì¤‘ìš”ì„±**:
- March ì•Œê³ ë¦¬ì¦˜ì€ ìˆœì°¨ ì ‘ê·¼ì„ ê°€ì •
- Column ë‚´ â†’ Row ë‚´ â†’ Bank ë‚´ ìˆœì„œê°€ ì¤‘ìš”
- ìˆœì°¨ì„±ì´ ë³´ì¥ë˜ì§€ ì•Šìœ¼ë©´ March-like íŒ¨í„´ ë¶ˆê°€ëŠ¥

### 2. Row Buffer í™œìš©

**ì§ˆë¬¸**: ê°™ì€ Rowì˜ ì—°ì†ëœ Columnì„ ì ‘ê·¼í•  ìˆ˜ ìˆëŠ”ê°€?

```python
# ê°™ì€ rowì˜ ë‹¤ë¥¸ column ì ‘ê·¼
dpa1 = get_dpa_for(rank=0, bg=0, ba=0, row=100, col=0)
dpa2 = get_dpa_for(rank=0, bg=0, ba=0, row=100, col=1)

delta = dpa2 - dpa1
print(f"Column delta in DPA: {delta} bytes")

# ê¸°ëŒ€: deltaê°€ ì‘ê³  ì˜ˆì¸¡ ê°€ëŠ¥
# â†’ Row buffer hit ìµœì í™” ê°€ëŠ¥
```

**ì¤‘ìš”ì„±**:
- Row buffer locality í™œìš©
- ì„±ëŠ¥ ìµœì í™”
- DRAM timing íŠ¹ì„± í™œìš©

### 3. Bank/Row ê²½ê³„

**ì§ˆë¬¸**: Bankë‚˜ Rowê°€ ë°”ë€” ë•Œ DPAê°€ ì–´ë–»ê²Œ ë³€í•˜ëŠ”ê°€?

```python
# Row boundary
last_col_in_row = get_dpa_for(rank=0, bg=0, ba=0, row=100, col=2047)
first_col_next_row = get_dpa_for(rank=0, bg=0, ba=0, row=101, col=0)
row_boundary = first_col_next_row - last_col_in_row

# Bank boundary
last_row_in_bank = get_dpa_for(rank=0, bg=0, ba=0, row=262143, col=2047)
first_row_next_bank = get_dpa_for(rank=0, bg=0, ba=1, row=0, col=0)
bank_boundary = first_row_next_bank - last_row_in_bank
```

**ì¤‘ìš”ì„±**:
- Ascending/Descending íŒ¨í„´ êµ¬í˜„
- Bank thrashing êµ¬í˜„
- Address wrap-around ì²˜ë¦¬

### 4. Interleaving/Scrambling

**ì§ˆë¬¸**: Address interleavingì´ë‚˜ scramblingì´ ì ìš©ë˜ëŠ”ê°€?

```
ê°€ëŠ¥í•œ ì‹œë‚˜ë¦¬ì˜¤:

Scenario A: Direct mapping (ì´ìƒì )
  DPA[10:6] â†’ Column[4:0]
  ìˆœì°¨ DPA â†’ ìˆœì°¨ Column

Scenario B: Bank interleaving
  DPA[8:6] â†’ Bank
  DPA[10:9] â†’ Column[4:3]
  ìˆœì°¨ DPA â†’ Bankê°€ ë²ˆê°ˆì•„ ë°”ë€œ

Scenario C: Address scrambling
  Column = scramble(DPA[10:6])
  ìˆœì°¨ DPA â†’ ë¬´ì‘ìœ„ Column
```

**ì¤‘ìš”ì„±**:
- Interleaving: ì„±ëŠ¥ ìµœì í™”ìš©, ì˜ˆì¸¡ ê°€ëŠ¥
- Scrambling: ë³´ì•ˆìš©, ì˜ˆì¸¡ ë¶ˆê°€ â†’ devdax ë°©ì‹ ì–´ë ¤ì›€

---

## ğŸ¯ devdax íƒ€ë‹¹ì„± íŒë‹¨ ê¸°ì¤€

### âœ… devdax ì‚¬ìš© ê°€ëŠ¥í•œ ê²½ìš°

```
1. DPA â†’ DRAM ë§¤í•‘ì´ ëª…í™•í•˜ê³  ì˜ˆì¸¡ ê°€ëŠ¥
2. ìˆœì°¨ DPA ì ‘ê·¼ì´ ì˜ë¯¸ìˆëŠ” DRAM íŒ¨í„´ ìƒì„±
3. Ascending/Descending êµ¬í˜„ ê°€ëŠ¥
4. Row/Bank ê²½ê³„ ì œì–´ ê°€ëŠ¥
5. March-like ì•Œê³ ë¦¬ì¦˜ êµ¬í˜„ ê°€ëŠ¥
```

**ê²°ë¡ **: devdaxë¡œ ì „í™˜ âœ…

### âŒ devdax ì‚¬ìš© ë¶ˆê°€ëŠ¥í•œ ê²½ìš°

```
1. Address scramblingìœ¼ë¡œ ì¸í•´ ë§¤í•‘ ì˜ˆì¸¡ ë¶ˆê°€
2. ìˆœì°¨ ì ‘ê·¼ì´ ë¬´ì‘ìœ„ DRAM ì ‘ê·¼ìœ¼ë¡œ ë³€í™˜
3. Row/Bank ì œì–´ ë¶ˆê°€ëŠ¥
4. March ì•Œê³ ë¦¬ì¦˜ êµ¬í˜„ ë¶ˆê°€
```

**ê²°ë¡ **: MBIST ë°©ì‹ ìœ ì§€ ë˜ëŠ” ë‹¤ë¥¸ ëŒ€ì•ˆ í•„ìš” âŒ

### âš ï¸ ë¶€ë¶„ì  ì‚¬ìš© ê°€ëŠ¥í•œ ê²½ìš°

```
1. ë§¤í•‘ì€ ì˜ˆì¸¡ ê°€ëŠ¥í•˜ì§€ë§Œ ë³µì¡
2. íŠ¹ì • íŒ¨í„´ë§Œ êµ¬í˜„ ê°€ëŠ¥
3. ì¶”ê°€ ê³„ì‚°/ë³€í™˜ í•„ìš”
```

**ê²°ë¡ **: êµ¬í˜„ ë³µì¡ë„ vs ì´ì  ë¹„êµ í•„ìš” âš ï¸

---

## ğŸ“Š ê²€ì¦ ì‹¤í—˜ ê³„íš

### Experiment 1: Sequential Access Pattern

```python
"""DPA ìˆœì°¨ ì ‘ê·¼ ì‹œ DRAM ì£¼ì†Œ ë³€í™” ê´€ì°°"""

import mmap
import os

device = '/dev/dax0.0'
block_size = 4096  # 4KB
num_blocks = 100

fd = os.open(device, os.O_RDWR)
mm = mmap.mmap(fd, block_size * num_blocks, mmap.MAP_SHARED)

# Write sequential pattern
for i in range(num_blocks):
    offset = i * block_size
    pattern = i.to_bytes(8, 'little')
    mm[offset:offset+8] = pattern

# ë™ì‹œì— DRAM address ëª¨ë‹ˆí„°ë§ (ë°©ë²• TBD)
# - Mailbox command?
# - Debug register?
# - External analyzer?

mm.close()
os.close(fd)
```

### Experiment 2: Row Boundary Detection

```python
"""Row ê²½ê³„ ê°ì§€"""

# Strategy:
# 1. Sequential writeë¡œ ì „ì²´ ë©”ëª¨ë¦¬ ì´ˆê¸°í™”
# 2. íŠ¹ì • íŒ¨í„´ìœ¼ë¡œ read
# 3. CE count ë³€í™” ê´€ì°°
# 4. CE ë°œìƒ ìœ„ì¹˜ = Row ê²½ê³„ ì¶”ì •?

# (êµ¬ì²´ì  ë°©ë²•ì€ ë§¤í•‘ ì •ë³´ í™•ì¸ í›„)
```

### Experiment 3: Bank Interleaving Check

```python
"""Bank interleaving í™•ì¸"""

# Write pattern to consecutive DPA
# Check if banks are interleaved

# ë°©ë²•:
# - Performance counter ì‚¬ìš©?
# - Memory bandwidth ì¸¡ì •?
# - CE pattern ë¶„ì„?
```

---

## ğŸ“ ì‚¬ìš©ì ì œê³µ í•„ìš” ì •ë³´

ë‹¤ìŒ ì •ë³´ë¥¼ ì œê³µí•´ì£¼ì‹œë©´ ë¶„ì„ì„ ì™„ì„±í•˜ê² ìŠµë‹ˆë‹¤:

### 1. CMM-D ì‚¬ì–‘
```
- [ ] ì „ì²´ ìš©ëŸ‰
- [ ] DRAM êµ¬ì„± (rank/bg/ba/row/col)
- [ ] Data width
- [ ] ECC êµ¬ì„±
```

### 2. DPA Bit Layout
```
- [ ] DPAì—ì„œ ê° DRAM address í•„ë“œì˜ bit ìœ„ì¹˜
- [ ] Byte offset, column, row, bank, rank ë§¤í•‘
- [ ] Reserved bits
```

### 3. Address Translation
```
- [ ] DPA â†’ DRAM ë³€í™˜ í•¨ìˆ˜ ë˜ëŠ” ê·œì¹™
- [ ] Interleaving ë°©ì‹ (ìˆë‹¤ë©´)
- [ ] Scrambling ì—¬ë¶€
```

### 4. ì œì•½ì‚¬í•­
```
- [ ] íŠ¹ì • ì£¼ì†Œ ë²”ìœ„ ì œì•½
- [ ] Alignment ìš”êµ¬ì‚¬í•­
- [ ] Access granularity
```

### 5. ê²€ì¦ ë°©ë²•
```
- [ ] DRAM address í™•ì¸ ë°©ë²•
- [ ] Debug register ì ‘ê·¼ ë°©ë²•
- [ ] Monitoring tool ì¡´ì¬ ì—¬ë¶€
```

---

## ğŸš¦ ë‹¤ìŒ ë‹¨ê³„

### Step 1: ì •ë³´ ìˆ˜ì§‘ (í˜„ì¬ ë‹¨ê³„)
- [x] ë¬¸ì„œ í…œí”Œë¦¿ ì¤€ë¹„
- [ ] ì‚¬ìš©ìë¡œë¶€í„° ë§¤í•‘ ì •ë³´ ìˆ˜ì‹ 
- [ ] ì •ë³´ ì •ë¦¬ ë° ë¶„ì„

### Step 2: ì´ë¡ ì  ê²€ì¦
- [ ] ë§¤í•‘ ê·œì¹™ ì´í•´
- [ ] March ì•Œê³ ë¦¬ì¦˜ êµ¬í˜„ ê°€ëŠ¥ì„± íŒë‹¨
- [ ] ì œì•½ì‚¬í•­ íŒŒì•…

### Step 3: ì‹¤í—˜ì  ê²€ì¦
- [ ] Sequential access í…ŒìŠ¤íŠ¸
- [ ] Row/Bank ê²½ê³„ í™•ì¸
- [ ] CE ë°œìƒ íŒ¨í„´ ê´€ì°°

### Step 4: ì˜ì‚¬ê²°ì •
- [ ] devdax íƒ€ë‹¹ì„± ìµœì¢… íŒë‹¨
- [ ] MBIST vs devdax ë¹„êµí‘œ ì‘ì„±
- [ ] í”„ë¡œì íŠ¸ ë°©í–¥ í™•ì •

---

**ì‘ì„±ì**: AI Assistant
**ìƒíƒœ**: ì‚¬ìš©ì ì…ë ¥ ëŒ€ê¸°
**ì¤‘ìš”ë„**: ğŸ”´ CRITICAL - í”„ë¡œì íŠ¸ ë°©í–¥ ê²°ì •

---

## ğŸ’¬ ì§ˆë¬¸ & ë‹µë³€ ê³µê°„

### Q1: DPA bit layoutì€?
**A**: (ì‚¬ìš©ì ì œê³µ ì˜ˆì •)

### Q2: Interleaving ë°©ì‹ì€?
**A**: (ì‚¬ìš©ì ì œê³µ ì˜ˆì •)

### Q3: DRAM address í™•ì¸ ë°©ë²•ì€?
**A**: (ì‚¬ìš©ì ì œê³µ ì˜ˆì •)

---

*ì´ ë¬¸ì„œëŠ” ì‚¬ìš©ìê°€ ë§¤í•‘ ì •ë³´ë¥¼ ì œê³µí•˜ë©´ ì—…ë°ì´íŠ¸ë©ë‹ˆë‹¤.*
