<!DOCTYPE html>
<html
  lang="zh-cn"
  itemscope
  itemtype="http://schema.org/WebPage"
>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <title>
          Verilog入门笔记：第6章 函数 - 尚坤的博客
        </title>
    

<meta name="renderer" content="webkit" />
<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=yes"/>

<meta name="MobileOptimized" content="width"/>
<meta name="HandheldFriendly" content="true"/>


<meta name="applicable-device" content="pc,mobile">

<meta name="theme-color" content="#f8f5ec" />
<meta name="msapplication-navbutton-color" content="#f8f5ec">
<meta name="apple-mobile-web-app-capable" content="yes">
<meta name="apple-mobile-web-app-status-bar-style" content="#f8f5ec">

<meta name="mobile-web-app-capable" content="yes">

<meta name="author" content="李尚坤" />
  <meta name="description" content="CHAPTER 6 6.1 Verilog函数 函数 function 在模块中定义，位置任意，在模块的任何地方引用，作用范围局限在此模块
不含延迟、时序或时序逻辑控制
至少一个输入变量
只有一个返回值，没有输出
不含非阻塞赋值语句
函数可以调用其他函数
function [range-1:0] function_id ;//声明一个宽度为range，名字为function_id的寄存器变量，返回值通过这个传递 input_declaration ; other_declaration ; procedural_statement ; endfunction 函数调用
function_id(input1, input2, …); 函数声明时，也可以在函数名后加一个括号，将input括起来
function [N-1:0] data_rvs（ input [N-1:0] data_in ...... ） ; 常数函数 在仿真开始之前，在编译期间就计算出结果为常数的函数 不允许访问全局变量或者调用系统函数，可调用另一个常数函数 automatic函数 verliog函数中局部变量为静态的，每次调用时局部变量使用同一个存储空间。如果某个函数在两个不同地方同时调用，两个函数调用行为对同一地址操作，导致不确定的函数结果 使用automatic对函数进行说明，调用时自动分配内存空间 数码管译码 用信号 abcdefg 来控制光亮控制端，用信号 csn 来控制片选，4 位 10 进制的数字个十百千位分别用 4 个 4bit 信号 single_digit, ten_digit, hundred_digit, kilo_digit 来表示，则一个数码管的显示设计可以描述如下
module digital_tube ( input clk , input rstn , input en , input [3:0] single_digit , input [3:0] ten_digit , input [3:0] hundred_digit , input [3:0] kilo_digit , output reg [3:0] csn , //chip select, low-available output reg [6:0] abcdefg //light control ); reg [1:0] scan_r ; //scan_ctrl always @ (posedge clk or negedge rstn) begin if(!" />







<meta name="generator" content="Hugo 0.110.0" />


<link rel="canonical" href="https://shangkunli.github.io/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC6%E7%AB%A0-%E5%87%BD%E6%95%B0/" />





<link rel="icon" href="/favicon.ico" />











<link rel="stylesheet" href="/sass/jane.min.344fee5389fbc3b3675bdee1033db2900b2ebf2bb9afdd7cc0a696f015a8bcf8.css" integrity="sha256-NE/uU4n7w7NnW97hAz2ykAsuvyu5r918wKaW8BWovPg=" media="screen" crossorigin="anonymous">






<link rel="stylesheet" href="/css/custom.css">


<meta property="og:title" content="Verilog入门笔记：第6章 函数" />
<meta property="og:description" content="CHAPTER 6 6.1 Verilog函数 函数 function 在模块中定义，位置任意，在模块的任何地方引用，作用范围局限在此模块
不含延迟、时序或时序逻辑控制
至少一个输入变量
只有一个返回值，没有输出
不含非阻塞赋值语句
函数可以调用其他函数
function [range-1:0] function_id ;//声明一个宽度为range，名字为function_id的寄存器变量，返回值通过这个传递 input_declaration ; other_declaration ; procedural_statement ; endfunction 函数调用
function_id(input1, input2, …); 函数声明时，也可以在函数名后加一个括号，将input括起来
function [N-1:0] data_rvs（ input [N-1:0] data_in ...... ） ; 常数函数 在仿真开始之前，在编译期间就计算出结果为常数的函数 不允许访问全局变量或者调用系统函数，可调用另一个常数函数 automatic函数 verliog函数中局部变量为静态的，每次调用时局部变量使用同一个存储空间。如果某个函数在两个不同地方同时调用，两个函数调用行为对同一地址操作，导致不确定的函数结果 使用automatic对函数进行说明，调用时自动分配内存空间 数码管译码 用信号 abcdefg 来控制光亮控制端，用信号 csn 来控制片选，4 位 10 进制的数字个十百千位分别用 4 个 4bit 信号 single_digit, ten_digit, hundred_digit, kilo_digit 来表示，则一个数码管的显示设计可以描述如下
module digital_tube ( input clk , input rstn , input en , input [3:0] single_digit , input [3:0] ten_digit , input [3:0] hundred_digit , input [3:0] kilo_digit , output reg [3:0] csn , //chip select, low-available output reg [6:0] abcdefg //light control ); reg [1:0] scan_r ; //scan_ctrl always @ (posedge clk or negedge rstn) begin if(!" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://shangkunli.github.io/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC6%E7%AB%A0-%E5%87%BD%E6%95%B0/" /><meta property="article:section" content="post" />

<meta property="article:modified_time" content="2023-01-20T00:00:00+00:00" />
<meta itemprop="name" content="Verilog入门笔记：第6章 函数">
<meta itemprop="description" content="CHAPTER 6 6.1 Verilog函数 函数 function 在模块中定义，位置任意，在模块的任何地方引用，作用范围局限在此模块
不含延迟、时序或时序逻辑控制
至少一个输入变量
只有一个返回值，没有输出
不含非阻塞赋值语句
函数可以调用其他函数
function [range-1:0] function_id ;//声明一个宽度为range，名字为function_id的寄存器变量，返回值通过这个传递 input_declaration ; other_declaration ; procedural_statement ; endfunction 函数调用
function_id(input1, input2, …); 函数声明时，也可以在函数名后加一个括号，将input括起来
function [N-1:0] data_rvs（ input [N-1:0] data_in ...... ） ; 常数函数 在仿真开始之前，在编译期间就计算出结果为常数的函数 不允许访问全局变量或者调用系统函数，可调用另一个常数函数 automatic函数 verliog函数中局部变量为静态的，每次调用时局部变量使用同一个存储空间。如果某个函数在两个不同地方同时调用，两个函数调用行为对同一地址操作，导致不确定的函数结果 使用automatic对函数进行说明，调用时自动分配内存空间 数码管译码 用信号 abcdefg 来控制光亮控制端，用信号 csn 来控制片选，4 位 10 进制的数字个十百千位分别用 4 个 4bit 信号 single_digit, ten_digit, hundred_digit, kilo_digit 来表示，则一个数码管的显示设计可以描述如下
module digital_tube ( input clk , input rstn , input en , input [3:0] single_digit , input [3:0] ten_digit , input [3:0] hundred_digit , input [3:0] kilo_digit , output reg [3:0] csn , //chip select, low-available output reg [6:0] abcdefg //light control ); reg [1:0] scan_r ; //scan_ctrl always @ (posedge clk or negedge rstn) begin if(!">
<meta itemprop="dateModified" content="2023-01-20T00:00:00+00:00" />
<meta itemprop="wordCount" content="442">
<meta itemprop="keywords" content="Verilog,IC,开发," /><meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Verilog入门笔记：第6章 函数"/>
<meta name="twitter:description" content="CHAPTER 6 6.1 Verilog函数 函数 function 在模块中定义，位置任意，在模块的任何地方引用，作用范围局限在此模块
不含延迟、时序或时序逻辑控制
至少一个输入变量
只有一个返回值，没有输出
不含非阻塞赋值语句
函数可以调用其他函数
function [range-1:0] function_id ;//声明一个宽度为range，名字为function_id的寄存器变量，返回值通过这个传递 input_declaration ; other_declaration ; procedural_statement ; endfunction 函数调用
function_id(input1, input2, …); 函数声明时，也可以在函数名后加一个括号，将input括起来
function [N-1:0] data_rvs（ input [N-1:0] data_in ...... ） ; 常数函数 在仿真开始之前，在编译期间就计算出结果为常数的函数 不允许访问全局变量或者调用系统函数，可调用另一个常数函数 automatic函数 verliog函数中局部变量为静态的，每次调用时局部变量使用同一个存储空间。如果某个函数在两个不同地方同时调用，两个函数调用行为对同一地址操作，导致不确定的函数结果 使用automatic对函数进行说明，调用时自动分配内存空间 数码管译码 用信号 abcdefg 来控制光亮控制端，用信号 csn 来控制片选，4 位 10 进制的数字个十百千位分别用 4 个 4bit 信号 single_digit, ten_digit, hundred_digit, kilo_digit 来表示，则一个数码管的显示设计可以描述如下
module digital_tube ( input clk , input rstn , input en , input [3:0] single_digit , input [3:0] ten_digit , input [3:0] hundred_digit , input [3:0] kilo_digit , output reg [3:0] csn , //chip select, low-available output reg [6:0] abcdefg //light control ); reg [1:0] scan_r ; //scan_ctrl always @ (posedge clk or negedge rstn) begin if(!"/>

<!--[if lte IE 9]>
  <script src="https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js"></script>
<![endif]-->

<!--[if lt IE 9]>
  <script src="https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js"></script>
  <script src="https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js"></script>
<![endif]-->




  </head>
  <body>
    <div id="back-to-top"></div>

    <div id="mobile-navbar" class="mobile-navbar">
  <div class="mobile-header-logo">
    <a href="/" class="logo">李尚坤的个人网站</a>
  </div>
  <div class="mobile-navbar-icon">
    <span></span>
    <span></span>
    <span></span>
  </div>
</div>
<nav id="mobile-menu" class="mobile-menu slideout-menu">
  <ul class="mobile-menu-list">
    <li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/">主页</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/post/">归档</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/tags/">标签</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/categories/">分类</a>
          
        
      </li><li class="mobile-menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/about/">About</a>
          
        
      </li>
    

    
  </ul>
</nav>


    
      






  <link rel="stylesheet" href="/lib/photoswipe/photoswipe.min.css" />
  <link rel="stylesheet" href="/lib/photoswipe/default-skin/default-skin.min.css" />




<div class="pswp" tabindex="-1" role="dialog" aria-hidden="true">

<div class="pswp__bg"></div>

<div class="pswp__scroll-wrap">
    
    <div class="pswp__container">
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
      <div class="pswp__item"></div>
    </div>
    
    <div class="pswp__ui pswp__ui--hidden">
    <div class="pswp__top-bar">
      
      <div class="pswp__counter"></div>
      <button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
      <button class="pswp__button pswp__button--share" title="Share"></button>
      <button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
      <button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button>
      
      
      <div class="pswp__preloader">
        <div class="pswp__preloader__icn">
          <div class="pswp__preloader__cut">
            <div class="pswp__preloader__donut"></div>
          </div>
        </div>
      </div>
    </div>
    <div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap">
      <div class="pswp__share-tooltip"></div>
    </div>
    <button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
    </button>
    <button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)">
    </button>
    <div class="pswp__caption">
      <div class="pswp__caption__center"></div>
    </div>
    </div>
    </div>
</div>

    

    

    


    <header id="header" class="header">
      <div class="logo-wrapper">
  <a href="/" class="logo">
    
      李尚坤的个人网站
    
  </a>
</div>

<nav class="site-navbar">
  <ul id="menu" class="menu">
    
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/">主页</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/post/">归档</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/tags/">标签</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/categories/">分类</a>
          

        

      </li>
    
        <li class="menu-item">
        
          
          
            <a class="menu-item-link" href="https://shangkunli.github.io/about/">About</a>
          

        

      </li>
    

    
    

    
  </ul>
</nav>

    </header>

    <div id="mobile-panel">
      <main id="main" class="main bg-llight wallpaper">
        <div class="content-wrapper">
    
    <nav class="toc" id="toc">
    <div class="toc-title">文章目录</div>
    <div class="toc-content custom-scrollbar">
      <nav id="TableOfContents">
  <ul>
    <li><a href="#61-verilog函数">6.1 Verilog函数</a>
      <ul>
        <li><a href="#函数-function">函数 function</a></li>
        <li><a href="#常数函数">常数函数</a></li>
        <li><a href="#automatic函数">automatic函数</a></li>
        <li><a href="#数码管译码">数码管译码</a></li>
      </ul>
    </li>
    <li><a href="#62-verilog任务">6.2 Verilog任务</a>
      <ul>
        <li><a href="#任务与函数的区别">任务与函数的区别</a></li>
        <li><a href="#任务task">任务task</a></li>
        <li><a href="#任务操作全局变量">任务操作全局变量</a></li>
        <li><a href="#automatic任务">automatic任务</a></li>
      </ul>
    </li>
    <li><a href="#63-verilog状态机">6.3 Verilog状态机</a>
      <ul>
        <li><a href="#状态机类型">状态机类型</a></li>
        <li><a href="#自动售货机">自动售货机</a></li>
        <li><a href="#状态机设计3段式">状态机设计：3段式</a></li>
        <li><a href="#状态机修改2段式">状态机修改：2段式</a></li>
      </ul>
    </li>
    <li><a href="#64-竞争与冒险">6.4 竞争与冒险</a>
      <ul>
        <li><a href="#产生原因">产生原因</a></li>
        <li><a href="#判断方法">判断方法</a></li>
        <li><a href="#消除方法">消除方法</a></li>
        <li><a href="#verilog书写规范">Verilog书写规范</a></li>
      </ul>
    </li>
  </ul>
</nav>
    </div>
  </nav>



    <div id="content" class="content">
      <article class="post">
        
        <header class="post-header">
          <h1 class="post-title">Verilog入门笔记：第6章 函数</h1>
          

          <div class="post-meta">
  <div class="post-meta-author">
    by
      <a href="/about">
        <span class="post-meta-author-name">
          李尚坤
        </span>
      </a>
    
  </div>

  <div class="post-meta-time">
    <time datetime="2023-01-20">
      2023-01-20
    </time>
  </div>

  


  <div class="post-meta__right">
    <span class="post-meta-more">
        约 442 字 -
        预计阅读 3 分钟
      </span>

    <div class="post-meta-category">
        <a href="https://shangkunli.github.io/categories/verilog/"> Verilog </a>
          
      </div>


    
    


    
    
  </div>
</div>

        </header>

        
        <div class="post-content">
          <h1 id="chapter-6">CHAPTER 6</h1>
<h2 id="61-verilog函数">6.1 Verilog函数</h2>
<h3 id="函数-function">函数 function</h3>
<ul>
<li>
<p>在模块中定义，位置任意，在模块的任何地方引用，作用范围局限在此模块</p>
<ul>
<li>
<p>不含延迟、时序或时序逻辑控制</p>
</li>
<li>
<p>至少一个输入变量</p>
</li>
<li>
<p>只有一个返回值，没有输出</p>
</li>
<li>
<p>不含非阻塞赋值语句</p>
</li>
<li>
<p>函数可以调用其他函数</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">function</span> [range<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]     function_id ;<span style="color:#75715e">//声明一个宽度为range，名字为function_id的寄存器变量，返回值通过这个传递
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>input_declaration ;
</span></span><span style="display:flex;"><span> other_declaration ;
</span></span><span style="display:flex;"><span>procedural_statement ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endfunction</span>
</span></span></code></pre></div></li>
<li>
<p>函数调用</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>function_id(input1, input2, <span style="color:#960050;background-color:#1e0010">…</span>);
</span></span></code></pre></div></li>
<li>
<p>函数声明时，也可以在函数名后加一个括号，将input括起来</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">function</span> [N<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]     data_rvs<span style="color:#960050;background-color:#1e0010">（</span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">input</span>     [N<span style="color:#f92672">-</span><span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data_in 
</span></span><span style="display:flex;"><span>    ......
</span></span><span style="display:flex;"><span>    <span style="color:#960050;background-color:#1e0010">）</span> ;
</span></span></code></pre></div></li>
</ul>
</li>
</ul>
<h3 id="常数函数">常数函数</h3>
<ul>
<li>在仿真开始之前，在编译期间就计算出结果为常数的函数</li>
<li>不允许访问全局变量或者调用系统函数，可调用另一个常数函数</li>
</ul>
<h3 id="automatic函数">automatic函数</h3>
<ul>
<li>verliog函数中局部变量为静态的，每次调用时局部变量使用同一个存储空间。如果某个函数在两个不同地方同时调用，两个函数调用行为对同一地址操作，导致不确定的函数结果</li>
<li>使用<code>automatic</code>对函数进行说明，调用时自动分配内存空间</li>
</ul>
<h3 id="数码管译码">数码管译码</h3>
<ul>
<li>
<p>用信号 abcdefg 来控制光亮控制端，用信号 csn 来控制片选，4 位 10 进制的数字个十百千位分别用 4 个 4bit 信号 single_digit, ten_digit, hundred_digit, kilo_digit 来表示，则一个数码管的显示设计可以描述如下</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">module</span> digital_tube
</span></span><span style="display:flex;"><span>     (
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">input</span>             clk ,
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">input</span>             rstn ,
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">input</span>             en ,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]       single_digit ,
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]       ten_digit ,
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]       hundred_digit ,
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]       kilo_digit ,
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>      <span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  csn , <span style="color:#75715e">//chip select, low-available
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      <span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">6</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]  abcdefg        <span style="color:#75715e">//light control
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>      );
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]            scan_r ;  <span style="color:#75715e">//scan_ctrl
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>    <span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> clk <span style="color:#66d9ef">or</span> <span style="color:#66d9ef">negedge</span> rstn) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">if</span>(<span style="color:#f92672">!</span>rstn)<span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>            csn            <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b1111</span>;
</span></span><span style="display:flex;"><span>            abcdefg        <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">&#39;d0</span>;
</span></span><span style="display:flex;"><span>            scan_r         <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">3</span><span style="color:#ae81ff">&#39;d0</span>;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (en) <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">case</span>(scan_r)
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">2</span><span style="color:#ae81ff">&#39;d0</span><span style="color:#f92672">:</span><span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                scan_r    <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">3</span><span style="color:#ae81ff">&#39;d1</span>;
</span></span><span style="display:flex;"><span>                csn       <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b0111</span>;     <span style="color:#75715e">//select single digit
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>                abcdefg   <span style="color:#f92672">&lt;=</span> dt_translate(single_digit);
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">2</span><span style="color:#ae81ff">&#39;d1</span><span style="color:#f92672">:</span><span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                scan_r    <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">3</span><span style="color:#ae81ff">&#39;d2</span>;
</span></span><span style="display:flex;"><span>                csn       <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b1011</span>;     <span style="color:#75715e">//select ten digit
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>                abcdefg   <span style="color:#f92672">&lt;=</span> dt_translate(ten_digit);
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">2</span><span style="color:#ae81ff">&#39;d2</span><span style="color:#f92672">:</span><span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                scan_r    <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">3</span><span style="color:#ae81ff">&#39;d3</span>;
</span></span><span style="display:flex;"><span>                csn       <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b1101</span>;     <span style="color:#75715e">//select hundred digit
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>                abcdefg   <span style="color:#f92672">&lt;=</span> dt_translate(hundred_digit);
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">2</span><span style="color:#ae81ff">&#39;d3</span><span style="color:#f92672">:</span><span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>                scan_r    <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">3</span><span style="color:#ae81ff">&#39;d0</span>;
</span></span><span style="display:flex;"><span>                csn       <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;b1110</span>;     <span style="color:#75715e">//select kilo digit
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>                abcdefg   <span style="color:#f92672">&lt;=</span> dt_translate(kilo_digit);
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>            <span style="color:#66d9ef">endcase</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span>    <span style="color:#75715e">/*------------ translate function -------*/</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">function</span> [<span style="color:#ae81ff">6</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] dt_translate;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]   data;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">begin</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">case</span>(data)
</span></span><span style="display:flex;"><span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d0</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b1111110</span>;     <span style="color:#75715e">//number 0 -&gt; 0x7e
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d1</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b0110000</span>;     <span style="color:#75715e">//number 1 -&gt; 0x30
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d2</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b1101101</span>;     <span style="color:#75715e">//number 2 -&gt; 0x6d
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d3</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b1111001</span>;     <span style="color:#75715e">//number 3 -&gt; 0x79
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d4</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b0110011</span>;     <span style="color:#75715e">//number 4 -&gt; 0x33
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d5</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b1011011</span>;     <span style="color:#75715e">//number 5 -&gt; 0x5b
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d6</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b1011111</span>;     <span style="color:#75715e">//number 6 -&gt; 0x5f
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d7</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b1110000</span>;     <span style="color:#75715e">//number 7 -&gt; 0x70
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d8</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b1111111</span>;     <span style="color:#75715e">//number 8 -&gt; 0x7f
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>            <span style="color:#ae81ff">4</span><span style="color:#ae81ff">&#39;d9</span><span style="color:#f92672">:</span> dt_translate <span style="color:#f92672">=</span> <span style="color:#ae81ff">7</span><span style="color:#ae81ff">&#39;b1111011</span>;     <span style="color:#75715e">//number 9 -&gt; 0x7b
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span>        <span style="color:#66d9ef">endcase</span>
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">end</span>
</span></span><span style="display:flex;"><span>    <span style="color:#66d9ef">endfunction</span>
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endmodule</span>
</span></span></code></pre></div></li>
</ul>
<h2 id="62-verilog任务">6.2 Verilog任务</h2>
<h3 id="任务与函数的区别">任务与函数的区别</h3>
<ul>
<li>任务task也可以用来描述共同的代码段，并在模块内任意位置被调用</li>
<li>函数一般用于组合逻辑，任务不仅可以组合逻辑，还包含时序控制</li>
<li><img src="/imag/Verilog/picture2.png" alt="截屏2023-02-02 15.08.01"></li>
</ul>
<h3 id="任务task">任务task</h3>
<ul>
<li>
<p>在模块中定义，位置任意，在模块的任何地方引用，作用范围局限在此模块</p>
</li>
<li>
<p>出现下面任意一种条件时，必须使用任务而非函数</p>
<ul>
<li>子程序中包含时序逻辑控制，延迟、事件控制</li>
<li>没有输入变量</li>
<li>没有输出或者输出端的数量大于1</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#66d9ef">task</span>       task_id ;
</span></span><span style="display:flex;"><span>    port_declaration ;
</span></span><span style="display:flex;"><span>    procedural_statement ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endtask</span>
</span></span></code></pre></div></li>
<li>
<p>任务可单独作为一条语句出现在initial或者always语句中</p>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span>task_id(input1, input2, <span style="color:#960050;background-color:#1e0010">…</span>,outpu1, output2, <span style="color:#960050;background-color:#1e0010">…</span>);
</span></span></code></pre></div></li>
</ul>
<h3 id="任务操作全局变量">任务操作全局变量</h3>
<ul>
<li>任务内部变量也只有在任务中可见，如果想具体观察任务中对变量的操作过程，需要将观察的变量声明在模块之内、任务之外，可谓之&quot;全局变量&quot;</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-verilog" data-lang="verilog"><span style="display:flex;"><span><span style="color:#75715e">//way1 to decirbe clk generating, not work
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">task</span> clk_rvs_iner ;
</span></span><span style="display:flex;"><span>        <span style="color:#66d9ef">output</span>    clk_no_rvs ;
</span></span><span style="display:flex;"><span>        # <span style="color:#ae81ff">5</span> ;     clk_no_rvs <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span> ;
</span></span><span style="display:flex;"><span>        # <span style="color:#ae81ff">5</span> ;     clk_no_rvs <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span> ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endtask</span> 
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">reg</span>          clk_test1 ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">always</span> clk_rvs_iner(clk_test1);
</span></span><span style="display:flex;"><span>
</span></span><span style="display:flex;"><span><span style="color:#75715e">//way2: use task to operate global varialbes to generating clk
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">reg</span>          clk_test2 ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">task</span> clk_rvs_global ;
</span></span><span style="display:flex;"><span>        # <span style="color:#ae81ff">5</span> ;     clk_test2 <span style="color:#f92672">=</span> <span style="color:#ae81ff">0</span> ;
</span></span><span style="display:flex;"><span>        # <span style="color:#ae81ff">5</span> ;     clk_test2 <span style="color:#f92672">=</span> <span style="color:#ae81ff">1</span> ;
</span></span><span style="display:flex;"><span><span style="color:#66d9ef">endtask</span> <span style="color:#75715e">// clk_rvs_iner
</span></span></span><span style="display:flex;"><span><span style="color:#75715e"></span><span style="color:#66d9ef">always</span> clk_rvs_global;
</span></span></code></pre></div><ul>
<li>第一种方法将无法产生翻转的时钟信号，只是恒为1；第二种方法可以产生翻转的时钟信号</li>
</ul>
<h3 id="automatic任务">automatic任务</h3>
<ul>
<li>同函数</li>
<li>如果一任务代码被2处及以上调用，一定要用关键字automatic声明</li>
</ul>
<h2 id="63-verilog状态机">6.3 Verilog状态机</h2>
<h3 id="状态机类型">状态机类型</h3>
<ul>
<li>用于同步时序逻辑的设计</li>
<li>Moore状态机和Mealy状态机</li>
</ul>
<p><strong>Moore状态机</strong></p>
<ul>
<li>状态机的输出只与当前状态有关，与当前输入无关</li>
</ul>
<p><strong>Mealy状态机</strong></p>
<ul>
<li>状态机的输出与当前状态和输入都有关</li>
</ul>
<h3 id="自动售货机">自动售货机</h3>
<p><strong>自动售卖机的功能描述如下</strong></p>
<p>饮料单价 2 元，该售卖机只能接受 0.5 元、1 元的硬币。考虑找零和出货。投币和出货过程都是一次一次的进行，不会出现一次性投入多币或一次性出货多瓶饮料的现象。每一轮售卖机接受投币、出货、找零完成后，才能进入到新的自动售卖状态。</p>
<p><img src="/imag/Verilog/picture3.png" alt="Uep0FDU5QLlSBjKZ"></p>
<ul>
<li>coin=1代表投入0.5元硬币，coin=2代表投入1元硬币</li>
</ul>
<h3 id="状态机设计3段式">状态机设计：3段式</h3>
<p><strong>状态机设计如下：</strong></p>
<ol>
<li>首先，根据状态机的个数确定状态机编码。利用编码给状态寄存器赋值，代码可读性更好。</li>
<li>状态机第一段，时序逻辑，非阻塞赋值，传递寄存器的状态。</li>
<li>状态机第二段，组合逻辑，阻塞赋值，根据当前状态和当前输入，确定下一个状态机的状态。</li>
<li>状态机第三段，时序逻辑，非阻塞赋值，因为是 Mealy 型状态机，根据当前状态和当前输入，确定输出信号。</li>
</ol>
<h3 id="状态机修改2段式">状态机修改：2段式</h3>
<ul>
<li>将2，3段合并</li>
</ul>
<h2 id="64-竞争与冒险">6.4 竞争与冒险</h2>
<h3 id="产生原因">产生原因</h3>
<p>数字电路中，信号传输与状态变化需要一定时间：</p>
<ul>
<li>在组合逻辑电路中，不同路径的输入信号变化传输到同一点门级电路时，在时间上有先有后，这种先后所形成的时间差称为竞争（Competition）</li>
<li>由于竞争的存在，输出信号需要经过一段时间才能达到期望状态，过渡时间内可能产生瞬间的错误输出，例如尖峰脉冲。这种现象被称为冒险（Hazard）</li>
</ul>
<h3 id="判断方法">判断方法</h3>
<p><strong>代数法</strong></p>
<p>保持一个变量固定不动，将剩余其他变量用 0 或 1 代替，如果最后逻辑表达式能化简成：</p>
<p>$Y=A+A&rsquo;$或者$Y=A·A&rsquo;$，则存在竞争与冒险</p>
<p><strong>卡诺图法</strong></p>
<p>有两个相切的卡诺圈，并且相切处没有其他卡诺图包围，就会出现竞争与冒险</p>
<h3 id="消除方法">消除方法</h3>
<ol>
<li>增加滤波电容</li>
<li>修改逻辑，增加冗余项</li>
<li>使用时钟同步电路，利用触发器进行打拍延迟</li>
</ol>
<h3 id="verilog书写规范">Verilog书写规范</h3>
<ol>
<li>时序电路，用非阻塞赋值</li>
<li>组合电路，用阻塞赋值</li>
<li>同一个always块中，用非阻塞赋值</li>
<li>同一个always块中，不要既用阻塞，又用非阻塞</li>
<li>不要在多个always块中为同一个变量赋值</li>
<li>避免latch产生</li>
</ol>

        </div>

        
        
<div class="post-copyright">
  <p class="copyright-item">
    <span class="item-title">文章作者</span>
    <span class="item-content">李尚坤</span>
  </p>
  <p class="copyright-item">
    <span class="item-title">上次更新</span>
    <span class="item-content">
      2023-01-20
      
    </span>
  </p>
  
  <p class="copyright-item">
    <span class="item-title">许可协议</span>
    <span class="item-content"><a rel="license noopener" href="https://creativecommons.org/licenses/by-nc-nd/4.0/" target="_blank">CC BY-NC-ND 4.0</a></span>
  </p>
</div>



        
        


        <footer class="post-footer">
          <div class="post-tags">
              <a href="https://shangkunli.github.io/tags/verilog/">Verilog</a>
                <a href="https://shangkunli.github.io/tags/ic/">IC</a>
                <a href="https://shangkunli.github.io/tags/%E5%BC%80%E5%8F%91/">开发</a>
                
            </div>


          
          <nav class="post-nav">
            
              <a class="prev" href="/post/verilog/2023-2-6-verilog%E5%85%A5%E9%97%A8%E7%AC%94%E8%AE%B0%E7%AC%AC5%E7%AB%A0-%E6%A8%A1%E5%9D%97/">
                
                <i class="iconfont">
                  <svg  class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="18" height="18">
  <path d="M691.908486 949.511495l75.369571-89.491197c10.963703-12.998035 10.285251-32.864502-1.499144-44.378743L479.499795 515.267417 757.434875 204.940602c11.338233-12.190647 11.035334-32.285311-0.638543-44.850487l-80.46666-86.564541c-11.680017-12.583596-30.356378-12.893658-41.662889-0.716314L257.233596 494.235404c-11.332093 12.183484-11.041474 32.266891 0.657986 44.844348l80.46666 86.564541c1.772366 1.910513 3.706415 3.533476 5.750981 4.877077l306.620399 321.703933C662.505829 963.726242 680.945807 962.528973 691.908486 949.511495z"></path>
</svg>

                </i>
                <span class="prev-text nav-default">Verilog入门笔记：第5章 模块</span>
                <span class="prev-text nav-mobile">上一篇</span>
              </a>
            
          </nav>
        </footer>
      </article>

      
      


      
      


    </div>
  </div>

      </main>

      <footer id="footer" class="footer">
        <div class="icon-links">
  
  
    <a href="gmail:%20shangkunlee27@gmail.com" rel="me noopener" class="iconfont"
      title="email"  target="_blank"
      >
      <svg class="icon" viewBox="0 0 1451 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="36" height="36">
  <path d="M664.781909 681.472759 0 97.881301C0 3.997201 71.046997 0 71.046997 0L474.477909 0 961.649408 0 1361.641813 0C1361.641813 0 1432.688811 3.997201 1432.688811 97.881301L771.345323 681.472759C771.345323 681.472759 764.482731 685.154773 753.594283 688.65053L753.594283 688.664858C741.602731 693.493018 729.424896 695.068979 718.077952 694.839748 706.731093 695.068979 694.553173 693.493018 682.561621 688.664858L682.561621 688.65053C671.644501 685.140446 664.781909 681.472759 664.781909 681.472759L664.781909 681.472759ZM718.063616 811.603883C693.779541 811.016482 658.879232 802.205449 619.10784 767.734955 542.989056 701.759633 0 212.052267 0 212.052267L0 942.809523C0 942.809523 0 1024 83.726336 1024L682.532949 1024 753.579947 1024 1348.948139 1024C1432.688811 1024 1432.688811 942.809523 1432.688811 942.809523L1432.688811 212.052267C1432.688811 212.052267 893.138176 701.759633 817.019477 767.734955 777.248 802.205449 742.347691 811.03081 718.063616 811.603883L718.063616 811.603883Z"></path>
</svg>

    </a>
  
    <a href="https://github.com/ShangkunLi" rel="me noopener" class="iconfont"
      title="github"  target="_blank"
      >
      <svg class="icon" style="" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="36" height="36">
  <path d="M512 12.672c-282.88 0-512 229.248-512 512 0 226.261333 146.688 418.133333 350.08 485.76 25.6 4.821333 34.986667-11.008 34.986667-24.618667 0-12.16-0.426667-44.373333-0.64-87.04-142.421333 30.890667-172.458667-68.693333-172.458667-68.693333C188.672 770.986667 155.008 755.2 155.008 755.2c-46.378667-31.744 3.584-31.104 3.584-31.104 51.413333 3.584 78.421333 52.736 78.421333 52.736 45.653333 78.293333 119.850667 55.68 149.12 42.581333 4.608-33.109333 17.792-55.68 32.426667-68.48-113.706667-12.8-233.216-56.832-233.216-253.013333 0-55.893333 19.84-101.546667 52.693333-137.386667-5.76-12.928-23.04-64.981333 4.48-135.509333 0 0 42.88-13.738667 140.8 52.48 40.96-11.392 84.48-17.024 128-17.28 43.52 0.256 87.04 5.888 128 17.28 97.28-66.218667 140.16-52.48 140.16-52.48 27.52 70.528 10.24 122.581333 5.12 135.509333 32.64 35.84 52.48 81.493333 52.48 137.386667 0 196.693333-119.68 240-233.6 252.586667 17.92 15.36 34.56 46.762667 34.56 94.72 0 68.522667-0.64 123.562667-0.64 140.202666 0 13.44 8.96 29.44 35.2 24.32C877.44 942.592 1024 750.592 1024 524.672c0-282.752-229.248-512-512-512"></path>
</svg>

    </a>
  
    <a href="https://www.zhihu.com/people/lalala-57-8" rel="me noopener" class="iconfont"
      title="zhihu"  target="_blank"
      >
      <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="36" height="36">
  <path d="M351.791182 562.469462l192.945407 0c0-45.367257-21.3871-71.939449-21.3871-71.939449L355.897709 490.530013c3.977591-82.182744 7.541767-187.659007 8.816806-226.835262l159.282726 0c0 0-0.86367-67.402109-18.578124-67.402109s-279.979646 0-279.979646 0 16.850783-88.141456 39.318494-127.053698c0 0-83.60514-4.510734-112.121614 106.962104S81.344656 355.077018 76.80834 367.390461c-4.536316 12.313443 24.62791 5.832845 36.941354 0 12.313443-5.832845 68.050885-25.924439 84.252893-103.69571l86.570681 0c1.165546 49.28652 4.596691 200.335724 3.515057 226.835262L109.86113 490.530013c-25.275663 18.147312-33.701566 71.939449-33.701566 71.939449L279.868105 562.469462c-8.497535 56.255235-23.417339 128.763642-44.275389 167.210279-33.05279 60.921511-50.55235 116.65793-169.802314 212.576513 0 0-19.442818 14.257725 40.829917 9.073656 60.273758-5.185093 117.305683-20.739347 156.840094-99.807147 20.553105-41.107233 41.805128-93.250824 58.386782-146.138358l-0.055259 0.185218 167.855986 193.263655c0 0 22.035876-51.847855 5.832845-108.880803L371.045711 650.610918l-42.1244 31.157627-0.045025 0.151449c11.69946-41.020252 20.11206-81.5749 22.726607-116.858498C351.665315 564.212152 351.72876 563.345412 351.791182 562.469462z"></path>
  <path d="M584.918753 182.033893l0 668.840094 70.318532 0 28.807093 80.512708 121.875768-80.512708 153.600307 0L959.520453 182.033893 584.918753 182.033893zM887.150192 778.934538l-79.837326 0-99.578949 65.782216-23.537066-65.782216-24.855084 0L659.341766 256.673847l227.807403 0L887.149169 778.934538z"></path>
</svg>

    </a>


<a href="https://shangkunli.github.io/index.xml" rel="noopener alternate" type="application/rss&#43;xml"
    class="iconfont" title="rss" target="_blank">
    <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="30" height="30">
  <path d="M819.157333 1024C819.157333 574.592 449.408 204.8 0 204.8V0c561.706667 0 1024 462.293333 1024 1024h-204.842667zM140.416 743.04a140.8 140.8 0 0 1 140.501333 140.586667A140.928 140.928 0 0 1 140.074667 1024C62.72 1024 0 961.109333 0 883.626667s62.933333-140.544 140.416-140.586667zM678.784 1024h-199.04c0-263.210667-216.533333-479.786667-479.744-479.786667V345.173333c372.352 0 678.784 306.517333 678.784 678.826667z"></path>
</svg>

  </a>
  
</div>

<div class="copyright">
  <span class="power-by">
    Powered by <a class="hexo-link" href="https://gohugo.io">Hugo</a>
  </span>
  <span class="division">|</span>
  <span class="theme-info">
    Theme - <a class="theme-link" href="https://github.com/xianmin/hugo-theme-jane">Jane</a>
  </span>

  <span class="copyright-year">
    &copy;
    2023
    <span class="heart">
      
      <i class="iconfont">
        <svg class="icon" viewBox="0 0 1025 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="14" height="14">
  <path d="M1000.1 247.9c-15.5-37.3-37.6-70.6-65.7-98.9-54.4-54.8-125.8-85-201-85-85.7 0-166 39-221.4 107.4C456.6 103 376.3 64 290.6 64c-75.1 0-146.5 30.4-201.1 85.6-28.2 28.5-50.4 61.9-65.8 99.3-16 38.8-24 79.9-23.6 122.2 0.7 91.7 40.1 177.2 108.1 234.8 3.1 2.6 6 5.1 8.9 7.8 14.9 13.4 58 52.8 112.6 102.7 93.5 85.5 209.9 191.9 257.5 234.2 7 6.1 15.8 9.5 24.9 9.5 9.2 0 18.1-3.4 24.9-9.5 34.5-30.7 105.8-95.9 181.4-165 74.2-67.8 150.9-138 195.8-178.2 69.5-57.9 109.6-144.4 109.9-237.3 0.1-42.5-8-83.6-24-122.2z"
   fill="#8a8a8a"></path>
</svg>

      </i>
    </span><span class="author">
        李尚坤
        
      </span></span>

  
  

  
</div>

      </footer>

      <div class="button__back-to-top">
        <a href="#back-to-top">
          <i class="iconfont">
            
            <svg class="icon" viewBox="0 0 1024 1024" version="1.1"
  xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"
  width="35" height="35">
  <path d="M510.866688 227.694839 95.449397 629.218702l235.761562 0-2.057869 328.796468 362.40389 0L691.55698 628.188232l241.942331-3.089361L510.866688 227.694839zM63.840492 63.962777l894.052392 0 0 131.813095L63.840492 195.775872 63.840492 63.962777 63.840492 63.962777zM63.840492 63.962777"></path>
</svg>

          </i>
        </a>
      </div>
    </div>
    
<script type="text/javascript" src="/lib/jquery/jquery-3.2.1.min.js"></script>
  <script type="text/javascript" src="/lib/slideout/slideout-1.0.1.min.js"></script>




<script type="text/javascript" src="/js/main.411d9c08e1340e26f2ffd1786a9f5abfb48553618457fe8f7dc681173a3ea4b7.js" integrity="sha256-QR2cCOE0Diby/9F4ap9av7SFU2GEV/6PfcaBFzo&#43;pLc=" crossorigin="anonymous"></script>



  <script type="text/javascript">
    window.MathJax = {
      showProcessingMessages: false,
      messageStyle: 'none'
    };
  </script>
  <script src='https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-MML-AM_CHTML' async></script>









  
    <script type="text/javascript" src="/lib/photoswipe/photoswipe.min.js"></script>
    <script type="text/javascript" src="/lib/photoswipe/photoswipe-ui-default.min.js"></script>
  
















  <script src="/js/custom.js"></script>


  </body>
</html>
