// Seed: 3594977648
module module_0 (
    input tri0 id_0,
    output wire id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    output wor id_12,
    output wire id_13,
    input supply0 id_14,
    output tri0 id_15,
    output wire id_16,
    output tri id_17,
    input wor id_18
    , id_24,
    output supply1 id_19,
    output tri1 id_20,
    input uwire id_21,
    input wor id_22
);
  wire id_25;
  wire id_26;
  wor  id_27 = id_22;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    output wor id_4,
    input wor id_5,
    output supply1 id_6
);
  wire id_8;
  if (1'b0) begin : LABEL_0
    tri1 id_9 = id_5, id_10, id_11, id_12, id_13;
  end
  module_0 modCall_1 (
      id_11,
      id_4,
      id_4,
      id_4,
      id_11,
      id_12,
      id_9,
      id_12,
      id_10,
      id_9,
      id_1,
      id_0,
      id_13,
      id_4,
      id_13,
      id_12,
      id_6,
      id_9,
      id_11,
      id_13,
      id_9,
      id_1,
      id_0
  );
endmodule
