#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 20 20:22:23 2022
# Process ID: 25128
# Current directory: D:/Documents/HLS/LabB/project_1/project_1.runs/design_1_spmv_0_0_synth_1
# Command line: vivado.exe -log design_1_spmv_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spmv_0_0.tcl
# Log file: D:/Documents/HLS/LabB/project_1/project_1.runs/design_1_spmv_0_0_synth_1/design_1_spmv_0_0.vds
# Journal file: D:/Documents/HLS/LabB/project_1/project_1.runs/design_1_spmv_0_0_synth_1\vivado.jou
# Running On: LAPTOP-P5G6NA7F, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16931 MB
#-----------------------------------------------------------
source design_1_spmv_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Documents/HLS/LabB/hls/proj1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_spmv_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1621.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_spmv_0_0' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_spmv_0_0/synth/design_1_spmv_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'spmv' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv.v:10]
INFO: [Synth 8-6157] synthesizing module 'spmv_spmv_Pipeline_L2' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_spmv_Pipeline_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'spmv_fadd_32ns_32ns_32_5_full_dsp_1' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/ip/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/ip/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'spmv_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'spmv_fmul_32ns_32ns_32_4_max_dsp_1' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/ip/spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/ip/spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'spmv_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'spmv_spmv_Pipeline_L2' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_spmv_Pipeline_L2.v:10]
INFO: [Synth 8-6157] synthesizing module 'spmv_control_s_axi' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'spmv_control_s_axi_ram' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:734]
INFO: [Synth 8-6155] done synthesizing module 'spmv_control_s_axi_ram' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:734]
INFO: [Synth 8-6157] synthesizing module 'spmv_control_s_axi_ram__parameterized0' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:734]
INFO: [Synth 8-6155] done synthesizing module 'spmv_control_s_axi_ram__parameterized0' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:734]
INFO: [Synth 8-6157] synthesizing module 'spmv_control_s_axi_ram__parameterized1' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:734]
INFO: [Synth 8-6155] done synthesizing module 'spmv_control_s_axi_ram__parameterized1' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:734]
INFO: [Synth 8-6157] synthesizing module 'spmv_control_s_axi_ram__parameterized2' [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:734]
INFO: [Synth 8-6155] done synthesizing module 'spmv_control_s_axi_ram__parameterized2' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:734]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:388]
INFO: [Synth 8-6155] done synthesizing module 'spmv_control_s_axi' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'spmv' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_spmv_0_0' (0#1) [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_spmv_0_0/synth/design_1_spmv_0_0.v:53]
WARNING: [Synth 8-3848] Net q0 in module/entity spmv_control_s_axi_ram does not have driver. [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:747]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:460]
WARNING: [Synth 8-3848] Net int_y_write in module/entity spmv_control_s_axi does not have driver. [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv_control_s_axi.v:152]
WARNING: [Synth 8-7129] Port we0[3] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module spmv_control_s_axi_ram__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[3] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[2] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[1] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[0] in module spmv_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module spmv_control_s_axi_ram__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1781.844 ; gain = 160.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1781.844 ; gain = 160.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1781.844 ; gain = 160.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1781.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_spmv_0_0/constraints/spmv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_spmv_0_0/constraints/spmv_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Documents/HLS/LabB/project_1/project_1.runs/design_1_spmv_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/HLS/LabB/project_1/project_1.runs/design_1_spmv_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1790.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1792.527 ; gain = 1.715
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1792.527 ; gain = 171.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1792.527 ; gain = 171.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Documents/HLS/LabB/project_1/project_1.runs/design_1_spmv_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 1792.527 ; gain = 171.027
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'spmv_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'spmv_control_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln13_reg_423_reg' and it is trimmed from '3' to '2' bits. [d:/Documents/HLS/LabB/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1157/hdl/verilog/spmv.v:304]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'spmv_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'spmv_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1792.527 ; gain = 171.027
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_spmv_Pipeline_L2_fu_158/fadd_32ns_32ns_32_5_full_dsp_1_U1/spmv_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_spmv_Pipeline_L2_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_spmv_Pipeline_L2_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_spmv_Pipeline_L2_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_spmv_Pipeline_L2_fu_158/fmul_32ns_32ns_32_4_max_dsp_1_U2/spmv_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module spmv.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module spmv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 1792.527 ; gain = 171.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:59 . Memory (MB): peak = 1792.527 ; gain = 171.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 1810.242 ; gain = 188.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 1816.336 ; gain = 194.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1829.145 ; gain = 207.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1829.145 ; gain = 207.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1829.145 ; gain = 207.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1829.145 ; gain = 207.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1829.145 ; gain = 207.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1829.145 ; gain = 207.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   195|
|2     |DSP48E1  |     5|
|7     |LUT1     |    14|
|8     |LUT2     |    61|
|9     |LUT3     |   376|
|10    |LUT4     |   536|
|11    |LUT5     |   205|
|12    |LUT6     |   508|
|13    |MUXCY    |    74|
|14    |MUXF7    |     5|
|15    |RAM16X1D |   160|
|16    |SRL16E   |     4|
|17    |XORCY    |    25|
|18    |FDE      |     3|
|19    |FDRE     |  1753|
|20    |FDSE     |    35|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1829.145 ; gain = 207.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 140 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1829.145 ; gain = 196.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 1829.145 ; gain = 207.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1837.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 467 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1844.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 183 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 160 instances

Synth Design complete, checksum: 57325c76
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1844.863 ; gain = 223.363
INFO: [Common 17-1381] The checkpoint 'D:/Documents/HLS/LabB/project_1/project_1.runs/design_1_spmv_0_0_synth_1/design_1_spmv_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_spmv_0_0, cache-ID = 794eafb1f34fd23e
INFO: [Coretcl 2-1174] Renamed 110 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/HLS/LabB/project_1/project_1.runs/design_1_spmv_0_0_synth_1/design_1_spmv_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_spmv_0_0_utilization_synth.rpt -pb design_1_spmv_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 20:24:21 2022...
