Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Apr  5 15:52:29 2025
| Host              : Desktop running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    3           
TIMING-20  Warning   Non-clocked latch               332         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (632)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1164)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_araddr_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/axi_rvalid_reg/Q (HIGH)

 There are 300 register/latch pins with no clock driven by root clock pin: design_1_i/SAXI_ip_0/inst/c0/dc2/en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (632)
--------------------------------------------------
 There are 632 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.740     -507.139                   1126                53208        0.005        0.000                      0                53208        1.833        0.000                       0                 23353  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           -0.740     -507.139                   1126                53112        0.005        0.000                      0                53112        1.833        0.000                       0                 23353  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.082        0.000                      0                   96        0.236        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :         1126  Failing Endpoints,  Worst Slack       -0.740ns,  Total Violation     -507.139ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.231ns (31.480%)  route 4.856ns (68.520%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 8.539 - 6.666 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.803ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.727ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.959     2.166    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.260 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/Q
                         net (fo=151, routed)         0.232     2.492    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[25][3][4]_0
    SLICE_X8Y62          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.607 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3/O
                         net (fo=101, routed)         0.374     2.981    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     3.155 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119/O
                         net (fo=1, routed)           0.023     3.178    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119_n_0
    SLICE_X4Y66          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.260 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80/O
                         net (fo=1, routed)           0.000     3.260    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80_n_0
    SLICE_X4Y66          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.290 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30/O
                         net (fo=4, routed)           0.367     3.657    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30_n_0
    SLICE_X6Y60          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     3.757 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9/O
                         net (fo=4, routed)           0.171     3.928    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     4.026 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.524    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.637 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.860    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.037 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.150    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.297 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.533    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.571 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.739    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.917 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.405     6.322    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X6Y52          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     6.360 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135/O
                         net (fo=2, routed)           0.343     6.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135_n_0
    SLICE_X9Y53          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     6.882 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70/O
                         net (fo=1, routed)           0.110     6.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70_n_0
    SLICE_X9Y55          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.090 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23/O
                         net (fo=2, routed)           0.222     7.311    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23_n_0
    SLICE_X9Y61          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.490 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8/O
                         net (fo=2, routed)           0.228     7.718    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0
    SLICE_X8Y64          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.816 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3/O
                         net (fo=17, routed)          0.141     7.958    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0
    SLICE_X8Y66          LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     8.073 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1/O
                         net (fo=16, routed)          0.186     8.259    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1_n_0
    SLICE_X7Y67          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.359 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][2]_i_2/O
                         net (fo=51, routed)          0.333     8.692    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mux204_out[2]
    SLICE_X8Y70          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.731 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2/O
                         net (fo=6, routed)           0.208     8.939    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2_n_0
    SLICE_X8Y76          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     8.978 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1/O
                         net (fo=5, routed)           0.276     9.253    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.706     8.539    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X8Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][0]/C
                         clock pessimism              0.169     8.709    
                         clock uncertainty           -0.152     8.556    
    SLICE_X8Y77          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     8.513    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][0]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.231ns (31.480%)  route 4.856ns (68.520%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 8.539 - 6.666 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.803ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.727ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.959     2.166    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.260 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/Q
                         net (fo=151, routed)         0.232     2.492    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[25][3][4]_0
    SLICE_X8Y62          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.607 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3/O
                         net (fo=101, routed)         0.374     2.981    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     3.155 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119/O
                         net (fo=1, routed)           0.023     3.178    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119_n_0
    SLICE_X4Y66          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.260 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80/O
                         net (fo=1, routed)           0.000     3.260    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80_n_0
    SLICE_X4Y66          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.290 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30/O
                         net (fo=4, routed)           0.367     3.657    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30_n_0
    SLICE_X6Y60          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     3.757 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9/O
                         net (fo=4, routed)           0.171     3.928    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     4.026 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.524    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.637 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.860    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.037 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.150    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.297 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.533    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.571 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.739    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.917 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.405     6.322    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X6Y52          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     6.360 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135/O
                         net (fo=2, routed)           0.343     6.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135_n_0
    SLICE_X9Y53          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     6.882 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70/O
                         net (fo=1, routed)           0.110     6.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70_n_0
    SLICE_X9Y55          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.090 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23/O
                         net (fo=2, routed)           0.222     7.311    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23_n_0
    SLICE_X9Y61          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.490 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8/O
                         net (fo=2, routed)           0.228     7.718    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0
    SLICE_X8Y64          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.816 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3/O
                         net (fo=17, routed)          0.141     7.958    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0
    SLICE_X8Y66          LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     8.073 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1/O
                         net (fo=16, routed)          0.186     8.259    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1_n_0
    SLICE_X7Y67          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.359 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][2]_i_2/O
                         net (fo=51, routed)          0.333     8.692    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mux204_out[2]
    SLICE_X8Y70          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.731 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2/O
                         net (fo=6, routed)           0.208     8.939    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2_n_0
    SLICE_X8Y76          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     8.978 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1/O
                         net (fo=5, routed)           0.276     9.253    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.706     8.539    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X8Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][1]/C
                         clock pessimism              0.169     8.709    
                         clock uncertainty           -0.152     8.556    
    SLICE_X8Y77          FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043     8.513    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][1]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.231ns (31.480%)  route 4.856ns (68.520%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 8.539 - 6.666 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.803ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.727ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.959     2.166    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.260 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/Q
                         net (fo=151, routed)         0.232     2.492    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[25][3][4]_0
    SLICE_X8Y62          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.607 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3/O
                         net (fo=101, routed)         0.374     2.981    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     3.155 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119/O
                         net (fo=1, routed)           0.023     3.178    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119_n_0
    SLICE_X4Y66          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.260 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80/O
                         net (fo=1, routed)           0.000     3.260    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80_n_0
    SLICE_X4Y66          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.290 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30/O
                         net (fo=4, routed)           0.367     3.657    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30_n_0
    SLICE_X6Y60          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     3.757 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9/O
                         net (fo=4, routed)           0.171     3.928    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     4.026 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.524    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.637 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.860    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.037 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.150    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.297 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.533    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.571 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.739    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.917 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.405     6.322    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X6Y52          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     6.360 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135/O
                         net (fo=2, routed)           0.343     6.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135_n_0
    SLICE_X9Y53          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     6.882 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70/O
                         net (fo=1, routed)           0.110     6.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70_n_0
    SLICE_X9Y55          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.090 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23/O
                         net (fo=2, routed)           0.222     7.311    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23_n_0
    SLICE_X9Y61          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.490 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8/O
                         net (fo=2, routed)           0.228     7.718    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0
    SLICE_X8Y64          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.816 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3/O
                         net (fo=17, routed)          0.141     7.958    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0
    SLICE_X8Y66          LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     8.073 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1/O
                         net (fo=16, routed)          0.186     8.259    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1_n_0
    SLICE_X7Y67          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.359 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][2]_i_2/O
                         net (fo=51, routed)          0.333     8.692    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mux204_out[2]
    SLICE_X8Y70          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.731 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2/O
                         net (fo=6, routed)           0.208     8.939    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2_n_0
    SLICE_X8Y76          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     8.978 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1/O
                         net (fo=5, routed)           0.276     9.253    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1_n_0
    SLICE_X7Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.706     8.539    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X7Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][2]/C
                         clock pessimism              0.169     8.709    
                         clock uncertainty           -0.152     8.556    
    SLICE_X7Y77          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     8.513    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][2]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.231ns (31.480%)  route 4.856ns (68.520%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 8.539 - 6.666 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.803ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.727ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.959     2.166    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.260 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/Q
                         net (fo=151, routed)         0.232     2.492    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[25][3][4]_0
    SLICE_X8Y62          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.607 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3/O
                         net (fo=101, routed)         0.374     2.981    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     3.155 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119/O
                         net (fo=1, routed)           0.023     3.178    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119_n_0
    SLICE_X4Y66          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.260 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80/O
                         net (fo=1, routed)           0.000     3.260    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80_n_0
    SLICE_X4Y66          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.290 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30/O
                         net (fo=4, routed)           0.367     3.657    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30_n_0
    SLICE_X6Y60          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     3.757 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9/O
                         net (fo=4, routed)           0.171     3.928    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     4.026 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.524    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.637 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.860    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.037 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.150    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.297 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.533    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.571 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.739    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.917 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.405     6.322    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X6Y52          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     6.360 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135/O
                         net (fo=2, routed)           0.343     6.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135_n_0
    SLICE_X9Y53          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     6.882 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70/O
                         net (fo=1, routed)           0.110     6.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70_n_0
    SLICE_X9Y55          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.090 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23/O
                         net (fo=2, routed)           0.222     7.311    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23_n_0
    SLICE_X9Y61          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.490 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8/O
                         net (fo=2, routed)           0.228     7.718    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0
    SLICE_X8Y64          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.816 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3/O
                         net (fo=17, routed)          0.141     7.958    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0
    SLICE_X8Y66          LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     8.073 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1/O
                         net (fo=16, routed)          0.186     8.259    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1_n_0
    SLICE_X7Y67          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.359 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][2]_i_2/O
                         net (fo=51, routed)          0.333     8.692    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mux204_out[2]
    SLICE_X8Y70          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.731 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2/O
                         net (fo=6, routed)           0.208     8.939    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2_n_0
    SLICE_X8Y76          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     8.978 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1/O
                         net (fo=5, routed)           0.276     9.253    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.706     8.539    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X8Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][3]/C
                         clock pessimism              0.169     8.709    
                         clock uncertainty           -0.152     8.556    
    SLICE_X8Y77          FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     8.513    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][3]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.231ns (31.480%)  route 4.856ns (68.520%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 8.539 - 6.666 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.803ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.727ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.959     2.166    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.260 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/Q
                         net (fo=151, routed)         0.232     2.492    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[25][3][4]_0
    SLICE_X8Y62          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.607 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3/O
                         net (fo=101, routed)         0.374     2.981    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     3.155 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119/O
                         net (fo=1, routed)           0.023     3.178    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119_n_0
    SLICE_X4Y66          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.260 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80/O
                         net (fo=1, routed)           0.000     3.260    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80_n_0
    SLICE_X4Y66          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.290 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30/O
                         net (fo=4, routed)           0.367     3.657    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30_n_0
    SLICE_X6Y60          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     3.757 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9/O
                         net (fo=4, routed)           0.171     3.928    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     4.026 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.524    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.637 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.860    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.037 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.150    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.297 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.533    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.571 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.739    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.917 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.405     6.322    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X6Y52          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     6.360 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135/O
                         net (fo=2, routed)           0.343     6.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135_n_0
    SLICE_X9Y53          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     6.882 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70/O
                         net (fo=1, routed)           0.110     6.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70_n_0
    SLICE_X9Y55          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.090 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23/O
                         net (fo=2, routed)           0.222     7.311    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23_n_0
    SLICE_X9Y61          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.490 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8/O
                         net (fo=2, routed)           0.228     7.718    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0
    SLICE_X8Y64          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.816 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3/O
                         net (fo=17, routed)          0.141     7.958    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0
    SLICE_X8Y66          LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     8.073 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1/O
                         net (fo=16, routed)          0.186     8.259    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1_n_0
    SLICE_X7Y67          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.359 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][2]_i_2/O
                         net (fo=51, routed)          0.333     8.692    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/mux204_out[2]
    SLICE_X8Y70          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     8.731 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2/O
                         net (fo=6, routed)           0.208     8.939    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[6][2]_i_2_n_0
    SLICE_X8Y76          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     8.978 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1/O
                         net (fo=5, routed)           0.276     9.253    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[3][2][4]_i_1_n_0
    SLICE_X7Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.706     8.539    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X7Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][4]/C
                         clock pessimism              0.169     8.709    
                         clock uncertainty           -0.152     8.556    
    SLICE_X7Y77          FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043     8.513    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[3][2][4]
  -------------------------------------------------------------------
                         required time                          8.513    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.738ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.295ns (32.400%)  route 4.788ns (67.600%))
  Logic Levels:           19  (LUT2=3 LUT3=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.536 - 6.666 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.803ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.727ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.957     2.164    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X9Y60          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.262 f  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_replica/Q
                         net (fo=28, routed)          0.159     2.421    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/addr_reg[11]_rep__0_n_0_repN_alias
    SLICE_X9Y62          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     2.536 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][0][0]_i_2/O
                         net (fo=100, routed)         0.335     2.871    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][0][0]_i_2_n_0
    SLICE_X10Y58         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.985 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_54/O
                         net (fo=1, routed)           0.175     3.160    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_54_n_0
    SLICE_X10Y57         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.308 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_20/O
                         net (fo=5, routed)           0.222     3.530    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_20_n_0
    SLICE_X10Y53         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     3.568 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_6/O
                         net (fo=4, routed)           0.294     3.862    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_6_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.010 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.508    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.621 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.844    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.021 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.134    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.281 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.517    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.555 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.723    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.901 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.405     6.306    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X6Y52          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     6.344 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135/O
                         net (fo=2, routed)           0.343     6.687    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135_n_0
    SLICE_X9Y53          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     6.866 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70/O
                         net (fo=1, routed)           0.110     6.976    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70_n_0
    SLICE_X9Y55          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.074 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23/O
                         net (fo=2, routed)           0.222     7.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23_n_0
    SLICE_X9Y61          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.474 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8/O
                         net (fo=2, routed)           0.228     7.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0
    SLICE_X8Y64          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3/O
                         net (fo=17, routed)          0.141     7.942    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0
    SLICE_X8Y66          LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     8.057 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1/O
                         net (fo=16, routed)          0.195     8.252    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1_n_0
    SLICE_X8Y69          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     8.316 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][0]_i_2/O
                         net (fo=41, routed)          0.203     8.519    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][0]_i_2_n_0
    SLICE_X7Y71          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     8.667 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[26][0]_i_2/O
                         net (fo=6, routed)           0.328     8.996    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[26][0]_i_2_n_0
    SLICE_X5Y77          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     9.058 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[22][0][4]_i_1/O
                         net (fo=5, routed)           0.190     9.248    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[22][0][4]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.703     8.536    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X5Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0][3]/C
                         clock pessimism              0.170     8.706    
                         clock uncertainty           -0.152     8.553    
    SLICE_X5Y77          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     8.509    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0][3]
  -------------------------------------------------------------------
                         required time                          8.509    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                 -0.738    

Slack (VIOLATED) :        -0.737ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.083ns  (logic 2.295ns (32.400%)  route 4.788ns (67.600%))
  Logic Levels:           19  (LUT2=3 LUT3=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 8.536 - 6.666 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.803ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.727ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.957     2.164    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X9Y60          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.262 f  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_replica/Q
                         net (fo=28, routed)          0.159     2.421    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/addr_reg[11]_rep__0_n_0_repN_alias
    SLICE_X9Y62          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     2.536 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][0][0]_i_2/O
                         net (fo=100, routed)         0.335     2.871    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][0][0]_i_2_n_0
    SLICE_X10Y58         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.985 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_54/O
                         net (fo=1, routed)           0.175     3.160    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_54_n_0
    SLICE_X10Y57         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.308 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_20/O
                         net (fo=5, routed)           0.222     3.530    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_20_n_0
    SLICE_X10Y53         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     3.568 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_6/O
                         net (fo=4, routed)           0.294     3.862    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_6_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.010 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.508    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.621 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.844    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.021 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.134    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.281 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.517    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.555 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.723    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.901 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.405     6.306    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X6Y52          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     6.344 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135/O
                         net (fo=2, routed)           0.343     6.687    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135_n_0
    SLICE_X9Y53          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     6.866 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70/O
                         net (fo=1, routed)           0.110     6.976    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70_n_0
    SLICE_X9Y55          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.074 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23/O
                         net (fo=2, routed)           0.222     7.295    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23_n_0
    SLICE_X9Y61          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.474 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8/O
                         net (fo=2, routed)           0.228     7.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0
    SLICE_X8Y64          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.801 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3/O
                         net (fo=17, routed)          0.141     7.942    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0
    SLICE_X8Y66          LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     8.057 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1/O
                         net (fo=16, routed)          0.195     8.252    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1_n_0
    SLICE_X8Y69          LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     8.316 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][0]_i_2/O
                         net (fo=41, routed)          0.203     8.519    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[31][0]_i_2_n_0
    SLICE_X7Y71          LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     8.667 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[26][0]_i_2/O
                         net (fo=6, routed)           0.328     8.996    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/valid[26][0]_i_2_n_0
    SLICE_X5Y77          LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     9.058 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[22][0][4]_i_1/O
                         net (fo=5, routed)           0.190     9.248    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[22][0][4]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.703     8.536    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X5Y77          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0][4]/C
                         clock pessimism              0.170     8.706    
                         clock uncertainty           -0.152     8.553    
    SLICE_X5Y77          FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     8.510    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[22][0][4]
  -------------------------------------------------------------------
                         required time                          8.510    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                 -0.737    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][3][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 2.313ns (32.107%)  route 4.891ns (67.893%))
  Logic Levels:           20  (LUT2=3 LUT3=1 LUT6=14 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.661 - 6.666 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.803ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.727ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.959     2.166    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.260 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/Q
                         net (fo=151, routed)         0.232     2.492    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[25][3][4]_0
    SLICE_X8Y62          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.607 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3/O
                         net (fo=101, routed)         0.374     2.981    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     3.155 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119/O
                         net (fo=1, routed)           0.023     3.178    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119_n_0
    SLICE_X4Y66          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.260 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80/O
                         net (fo=1, routed)           0.000     3.260    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80_n_0
    SLICE_X4Y66          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.290 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30/O
                         net (fo=4, routed)           0.367     3.657    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30_n_0
    SLICE_X6Y60          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     3.757 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9/O
                         net (fo=4, routed)           0.171     3.928    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     4.026 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.524    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.637 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.860    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.037 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.150    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.297 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.533    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.571 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.739    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.917 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.405     6.322    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X6Y52          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     6.360 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135/O
                         net (fo=2, routed)           0.343     6.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135_n_0
    SLICE_X9Y53          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     6.882 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70/O
                         net (fo=1, routed)           0.110     6.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70_n_0
    SLICE_X9Y55          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.090 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23/O
                         net (fo=2, routed)           0.222     7.311    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23_n_0
    SLICE_X9Y61          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.490 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8/O
                         net (fo=2, routed)           0.228     7.718    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0
    SLICE_X8Y64          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.816 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3/O
                         net (fo=17, routed)          0.141     7.958    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0
    SLICE_X8Y66          LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     8.073 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1/O
                         net (fo=16, routed)          0.208     8.280    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_1_n_0
    SLICE_X6Y68          LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     8.344 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[31][3][4]_i_2/O
                         net (fo=32, routed)          0.430     8.775    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[31][3][4]_i_2_n_0
    SLICE_X2Y69          LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     8.873 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][3][4]_i_2/O
                         net (fo=3, routed)           0.105     8.977    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][3][4]_i_2_n_0
    SLICE_X2Y68          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     9.075 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][3][4]_i_1/O
                         net (fo=5, routed)           0.295     9.370    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array[6][3][4]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.828     8.661    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X2Y67          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][3][4]/C
                         clock pessimism              0.169     8.830    
                         clock uncertainty           -0.152     8.678    
    SLICE_X2Y67          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042     8.636    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][3][4]
  -------------------------------------------------------------------
                         required time                          8.636    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[29][0][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 2.329ns (32.750%)  route 4.782ns (67.249%))
  Logic Levels:           19  (LUT2=3 LUT5=1 LUT6=13 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 8.548 - 6.666 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.803ns, distribution 1.156ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.727ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.959     2.166    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X5Y61          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     2.260 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]_rep__2/Q
                         net (fo=151, routed)         0.232     2.492    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[25][3][4]_0
    SLICE_X8Y62          LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     2.607 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3/O
                         net (fo=101, routed)         0.374     2.981    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_3_n_0
    SLICE_X4Y66          LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.174     3.155 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119/O
                         net (fo=1, routed)           0.023     3.178    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_119_n_0
    SLICE_X4Y66          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.260 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80/O
                         net (fo=1, routed)           0.000     3.260    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_80_n_0
    SLICE_X4Y66          MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.290 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30/O
                         net (fo=4, routed)           0.367     3.657    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[30][3][0]_i_30_n_0
    SLICE_X6Y60          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     3.757 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9/O
                         net (fo=4, routed)           0.171     3.928    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_9_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     4.026 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.524    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.637 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.860    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.037 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.150    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.297 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.533    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.571 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.739    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.917 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.405     6.322    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X6Y52          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     6.360 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135/O
                         net (fo=2, routed)           0.343     6.703    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_135_n_0
    SLICE_X9Y53          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     6.882 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70/O
                         net (fo=1, routed)           0.110     6.992    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_70_n_0
    SLICE_X9Y55          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.090 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23/O
                         net (fo=2, routed)           0.222     7.311    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_23_n_0
    SLICE_X9Y61          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     7.490 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8/O
                         net (fo=2, routed)           0.228     7.718    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_8_n_0
    SLICE_X8Y64          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     7.816 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3/O
                         net (fo=17, routed)          0.223     8.039    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[0]_i_3_n_0
    SLICE_X8Y60          LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.170     8.209 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][0][1]_i_3/O
                         net (fo=11, routed)          0.287     8.496    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][0][1]_i_3_n_0
    SLICE_X8Y60          LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.085     8.581 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][0][0]_i_2/O
                         net (fo=26, routed)          0.538     9.119    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][0][0]_i_2_n_0
    SLICE_X13Y58         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     9.255 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[29][0][0]_i_1/O
                         net (fo=1, routed)           0.022     9.277    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[29][0][0]_i_1_n_0
    SLICE_X13Y58         FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[29][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.715     8.548    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y58         FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[29][0][0]/C
                         clock pessimism              0.121     8.669    
                         clock uncertainty           -0.152     8.517    
    SLICE_X13Y58         FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     8.544    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[29][0][0]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[9][3][0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 2.388ns (33.386%)  route 4.765ns (66.614%))
  Logic Levels:           20  (LUT2=2 LUT5=3 LUT6=15)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 8.542 - 6.666 ) 
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.957ns (routing 0.803ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.727ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.957     2.164    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X9Y60          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.262 f  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]_rep__0_replica/Q
                         net (fo=28, routed)          0.159     2.421    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/addr_reg[11]_rep__0_n_0_repN_alias
    SLICE_X9Y62          LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.115     2.536 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][0][0]_i_2/O
                         net (fo=100, routed)         0.335     2.871    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][0][0]_i_2_n_0
    SLICE_X10Y58         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.985 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_54/O
                         net (fo=1, routed)           0.175     3.160    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_54_n_0
    SLICE_X10Y57         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     3.308 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_20/O
                         net (fo=5, routed)           0.222     3.530    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_20_n_0
    SLICE_X10Y53         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     3.568 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_6/O
                         net (fo=4, routed)           0.294     3.862    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[30][3][0]_i_6_n_0
    SLICE_X6Y59          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     4.010 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3/O
                         net (fo=345, routed)         0.498     4.508    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[10][3][0]_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.113     4.621 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95/O
                         net (fo=2, routed)           0.223     4.844    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_95_n_0
    SLICE_X3Y58          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.177     5.021 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65/O
                         net (fo=1, routed)           0.113     5.134    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_65_n_0
    SLICE_X4Y58          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.147     5.281 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28/O
                         net (fo=3, routed)           0.236     5.517    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_28_n_0
    SLICE_X6Y60          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.555 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12/O
                         net (fo=49, routed)          0.168     5.723    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_12_n_0
    SLICE_X6Y58          LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     5.901 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6/O
                         net (fo=297, routed)         0.429     6.330    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[27][3][1]_i_6_n_0
    SLICE_X3Y63          LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     6.479 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_53/O
                         net (fo=1, routed)           0.221     6.700    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_53_n_0
    SLICE_X2Y64          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     6.847 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_26/O
                         net (fo=1, routed)           0.057     6.904    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_26_n_0
    SLICE_X2Y64          LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     7.053 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_12/O
                         net (fo=4, routed)           0.185     7.237    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[31][3][0]_i_12_n_0
    SLICE_X3Y64          LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     7.385 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_5/O
                         net (fo=3, routed)           0.343     7.728    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/miss_way[1]_i_5_n_0
    SLICE_X9Y60          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     7.766 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[22][3][0]_i_9/O
                         net (fo=1, routed)           0.202     7.968    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[22][3][0]_i_9_n_0
    SLICE_X8Y59          LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     8.006 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[22][3][0]_i_5/O
                         net (fo=79, routed)          0.371     8.376    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[22][3][0]_i_5_n_0
    SLICE_X8Y67          LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.170     8.546 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][2][0]_i_4/O
                         net (fo=4, routed)           0.249     8.796    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[6][2][0]_i_4_n_0
    SLICE_X7Y66          LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     8.912 f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][3][0]_i_3/O
                         net (fo=1, routed)           0.109     9.021    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][3][0]_i_3_n_0
    SLICE_X7Y68          LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     9.060 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][3][0]_i_2/O
                         net (fo=1, routed)           0.155     9.215    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][3][0]_i_2_n_0
    SLICE_X6Y67          LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.080     9.295 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][3][0]_i_1/O
                         net (fo=1, routed)           0.022     9.317    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state[9][3][0]_i_1_n_0
    SLICE_X6Y67          FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[9][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.709     8.542    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X6Y67          FDSE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[9][3][0]/C
                         clock pessimism              0.169     8.712    
                         clock uncertainty           -0.152     8.559    
    SLICE_X6Y67          FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     8.586    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/srrip_state_reg[9][3][0]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 -0.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/il1/PCB_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[14]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.070ns (32.578%)  route 0.145ns (67.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.710ns (routing 0.727ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.995ns (routing 0.803ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.710     1.877    design_1_i/SAXI_ip_0/inst/c0/il1/S_AXI_ACLK
    SLICE_X6Y73          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/il1/PCB_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     1.947 r  design_1_i/SAXI_ip_0/inst/c0/il1/PCB_reg[14]/Q
                         net (fo=6, routed)           0.145     2.092    design_1_i/SAXI_ip_0/inst/c0/dc2/Q[9]
    SLICE_X3Y73          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[14]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.995     2.202    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X3Y73          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[14]_rep/C
                         clock pessimism             -0.169     2.032    
    SLICE_X3Y73          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.087    design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_7/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.521%)  route 0.062ns (61.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.967ns (routing 0.405ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.452ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.967     1.078    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X13Y72         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y72         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.117 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__6/Q
                         net (fo=4, routed)           0.062     1.179    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__6_n_0
    RAMB36_X1Y14         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_7/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.166     1.304    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y14         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_7/CLKARDCLK
                         clock pessimism             -0.133     1.171    
    RAMB36_X1Y14         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.003     1.168    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_7
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_9/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.182%)  route 0.099ns (71.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.063ns (routing 0.405ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.452ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.063     1.174    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X48Y22         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.213 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__8/Q
                         net (fo=4, routed)           0.099     1.312    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__8_n_0
    RAMB36_X5Y4          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_9/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.281     1.419    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X5Y4          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_9/CLKARDCLK
                         clock pessimism             -0.115     1.303    
    RAMB36_X5Y4          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.300    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_9
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_13/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.182%)  route 0.099ns (71.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.064ns (routing 0.405ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.452ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.064     1.175    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X48Y37         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.214 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__0/Q
                         net (fo=4, routed)           0.099     1.313    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__0_n_0
    RAMB36_X5Y7          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_13/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.279     1.417    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X5Y7          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_13/CLKARDCLK
                         clock pessimism             -0.115     1.301    
    RAMB36_X5Y7          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.298    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_13
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.071ns (22.170%)  route 0.249ns (77.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.696ns (routing 0.727ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.803ns, distribution 1.274ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.696     1.863    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X11Y76         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.934 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[16]/Q
                         net (fo=134, routed)         0.249     2.183    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[11]
    SLICE_X9Y75          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       2.077     2.284    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X9Y75          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][0]/C
                         clock pessimism             -0.169     2.115    
    SLICE_X9Y75          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     2.168    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/tag_array_reg[6][2][0]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_3/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.334%)  route 0.094ns (70.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.975ns (routing 0.405ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.452ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.975     1.086    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X19Y57         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.125 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__2/Q
                         net (fo=4, routed)           0.094     1.218    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__2_n_0
    RAMB36_X2Y11         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_3/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.180     1.318    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y11         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_3/CLKARDCLK
                         clock pessimism             -0.112     1.206    
    RAMB36_X2Y11         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.203    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_3
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_6/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.726%)  route 0.070ns (64.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.066ns (routing 0.405ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.452ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.066     1.177    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X47Y47         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.216 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__7/Q
                         net (fo=4, routed)           0.070     1.286    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[1]_rep__7_n_0
    RAMB36_X5Y9          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_6/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.282     1.420    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X5Y9          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_6/CLKARDCLK
                         clock pessimism             -0.147     1.273    
    RAMB36_X5Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.270    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_6
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_4/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.334%)  route 0.094ns (70.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.967ns (routing 0.405ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.452ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.967     1.078    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X19Y27         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.117 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__3/Q
                         net (fo=4, routed)           0.094     1.210    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__3_n_0
    RAMB36_X2Y5          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_4/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.171     1.309    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y5          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_4/CLKARDCLK
                         clock pessimism             -0.112     1.197    
    RAMB36_X2Y5          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.003     1.194    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.160%)  route 0.099ns (71.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      1.064ns (routing 0.405ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.452ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.064     1.175    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X48Y26         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.214 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__1/Q
                         net (fo=4, routed)           0.099     1.313    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[0]_rep__1_n_0
    RAMB36_X5Y5          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.277     1.415    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X5Y5          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_2/CLKARDCLK
                         clock pessimism             -0.115     1.299    
    RAMB36_X5Y5          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.003     1.296    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_2
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_3/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.362%)  route 0.099ns (71.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.312ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.971ns (routing 0.405ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.452ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.971     1.082    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    SLICE_X14Y62         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.121 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__10/Q
                         net (fo=4, routed)           0.099     1.219    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/we_local_reg[3]_rep__10_n_0
    RAMB36_X1Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_3/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.174     1.312    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_3/CLKARDCLK
                         clock pessimism             -0.107     1.205    
    RAMB36_X1Y12         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.003     1.202    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[3].way_reg[3][0]_bram_3
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         6.666       3.666      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X1Y10  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X2Y8   design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X3Y10  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X1Y7   design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X1Y2   design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB36_X5Y6   design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_13/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         6.666       4.927      RAMB18_X3Y18  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_14/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y15   design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y15   design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y15   design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y15   design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y15   design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y15   design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y15   design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         3.333       2.760      SLICE_X9Y15   design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.159ns (12.566%)  route 1.106ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.567 - 6.666 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.803ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.727ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.963     2.170    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.267 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.227     2.493    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     2.555 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.880     3.435    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.734     8.567    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.175     8.742    
                         clock uncertainty           -0.152     8.589    
    SLICE_X5Y2           FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     8.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.159ns (12.566%)  route 1.106ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.567 - 6.666 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.803ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.727ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.963     2.170    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.267 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.227     2.493    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     2.555 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.880     3.435    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.734     8.567    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.175     8.742    
                         clock uncertainty           -0.152     8.589    
    SLICE_X5Y2           FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072     8.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.082ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.159ns (12.566%)  route 1.106ns (87.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.567 - 6.666 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.803ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.727ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.963     2.170    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.267 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.227     2.493    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     2.555 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.880     3.435    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.734     8.567    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.175     8.742    
                         clock uncertainty           -0.152     8.589    
    SLICE_X5Y2           FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072     8.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.082    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.159ns (12.585%)  route 1.104ns (87.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.567 - 6.666 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.803ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.727ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.963     2.170    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.267 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.227     2.493    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     2.555 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.878     3.433    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y2           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.734     8.567    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y2           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.175     8.742    
                         clock uncertainty           -0.152     8.589    
    SLICE_X5Y2           FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072     8.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.159ns (12.585%)  route 1.104ns (87.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.567 - 6.666 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.803ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.727ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.963     2.170    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.267 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.227     2.493    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     2.555 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.878     3.433    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X5Y2           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.734     8.567    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y2           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.175     8.742    
                         clock uncertainty           -0.152     8.589    
    SLICE_X5Y2           FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072     8.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.159ns (12.585%)  route 1.104ns (87.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.567 - 6.666 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.803ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.727ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.963     2.170    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.267 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.227     2.493    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     2.555 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.878     3.433    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X5Y2           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.734     8.567    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X5Y2           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.175     8.742    
                         clock uncertainty           -0.152     8.589    
    SLICE_X5Y2           FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.072     8.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.159ns (12.585%)  route 1.104ns (87.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.567 - 6.666 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.803ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.727ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.963     2.170    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.267 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.227     2.493    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     2.555 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.878     3.433    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.734     8.567    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.175     8.742    
                         clock uncertainty           -0.152     8.589    
    SLICE_X5Y2           FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072     8.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.159ns (12.585%)  route 1.104ns (87.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.901ns = ( 8.567 - 6.666 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.803ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.734ns (routing 0.727ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.963     2.170    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.267 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.227     2.493    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.062     2.555 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.878     3.433    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.734     8.567    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X5Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.175     8.742    
                         clock uncertainty           -0.152     8.589    
    SLICE_X5Y2           FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072     8.517    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.433    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.198ns (15.990%)  route 1.040ns (84.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 8.565 - 6.666 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.803ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.727ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.984     2.191    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y5           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.289 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.369     2.658    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y5           LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.758 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.671     3.429    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.732     8.565    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.237     8.802    
                         clock uncertainty           -0.152     8.649    
    SLICE_X2Y6           FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     8.577    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.666ns  (clk_pl_0 rise@6.666ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.198ns (15.990%)  route 1.040ns (84.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 8.565 - 6.666 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.984ns (routing 0.803ns, distribution 1.181ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.727ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.984     2.191    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y5           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     2.289 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.369     2.658    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y5           LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.758 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.671     3.429    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y6           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      6.666     6.666 r  
    PS8_X0Y0             PS8                          0.000     6.666 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     6.806    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     6.833 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.732     8.565    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y6           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.237     8.802    
                         clock uncertainty           -0.152     8.649    
    SLICE_X2Y6           FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072     8.577    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.577    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                  5.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.061ns (22.667%)  route 0.208ns (77.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.994ns (routing 0.405ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.452ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.994     1.105    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y13          FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.144 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.217    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X9Y13          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.239 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.135     1.374    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y11          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.130     1.268    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y11          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.110     1.158    
    SLICE_X9Y11          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.138    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.074ns (28.302%)  route 0.187ns (71.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.999ns (routing 0.405ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.452ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.999     1.110    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.149 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.215 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.156     1.371    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.110     1.153    
    SLICE_X4Y2           FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.133    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.074ns (28.302%)  route 0.187ns (71.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.999ns (routing 0.405ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.452ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.999     1.110    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.149 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.215 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.156     1.371    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.110     1.153    
    SLICE_X4Y2           FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.133    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.074ns (28.302%)  route 0.187ns (71.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.999ns (routing 0.405ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.452ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.999     1.110    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.149 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.215 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.156     1.371    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.110     1.153    
    SLICE_X4Y2           FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.133    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.074ns (28.302%)  route 0.187ns (71.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.999ns (routing 0.405ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.452ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.999     1.110    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.149 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.215 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.156     1.371    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.110     1.153    
    SLICE_X4Y2           FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.133    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.074ns (28.411%)  route 0.186ns (71.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.999ns (routing 0.405ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.452ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.999     1.110    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.149 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.215 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.155     1.370    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.123     1.261    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.110     1.151    
    SLICE_X4Y2           FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.131    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.074ns (28.411%)  route 0.186ns (71.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.999ns (routing 0.405ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.452ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.999     1.110    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.149 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.215 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.155     1.370    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.123     1.261    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.110     1.151    
    SLICE_X4Y2           FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.131    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.074ns (28.411%)  route 0.186ns (71.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.999ns (routing 0.405ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.452ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.999     1.110    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.149 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.215 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.155     1.370    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.123     1.261    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.110     1.151    
    SLICE_X4Y2           FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.131    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.074ns (28.411%)  route 0.186ns (71.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.999ns (routing 0.405ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.452ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.999     1.110    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.149 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.215 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.155     1.370    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.123     1.261    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.110     1.151    
    SLICE_X4Y2           FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.131    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.074ns (28.411%)  route 0.186ns (71.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.999ns (routing 0.405ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.452ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.999     1.110    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDRE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.149 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.180    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X5Y3           LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.215 f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.155     1.370    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.123     1.261    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.110     1.151    
    SLICE_X4Y2           FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.131    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.239    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 0.148ns (6.554%)  route 2.110ns (93.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.724ns (routing 0.727ns, distribution 0.997ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.730     1.730    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y17          LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     1.878 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.380     2.258    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y13          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.724     1.891    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y13          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.050ns (4.975%)  route 0.955ns (95.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.125ns (routing 0.452ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.804     0.804    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y17          LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     0.854 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.151     1.005    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y13          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.125     1.263    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y13          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.099ns (7.309%)  route 1.255ns (92.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.803ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.727ns, distribution 0.998ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.976     2.183    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.282 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.255     3.538    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y1           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.725     1.892    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.099ns (7.309%)  route 1.255ns (92.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.803ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.727ns, distribution 0.998ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.976     2.183    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.282 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.255     3.538    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y1           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.725     1.892    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.171ns  (logic 0.099ns (8.458%)  route 1.072ns (91.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.803ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.727ns, distribution 1.010ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.976     2.183    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.282 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.072     3.354    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y5           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.737     1.904    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.171ns  (logic 0.099ns (8.458%)  route 1.072ns (91.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.803ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.727ns, distribution 1.010ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.976     2.183    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.282 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         1.072     3.354    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y5           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.737     1.904    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.565ns  (logic 0.099ns (17.532%)  route 0.466ns (82.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.803ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.727ns, distribution 0.996ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.976     2.183    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.282 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         0.466     2.748    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y15          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.723     1.890    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y15          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.565ns  (logic 0.099ns (17.532%)  route 0.466ns (82.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.976ns (routing 0.803ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.727ns, distribution 0.996ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.976     2.183    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.282 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         0.466     2.748    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y15          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.723     1.890    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y15          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.040ns (17.694%)  route 0.186ns (82.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.405ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.452ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.148 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         0.186     1.334    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y15          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y15          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.040ns (17.694%)  route 0.186ns (82.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.405ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.452ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.148 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         0.186     1.334    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X7Y15          FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X7Y15          FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.040ns (7.346%)  route 0.505ns (92.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.405ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.452ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.148 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         0.505     1.652    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y5           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.135     1.273    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.040ns (7.346%)  route 0.505ns (92.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.405ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.452ns, distribution 0.683ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.148 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         0.505     1.652    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y5           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.135     1.273    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y5           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.040ns (6.360%)  route 0.589ns (93.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.405ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.452ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.148 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         0.589     1.736    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y1           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.040ns (6.360%)  route 0.589ns (93.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.997ns (routing 0.405ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.452ns, distribution 0.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.997     1.108    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X10Y10         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.148 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=753, routed)         0.589     1.736    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y1           FDPE                                         f  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.125     1.263    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y1           FDPE                                         r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay           632 Endpoints
Min Delay           632 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__46/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.888ns  (logic 0.097ns (2.495%)  route 3.791ns (97.505%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.803ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.952     2.159    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X12Y64         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.256 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/Q
                         net (fo=125, routed)         3.791     6.047    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[6]
    SLICE_X33Y30         LDCE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__46/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__53/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.764ns  (logic 0.097ns (2.577%)  route 3.667ns (97.423%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.803ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.952     2.159    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X12Y64         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.256 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/Q
                         net (fo=125, routed)         3.667     5.923    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[6]
    SLICE_X36Y24         LDCE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__53/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__16/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.613ns  (logic 0.097ns (2.685%)  route 3.516ns (97.315%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.803ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.952     2.159    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X12Y64         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.256 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/Q
                         net (fo=125, routed)         3.516     5.772    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[6]
    SLICE_X33Y33         LDCE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__16/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__56/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.504ns  (logic 0.097ns (2.768%)  route 3.407ns (97.232%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.803ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.952     2.159    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X12Y64         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.256 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/Q
                         net (fo=125, routed)         3.407     5.663    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[6]
    SLICE_X19Y14         LDCE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__56/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__19/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.426ns  (logic 0.097ns (2.832%)  route 3.329ns (97.168%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.803ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.952     2.159    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X12Y64         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.256 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/Q
                         net (fo=125, routed)         3.329     5.585    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[6]
    SLICE_X33Y23         LDCE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__19/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]_rep__35/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.264ns  (logic 0.096ns (2.941%)  route 3.168ns (97.059%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.982ns (routing 0.803ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.982     2.189    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X3Y75          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.285 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[12]/Q
                         net (fo=42, routed)          3.168     5.453    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[7]
    SLICE_X47Y43         LDCE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]_rep__35/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[4]_rep__32/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.243ns  (logic 0.126ns (3.885%)  route 3.117ns (96.115%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.803ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.954     2.161    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X3Y9           FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.259 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.689     3.948    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.976 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=2398, routed)        1.428     5.404    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/baddr_reg[4]_rep__58_0
    SLICE_X5Y64          LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[4]_rep__32/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]_rep__32/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.233ns  (logic 0.126ns (3.897%)  route 3.107ns (96.103%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.803ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.954     2.161    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X3Y9           FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.259 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.689     3.948    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.976 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=2398, routed)        1.418     5.394    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/baddr_reg[4]_rep__58_0
    SLICE_X1Y64          LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[3]_rep__32/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__22/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.232ns  (logic 0.097ns (3.002%)  route 3.135ns (96.998%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.803ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.952     2.159    design_1_i/SAXI_ip_0/inst/c0/dc2/S_AXI_ACLK
    SLICE_X12Y64         FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.256 r  design_1_i/SAXI_ip_0/inst/c0/dc2/addr_reg[11]/Q
                         net (fo=125, routed)         3.135     5.391    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/Q[6]
    SLICE_X13Y25         LDCE                                         r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__22/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]_rep__32/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.218ns  (logic 0.126ns (3.915%)  route 3.092ns (96.085%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.803ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.954     2.161    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X3Y9           FDRE                                         r  design_1_i/SAXI_ip_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     2.259 f  design_1_i/SAXI_ip_0/inst/reset_reg/Q
                         net (fo=1, routed)           1.689     3.948    design_1_i/SAXI_ip_0/inst/reset_bufg_place
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.976 f  design_1_i/SAXI_ip_0/inst/reset_reg_bufg_place/O
                         net (fo=2398, routed)        1.403     5.379    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/baddr_reg[4]_rep__58_0
    SLICE_X2Y64          LDCE                                         f  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[1]_rep__32/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.120ns  (logic 0.071ns (59.167%)  route 0.049ns (40.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.405ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.984     1.095    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X2Y27          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.134 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[27]/Q
                         net (fo=1, routed)           0.043     1.177    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[27]
    SLICE_X2Y27          LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     1.209 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.006     1.215    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]_i_1_n_0
    SLICE_X2Y27          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.129ns  (logic 0.079ns (61.240%)  route 0.050ns (38.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.988ns (routing 0.405ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.988     1.099    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X5Y25          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.137 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[11]/Q
                         net (fo=1, routed)           0.030     1.167    design_1_i/SAXI_ip_0/inst/c0/c0/WORD_LANE[3].S_AXI_RDATA_II_reg[107]
    SLICE_X5Y25          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.208 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.020     1.228    design_1_i/SAXI_ip_0/inst/c0_n_10
    SLICE_X5Y25          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.087ns (62.143%)  route 0.053ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.405ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.982     1.093    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X3Y25          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.132 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[24]/Q
                         net (fo=1, routed)           0.047     1.179    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[24]
    SLICE_X3Y25          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     1.227 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.006     1.233    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]_i_1_n_0
    SLICE_X3Y25          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.139ns  (logic 0.097ns (69.784%)  route 0.042ns (30.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.405ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.984     1.095    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X2Y27          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.134 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[28]/Q
                         net (fo=1, routed)           0.036     1.170    design_1_i/SAXI_ip_0/inst/StackPointer_reg_n_0_[28]
    SLICE_X2Y27          LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.058     1.228 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.006     1.234    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]_i_1_n_0
    SLICE_X2Y27          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.073ns (52.143%)  route 0.067ns (47.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.988ns (routing 0.405ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.988     1.099    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X5Y25          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.137 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[9]/Q
                         net (fo=1, routed)           0.047     1.184    design_1_i/SAXI_ip_0/inst/c0/c0/WORD_LANE[3].S_AXI_RDATA_II_reg[105]
    SLICE_X5Y25          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035     1.219 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.020     1.239    design_1_i/SAXI_ip_0/inst/c0_n_12
    SLICE_X5Y25          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.157ns  (logic 0.061ns (38.932%)  route 0.096ns (61.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.978ns (routing 0.405ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.978     1.089    design_1_i/SAXI_ip_0/inst/c0/c0/S_AXI_ACLK
    SLICE_X4Y28          FDRE                                         r  design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.128 r  design_1_i/SAXI_ip_0/inst/c0/c0/PC_reg[7]/Q
                         net (fo=139, routed)         0.072     1.200    design_1_i/SAXI_ip_0/inst/c0/c0/Q[2]
    SLICE_X5Y28          LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.022     1.222 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.024     1.246    design_1_i/SAXI_ip_0/inst/c0_n_14
    SLICE_X5Y28          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/wnextc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.152ns  (logic 0.061ns (40.172%)  route 0.091ns (59.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.983ns (routing 0.405ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.983     1.094    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X6Y27          FDRE                                         r  design_1_i/MAXI_ip_0/inst/wnextc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.133 r  design_1_i/MAXI_ip_0/inst/wnextc_reg[6]/Q
                         net (fo=3, routed)           0.026     1.159    design_1_i/SAXI_ip_0/inst/maxi_debug[22]
    SLICE_X6Y27          LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     1.181 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.065     1.246    design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]_i_1_n_0
    SLICE_X6Y27          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.154ns  (logic 0.079ns (51.288%)  route 0.075ns (48.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.405ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.982     1.093    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X5Y28          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.131 r  design_1_i/MAXI_ip_0/inst/burst_starts_w_reg[5]/Q
                         net (fo=4, routed)           0.055     1.186    design_1_i/SAXI_ip_0/inst/c0/c0/maxi_debug[5]
    SLICE_X5Y28          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.227 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.020     1.247    design_1_i/SAXI_ip_0/inst/c0_n_16
    SLICE_X5Y28          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/StackPointer_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.079ns (51.634%)  route 0.074ns (48.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.990ns (routing 0.405ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.990     1.101    design_1_i/SAXI_ip_0/inst/S_AXI_ACLK
    SLICE_X5Y26          FDSE                                         r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.140 r  design_1_i/SAXI_ip_0/inst/StackPointer_reg[6]/Q
                         net (fo=1, routed)           0.054     1.194    design_1_i/SAXI_ip_0/inst/c0/c0/WORD_LANE[3].S_AXI_RDATA_II_reg[102]
    SLICE_X5Y28          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     1.234 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.020     1.254    design_1_i/SAXI_ip_0/inst/c0_n_15
    SLICE_X5Y28          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/MAXI_ip_0/inst/burst_starts_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.062ns (33.863%)  route 0.121ns (66.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.983ns (routing 0.405ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       0.983     1.094    design_1_i/MAXI_ip_0/inst/M_AXI_ACLK
    SLICE_X4Y27          FDRE                                         r  design_1_i/MAXI_ip_0/inst/burst_starts_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.133 r  design_1_i/MAXI_ip_0/inst/burst_starts_r_reg[6]/Q
                         net (fo=3, routed)           0.101     1.234    design_1_i/SAXI_ip_0/inst/c0/c0/maxi_debug[14]
    SLICE_X4Y28          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.257 r  design_1_i/SAXI_ip_0/inst/c0/c0/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.020     1.277    design_1_i/SAXI_ip_0/inst/c0_n_7
    SLICE_X4Y28          LDCE                                         r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           684 Endpoints
Min Delay           684 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.615ns  (logic 0.426ns (26.376%)  route 1.189ns (73.624%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.712ns (routing 0.727ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/G
    SLICE_X3Y25          LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.152     0.152 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/Q
                         net (fo=8, routed)           0.520     0.672    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[24]
    SLICE_X7Y30          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     0.772 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[24]_INST_0/O
                         net (fo=2, routed)           0.611     1.383    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[24]
    SLICE_X3Y36          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.557 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[24]_i_1/O
                         net (fo=1, routed)           0.058     1.615    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[24]
    SLICE_X3Y36          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.712     1.879    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X3Y36          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.597ns  (logic 0.383ns (23.981%)  route 1.214ns (76.019%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.712ns (routing 0.727ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
    SLICE_X2Y27          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/Q
                         net (fo=8, routed)           0.893     1.042    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[27]
    SLICE_X4Y32          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     1.081 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[27]_INST_0/O
                         net (fo=2, routed)           0.298     1.379    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[27]
    SLICE_X3Y36          LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.195     1.574 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[27]_i_1/O
                         net (fo=1, routed)           0.023     1.597    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[27]
    SLICE_X3Y36          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.712     1.879    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X3Y36          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.577ns  (logic 0.253ns (16.040%)  route 1.324ns (83.960%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.715ns (routing 0.727ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[31]/G
    SLICE_X6Y27          LDCE (EnToQ_FFF2_SLICEL_G_Q)
                                                      0.152     0.152 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[31]/Q
                         net (fo=8, routed)           0.739     0.891    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[31]
    SLICE_X4Y29          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     0.992 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[63]_INST_0/O
                         net (fo=2, routed)           0.585     1.577    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[63]
    SLICE_X2Y28          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.715     1.882    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X2Y28          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[63]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.545ns  (logic 0.370ns (23.952%)  route 1.175ns (76.048%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.704ns (routing 0.727ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
    SLICE_X2Y27          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/Q
                         net (fo=8, routed)           0.896     1.045    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[27]
    SLICE_X4Y32          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     1.146 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[91]_INST_0/O
                         net (fo=2, routed)           0.241     1.387    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[91]
    SLICE_X4Y34          LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     1.507 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[91]_i_1/O
                         net (fo=1, routed)           0.038     1.545    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[91]
    SLICE_X4Y34          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.704     1.871    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X4Y34          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[91]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.514ns  (logic 0.384ns (25.361%)  route 1.130ns (74.639%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.698ns (routing 0.727ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
    SLICE_X2Y27          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/Q
                         net (fo=8, routed)           0.445     0.594    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[27]
    SLICE_X3Y30          LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     0.633 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[59]_INST_0/O
                         net (fo=2, routed)           0.650     1.283    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[59]
    SLICE_X4Y30          LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196     1.479 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.035     1.514    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[59]
    SLICE_X4Y30          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.698     1.865    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X4Y30          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[59]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.491ns  (logic 0.323ns (21.670%)  route 1.168ns (78.330%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.701ns (routing 0.727ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
    SLICE_X2Y27          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/Q
                         net (fo=8, routed)           0.880     1.029    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[27]
    SLICE_X4Y33          LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     1.067 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[123]_INST_0/O
                         net (fo=2, routed)           0.266     1.333    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[123]
    SLICE_X3Y35          LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     1.469 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[123]_i_1/O
                         net (fo=1, routed)           0.022     1.491    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[123]
    SLICE_X3Y35          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.701     1.868    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X3Y35          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[123]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.454ns  (logic 0.252ns (17.330%)  route 1.202ns (82.670%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.716ns (routing 0.727ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/G
    SLICE_X3Y25          LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.152     0.152 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[24]/Q
                         net (fo=8, routed)           0.520     0.672    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[24]
    SLICE_X7Y30          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     0.772 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[24]_INST_0/O
                         net (fo=2, routed)           0.682     1.454    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[24]
    SLICE_X3Y36          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.716     1.883    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X3Y36          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.414ns  (logic 0.250ns (17.684%)  route 1.164ns (82.316%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.704ns (routing 0.727ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
    SLICE_X2Y27          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/Q
                         net (fo=8, routed)           0.896     1.045    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[27]
    SLICE_X4Y32          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     1.146 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[91]_INST_0/O
                         net (fo=2, routed)           0.268     1.414    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[91]
    SLICE_X4Y34          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.704     1.871    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X4Y34          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[91]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.404ns  (logic 0.371ns (26.427%)  route 1.033ns (73.573%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.711ns (routing 0.727ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[31]/G
    SLICE_X6Y27          LDCE (EnToQ_FFF2_SLICEL_G_Q)
                                                      0.152     0.152 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[31]/Q
                         net (fo=8, routed)           0.739     0.891    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[31]
    SLICE_X4Y29          LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.101     0.992 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[63]_INST_0/O
                         net (fo=2, routed)           0.272     1.264    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[63]
    SLICE_X2Y28          LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.118     1.382 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1/O
                         net (fo=1, routed)           0.022     1.404    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[63]
    SLICE_X2Y28          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.711     1.878    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X2Y28          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[63]/C

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.402ns  (logic 0.187ns (13.343%)  route 1.215ns (86.657%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.705ns (routing 0.727ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/G
    SLICE_X2Y27          LDCE (EnToQ_HFF2_SLICEL_G_Q)
                                                      0.149     0.149 r  design_1_i/SAXI_ip_0/inst/axi_rdata_reg[27]/Q
                         net (fo=8, routed)           0.880     1.029    design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rdata[27]
    SLICE_X4Y33          LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.038     1.067 r  design_1_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[123]_INST_0/O
                         net (fo=2, routed)           0.335     1.402    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[123]
    SLICE_X4Y35          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.705     1.872    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X4Y35          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[123]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__28/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_14/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.059ns (50.000%)  route 0.059ns (50.000%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.228ns (routing 0.452ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__28/G
    SLICE_X33Y43         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__28/Q
                         net (fo=1, routed)           0.059     0.118    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__28_n_0
    RAMB18_X3Y16         RAMB18E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_14/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.228     1.366    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB18_X3Y16         RAMB18E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_14/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__0/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.229%)  route 0.061ns (50.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.176ns (routing 0.452ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__0/G
    SLICE_X18Y43         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__0/Q
                         net (fo=1, routed)           0.061     0.120    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__0_n_0
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.176     1.314    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y8          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_1/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]_rep__1/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.229%)  route 0.061ns (50.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.280ns (routing 0.452ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]_rep__1/G
    SLICE_X47Y29         LDCE (EnToQ_BFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]_rep__1/Q
                         net (fo=1, routed)           0.061     0.120    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[2]_rep__1_n_0
    RAMB36_X5Y5          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.280     1.418    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X5Y5          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_2/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__4/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.229%)  route 0.061ns (50.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.177ns (routing 0.452ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__4/G
    SLICE_X18Y23         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__4/Q
                         net (fo=1, routed)           0.061     0.120    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__4_n_0
    RAMB36_X2Y4          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.177     1.315    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y4          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_5/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_8/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.229%)  route 0.061ns (50.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.189ns (routing 0.452ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__7/G
    SLICE_X13Y23         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__7/Q
                         net (fo=1, routed)           0.061     0.120    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__7_n_0
    RAMB36_X1Y4          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_8/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.189     1.327    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y4          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[0].way_reg[0][0]_bram_8/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__27/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.229%)  route 0.061ns (50.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.238ns (routing 0.452ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__27/G
    SLICE_X36Y38         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__27/Q
                         net (fo=1, routed)           0.061     0.120    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__27_n_0
    RAMB36_X4Y7          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.238     1.376    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X4Y7          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_13/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__16/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.229%)  route 0.061ns (50.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.452ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__16/G
    SLICE_X33Y33         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__16/Q
                         net (fo=1, routed)           0.061     0.120    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__16_n_0
    RAMB36_X3Y6          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.221     1.359    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X3Y6          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_2/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__17/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.229%)  route 0.061ns (50.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.158ns (routing 0.452ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__17/G
    SLICE_X18Y63         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__17/Q
                         net (fo=1, routed)           0.061     0.120    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__17_n_0
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.158     1.296    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X2Y12         RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[1].way_reg[1][0]_bram_3/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__30/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.229%)  route 0.061ns (50.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.181ns (routing 0.452ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__30/G
    SLICE_X13Y33         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__30/Q
                         net (fo=1, routed)           0.061     0.120    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__30_n_0
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.181     1.319    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X1Y6          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_1/CLKBWRCLK

Slack:                    inf
  Source:                 design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__33/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_4/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.229%)  route 0.061ns (50.771%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.187ns (routing 0.452ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          LDCE                         0.000     0.000 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__33/G
    SLICE_X3Y33          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__33/Q
                         net (fo=1, routed)           0.061     0.120    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/set_real_reg[0]_rep__33_n_0
    RAMB36_X0Y6          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_4/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=23353, routed)       1.187     1.325    design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/S_AXI_ACLK
    RAMB36_X0Y6          RAMB36E2                                     r  design_1_i/SAXI_ip_0/inst/c0/dc2/dl2u/genblk1[2].way_reg[2][0]_bram_4/CLKBWRCLK





