Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 26 15:06:24 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab7_TrafficLight_timing_summary_routed.rpt -pb Lab7_TrafficLight_timing_summary_routed.pb -rpx Lab7_TrafficLight_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab7_TrafficLight
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.059        0.000                      0                  157        0.184        0.000                      0                  157        4.020        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.059        0.000                      0                  157        0.184        0.000                      0                  157        4.020        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 FSM_onehot_state_TrafficLight_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trafficLightTimer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.091ns (25.037%)  route 3.267ns (74.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.715     5.318    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  FSM_onehot_state_TrafficLight_reg[4]/Q
                         net (fo=11, routed)          1.497     7.270    roadA_GreenLight
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.156     7.426 r  FSM_onehot_state_TrafficLight[7]_i_16/O
                         net (fo=2, routed)           0.468     7.894    FSM_onehot_state_TrafficLight[7]_i_16_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.355     8.249 r  FSM_onehot_state_TrafficLight[7]_i_8/O
                         net (fo=3, routed)           0.600     8.849    redBTNC/FSM_onehot_state_TrafficLight_reg[1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  redBTNC/FSM_onehot_state_TrafficLight[7]_i_2/O
                         net (fo=10, routed)          0.702     9.675    redBTNC_n_1
    SLICE_X6Y82          FDRE                                         r  trafficLightTimer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  trafficLightTimer_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_R)       -0.524    14.734    trafficLightTimer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 FSM_onehot_state_TrafficLight_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trafficLightTimer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.091ns (25.037%)  route 3.267ns (74.963%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.715     5.318    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  FSM_onehot_state_TrafficLight_reg[4]/Q
                         net (fo=11, routed)          1.497     7.270    roadA_GreenLight
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.156     7.426 r  FSM_onehot_state_TrafficLight[7]_i_16/O
                         net (fo=2, routed)           0.468     7.894    FSM_onehot_state_TrafficLight[7]_i_16_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.355     8.249 r  FSM_onehot_state_TrafficLight[7]_i_8/O
                         net (fo=3, routed)           0.600     8.849    redBTNC/FSM_onehot_state_TrafficLight_reg[1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  redBTNC/FSM_onehot_state_TrafficLight[7]_i_2/O
                         net (fo=10, routed)          0.702     9.675    redBTNC_n_1
    SLICE_X6Y82          FDRE                                         r  trafficLightTimer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  trafficLightTimer_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDRE (Setup_fdre_C_R)       -0.524    14.734    trafficLightTimer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 trafficLightPrescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trafficLightPrescaler_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.378%)  route 3.235ns (79.622%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.712     5.315    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  trafficLightPrescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  trafficLightPrescaler_reg[10]/Q
                         net (fo=2, routed)           0.808     6.579    trafficLightPrescaler_reg_n_0_[10]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.703 f  trafficLightPrescaler[26]_i_7/O
                         net (fo=1, routed)           0.447     7.150    trafficLightPrescaler[26]_i_7_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.274 f  trafficLightPrescaler[26]_i_4/O
                         net (fo=1, routed)           0.579     7.853    trafficLightPrescaler[26]_i_4_n_0
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.977 r  trafficLightPrescaler[26]_i_1/O
                         net (fo=27, routed)          1.401     9.378    trafficLightPrescaler[26]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  trafficLightPrescaler_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.598    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  trafficLightPrescaler_reg[25]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    14.831    trafficLightPrescaler_reg[25]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 trafficLightPrescaler_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trafficLightPrescaler_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.378%)  route 3.235ns (79.622%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.712     5.315    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  trafficLightPrescaler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  trafficLightPrescaler_reg[10]/Q
                         net (fo=2, routed)           0.808     6.579    trafficLightPrescaler_reg_n_0_[10]
    SLICE_X2Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.703 f  trafficLightPrescaler[26]_i_7/O
                         net (fo=1, routed)           0.447     7.150    trafficLightPrescaler[26]_i_7_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.274 f  trafficLightPrescaler[26]_i_4/O
                         net (fo=1, routed)           0.579     7.853    trafficLightPrescaler[26]_i_4_n_0
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.977 r  trafficLightPrescaler[26]_i_1/O
                         net (fo=27, routed)          1.401     9.378    trafficLightPrescaler[26]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  trafficLightPrescaler_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.598    15.021    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  trafficLightPrescaler_reg[26]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X1Y83          FDRE (Setup_fdre_C_R)       -0.429    14.831    trafficLightPrescaler_reg[26]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 FSM_onehot_state_TrafficLight_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trafficLightTimer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.091ns (27.119%)  route 2.932ns (72.881%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.715     5.318    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  FSM_onehot_state_TrafficLight_reg[4]/Q
                         net (fo=11, routed)          1.497     7.270    roadA_GreenLight
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.156     7.426 r  FSM_onehot_state_TrafficLight[7]_i_16/O
                         net (fo=2, routed)           0.468     7.894    FSM_onehot_state_TrafficLight[7]_i_16_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.355     8.249 r  FSM_onehot_state_TrafficLight[7]_i_8/O
                         net (fo=3, routed)           0.600     8.849    redBTNC/FSM_onehot_state_TrafficLight_reg[1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  redBTNC/FSM_onehot_state_TrafficLight[7]_i_2/O
                         net (fo=10, routed)          0.367     9.341    redBTNC_n_1
    SLICE_X5Y81          FDSE                                         r  trafficLightTimer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDSE                                         r  trafficLightTimer_reg[0]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDSE (Setup_fdse_C_S)       -0.429    14.827    trafficLightTimer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 FSM_onehot_state_TrafficLight_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trafficLightTimer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.091ns (27.119%)  route 2.932ns (72.881%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.715     5.318    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  FSM_onehot_state_TrafficLight_reg[4]/Q
                         net (fo=11, routed)          1.497     7.270    roadA_GreenLight
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.156     7.426 r  FSM_onehot_state_TrafficLight[7]_i_16/O
                         net (fo=2, routed)           0.468     7.894    FSM_onehot_state_TrafficLight[7]_i_16_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.355     8.249 r  FSM_onehot_state_TrafficLight[7]_i_8/O
                         net (fo=3, routed)           0.600     8.849    redBTNC/FSM_onehot_state_TrafficLight_reg[1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  redBTNC/FSM_onehot_state_TrafficLight[7]_i_2/O
                         net (fo=10, routed)          0.367     9.341    redBTNC_n_1
    SLICE_X5Y81          FDRE                                         r  trafficLightTimer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  trafficLightTimer_reg[3]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_R)       -0.429    14.827    trafficLightTimer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 FSM_onehot_state_TrafficLight_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_TrafficLight_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.091ns (26.255%)  route 3.064ns (73.745%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.715     5.318    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  FSM_onehot_state_TrafficLight_reg[4]/Q
                         net (fo=11, routed)          1.497     7.270    roadA_GreenLight
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.156     7.426 r  FSM_onehot_state_TrafficLight[7]_i_16/O
                         net (fo=2, routed)           0.468     7.894    FSM_onehot_state_TrafficLight[7]_i_16_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.355     8.249 r  FSM_onehot_state_TrafficLight[7]_i_8/O
                         net (fo=3, routed)           0.600     8.849    redBTNC/FSM_onehot_state_TrafficLight_reg[1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  redBTNC/FSM_onehot_state_TrafficLight[7]_i_2/O
                         net (fo=10, routed)          0.500     9.473    redBTNC_n_1
    SLICE_X5Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[1]/C
                         clock pessimism              0.278    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.055    FSM_onehot_state_TrafficLight_reg[1]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 FSM_onehot_state_TrafficLight_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_TrafficLight_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 1.091ns (26.255%)  route 3.064ns (73.745%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.715     5.318    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  FSM_onehot_state_TrafficLight_reg[4]/Q
                         net (fo=11, routed)          1.497     7.270    roadA_GreenLight
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.156     7.426 r  FSM_onehot_state_TrafficLight[7]_i_16/O
                         net (fo=2, routed)           0.468     7.894    FSM_onehot_state_TrafficLight[7]_i_16_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.355     8.249 r  FSM_onehot_state_TrafficLight[7]_i_8/O
                         net (fo=3, routed)           0.600     8.849    redBTNC/FSM_onehot_state_TrafficLight_reg[1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  redBTNC/FSM_onehot_state_TrafficLight[7]_i_2/O
                         net (fo=10, routed)          0.500     9.473    redBTNC_n_1
    SLICE_X5Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[3]/C
                         clock pessimism              0.278    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.055    FSM_onehot_state_TrafficLight_reg[3]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 FSM_onehot_state_TrafficLight_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_TrafficLight_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.091ns (26.249%)  route 3.065ns (73.751%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.715     5.318    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  FSM_onehot_state_TrafficLight_reg[4]/Q
                         net (fo=11, routed)          1.497     7.270    roadA_GreenLight
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.156     7.426 r  FSM_onehot_state_TrafficLight[7]_i_16/O
                         net (fo=2, routed)           0.468     7.894    FSM_onehot_state_TrafficLight[7]_i_16_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.355     8.249 r  FSM_onehot_state_TrafficLight[7]_i_8/O
                         net (fo=3, routed)           0.600     8.849    redBTNC/FSM_onehot_state_TrafficLight_reg[1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  redBTNC/FSM_onehot_state_TrafficLight[7]_i_2/O
                         net (fo=10, routed)          0.501     9.474    redBTNC_n_1
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X4Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.077    FSM_onehot_state_TrafficLight_reg[4]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 FSM_onehot_state_TrafficLight_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_TrafficLight_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.091ns (26.249%)  route 3.065ns (73.751%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.715     5.318    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.456     5.774 r  FSM_onehot_state_TrafficLight_reg[4]/Q
                         net (fo=11, routed)          1.497     7.270    roadA_GreenLight
    SLICE_X6Y82          LUT2 (Prop_lut2_I1_O)        0.156     7.426 r  FSM_onehot_state_TrafficLight[7]_i_16/O
                         net (fo=2, routed)           0.468     7.894    FSM_onehot_state_TrafficLight[7]_i_16_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.355     8.249 r  FSM_onehot_state_TrafficLight[7]_i_8/O
                         net (fo=3, routed)           0.600     8.849    redBTNC/FSM_onehot_state_TrafficLight_reg[1]_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.124     8.973 r  redBTNC/FSM_onehot_state_TrafficLight[7]_i_2/O
                         net (fo=10, routed)          0.501     9.474    redBTNC_n_1
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[5]/C
                         clock pessimism              0.300    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X4Y82          FDRE (Setup_fdre_C_CE)      -0.205    15.077    FSM_onehot_state_TrafficLight_reg[5]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 FSM_onehot_state_TrafficLight_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.165%)  route 0.157ns (45.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  FSM_onehot_state_TrafficLight_reg[2]/Q
                         net (fo=8, routed)           0.157     1.814    roadB_YellowLight
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.859 r  LED17_R_i_1/O
                         net (fo=1, routed)           0.000     1.859    LED17_R_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  LED17_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  LED17_R_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121     1.674    LED17_R_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dbBTNC/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbBTNC/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.747%)  route 0.125ns (40.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    dbBTNC/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  dbBTNC/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  dbBTNC/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.125     1.780    dbBTNC/state_reg[0]
    SLICE_X5Y79          LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  dbBTNC/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    dbBTNC/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  dbBTNC/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.028    dbBTNC/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  dbBTNC/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.091     1.604    dbBTNC/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FSM_onehot_state_TrafficLight_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_TrafficLight_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.157%)  route 0.178ns (55.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  FSM_onehot_state_TrafficLight_reg[0]/Q
                         net (fo=10, routed)          0.178     1.835    state_TrafficLight[0]
    SLICE_X5Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[1]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.070     1.600    FSM_onehot_state_TrafficLight_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FSM_onehot_state_TrafficLight_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.896%)  route 0.219ns (54.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  FSM_onehot_state_TrafficLight_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  FSM_onehot_state_TrafficLight_reg[0]/Q
                         net (fo=10, routed)          0.219     1.876    state_TrafficLight[0]
    SLICE_X2Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.921 r  LED16_R_i_1/O
                         net (fo=1, routed)           0.000     1.921    LED16_R_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  LED16_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  LED16_R_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121     1.674    LED16_R_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 srlc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbBTNC/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.246ns (65.693%)  route 0.128ns (34.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.595     1.514    srlc/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  srlc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.148     1.662 r  srlc/q_reg[0]/Q
                         net (fo=3, routed)           0.128     1.791    dbBTNC/sensorCBounce
    SLICE_X5Y79          LUT6 (Prop_lut6_I3_O)        0.098     1.889 r  dbBTNC/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    dbBTNC/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X5Y79          FDRE                                         r  dbBTNC/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     2.028    dbBTNC/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  dbBTNC/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.092     1.640    dbBTNC/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_mux8_p0/q_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_mux8_p0/q_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  led_mux8_p0/q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_mux8_p0/q_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.763    led_mux8_p0/q_reg_reg_n_0_[11]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  led_mux8_p0/q_reg_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.871    led_mux8_p0/q_reg_reg[8]_i_1__0_n_4
    SLICE_X3Y77          FDRE                                         r  led_mux8_p0/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.864     2.029    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  led_mux8_p0/q_reg_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    led_mux8_p0/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_mux8_p0/q_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_mux8_p0/q_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.591     1.510    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  led_mux8_p0/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  led_mux8_p0/q_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.760    led_mux8_p0/q_reg_reg_n_0_[3]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  led_mux8_p0/q_reg_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.868    led_mux8_p0/q_reg_reg[0]_i_1__0_n_4
    SLICE_X3Y75          FDRE                                         r  led_mux8_p0/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.861     2.026    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  led_mux8_p0/q_reg_reg[3]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    led_mux8_p0/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_mux8_p0/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_mux8_p0/q_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.592     1.511    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  led_mux8_p0/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  led_mux8_p0/q_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.761    led_mux8_p0/q_reg_reg_n_0_[7]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  led_mux8_p0/q_reg_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.869    led_mux8_p0/q_reg_reg[4]_i_1__0_n_4
    SLICE_X3Y76          FDRE                                         r  led_mux8_p0/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.862     2.027    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  led_mux8_p0/q_reg_reg[7]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    led_mux8_p0/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 led_mux8_p0/q_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_mux8_p0/q_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  led_mux8_p0/q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_mux8_p0/q_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.760    led_mux8_p0/q_reg_reg_n_0_[12]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  led_mux8_p0/q_reg_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.875    led_mux8_p0/q_reg_reg[12]_i_1__0_n_7
    SLICE_X3Y78          FDRE                                         r  led_mux8_p0/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.865     2.030    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  led_mux8_p0/q_reg_reg[12]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    led_mux8_p0/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 led_mux8_p0/q_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_mux8_p0/q_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.513    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  led_mux8_p0/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_mux8_p0/q_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.760    led_mux8_p0/q_reg_reg_n_0_[8]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  led_mux8_p0/q_reg_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.875    led_mux8_p0/q_reg_reg[8]_i_1__0_n_7
    SLICE_X3Y77          FDRE                                         r  led_mux8_p0/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.864     2.029    led_mux8_p0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  led_mux8_p0/q_reg_reg[8]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    led_mux8_p0/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y82     LED17_G_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y81     LED17_R_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y80     dbBTNC/q_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y80     dbBTNC/q_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y81     dbBTNC/q_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y81     dbBTNC/q_reg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y81     dbBTNC/q_reg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y81     dbBTNC/q_reg_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y82     dbBTNC/q_reg_reg[16]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srlc/q_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srlc/q_reg[1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srlr/q_reg[1]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srlr/q_reg[1]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srud/q_reg[1]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srud/q_reg[1]_srl7/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y82     dbBTNC/q_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y82     dbBTNC/q_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y82     dbBTNC/q_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y82     dbBTNC/q_reg_reg[19]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srlc/q_reg[1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srlc/q_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srlr/q_reg[1]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srlr/q_reg[1]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srud/q_reg[1]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y79     srud/q_reg[1]_srl7/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y83     trafficLightPrescaler_reg[25]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X1Y83     trafficLightPrescaler_reg[26]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y82     LED17_G_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y81     LED17_R_reg/C



