Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Dec  5 16:17:05 2022
| Host         : Connor-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    84          
LUTAR-1    Warning           LUT drives async reset alert   14          
TIMING-18  Warning           Missing input or output delay  13          
TIMING-20  Warning           Non-clocked latch              14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (357)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (191)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (357)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Reset (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: clk_200kHz1/clk_reg_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg/an_sel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg/an_sel_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg/an_sel_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp_get/temp_data_reg_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp_get/temp_data_reg_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp_get/temp_data_reg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp_get/temp_data_reg_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp_get/temp_data_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp_get/temp_data_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp_get/temp_data_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: temp_get/temp_data_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: thermo/CD1/sclk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: thermo/CD2/sclk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[4]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[5]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[5]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[6]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[6]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp2_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[2]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[2]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[4]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[5]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[5]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[5]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[6]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[6]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[6]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: thermo/tmp_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (191)
--------------------------------------------------
 There are 191 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.161        0.000                      0                  125        0.196        0.000                      0                  125        4.500        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.161        0.000                      0                  125        0.196        0.000                      0                  125        4.500        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 thermo/CD1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 1.076ns (22.354%)  route 3.737ns (77.646%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.695     5.297    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  thermo/CD1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  thermo/CD1/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.570    thermo/CD1/count[14]
    SLICE_X0Y121         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  thermo/CD1/count[31]_i_9__0/O
                         net (fo=1, routed)           0.430     7.124    thermo/CD1/count[31]_i_9__0_n_0
    SLICE_X0Y120         LUT5 (Prop_lut5_I4_O)        0.124     7.248 r  thermo/CD1/count[31]_i_7__0/O
                         net (fo=1, routed)           0.579     7.827    thermo/CD1/count[31]_i_7__0_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  thermo/CD1/count[31]_i_3__0/O
                         net (fo=1, routed)           0.443     8.394    thermo/CD1/count[31]_i_3__0_n_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.518 r  thermo/CD1/count[31]_i_2__0/O
                         net (fo=33, routed)          1.469     9.987    thermo/CD1/count[31]_i_2__0_n_0
    SLICE_X0Y118         LUT3 (Prop_lut3_I1_O)        0.124    10.111 r  thermo/CD1/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    10.111    thermo/CD1/count_0[4]
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.579    15.001    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[4]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.031    15.272    thermo/CD1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 thermo/CD1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.076ns (24.324%)  route 3.348ns (75.676%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.695     5.297    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  thermo/CD1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  thermo/CD1/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.570    thermo/CD1/count[14]
    SLICE_X0Y121         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  thermo/CD1/count[31]_i_9__0/O
                         net (fo=1, routed)           0.430     7.124    thermo/CD1/count[31]_i_9__0_n_0
    SLICE_X0Y120         LUT5 (Prop_lut5_I4_O)        0.124     7.248 r  thermo/CD1/count[31]_i_7__0/O
                         net (fo=1, routed)           0.579     7.827    thermo/CD1/count[31]_i_7__0_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  thermo/CD1/count[31]_i_3__0/O
                         net (fo=1, routed)           0.443     8.394    thermo/CD1/count[31]_i_3__0_n_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.518 r  thermo/CD1/count[31]_i_2__0/O
                         net (fo=33, routed)          1.079     9.597    thermo/CD1/count[31]_i_2__0_n_0
    SLICE_X0Y118         LUT3 (Prop_lut3_I1_O)        0.124     9.721 r  thermo/CD1/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.721    thermo/CD1/count_0[2]
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.579    15.001    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[2]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.031    15.272    thermo/CD1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 thermo/CD1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.076ns (24.346%)  route 3.344ns (75.654%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.695     5.297    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  thermo/CD1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  thermo/CD1/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.570    thermo/CD1/count[14]
    SLICE_X0Y121         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  thermo/CD1/count[31]_i_9__0/O
                         net (fo=1, routed)           0.430     7.124    thermo/CD1/count[31]_i_9__0_n_0
    SLICE_X0Y120         LUT5 (Prop_lut5_I4_O)        0.124     7.248 r  thermo/CD1/count[31]_i_7__0/O
                         net (fo=1, routed)           0.579     7.827    thermo/CD1/count[31]_i_7__0_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  thermo/CD1/count[31]_i_3__0/O
                         net (fo=1, routed)           0.443     8.394    thermo/CD1/count[31]_i_3__0_n_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.518 r  thermo/CD1/count[31]_i_2__0/O
                         net (fo=33, routed)          1.075     9.593    thermo/CD1/count[31]_i_2__0_n_0
    SLICE_X0Y118         LUT2 (Prop_lut2_I0_O)        0.124     9.717 r  thermo/CD1/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.717    thermo/CD1/count_0[0]
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.579    15.001    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[0]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.029    15.270    thermo/CD1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.952ns (21.967%)  route 3.382ns (78.033%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.619     5.221    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y100        FDCE                                         r  thermo/CD2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.456     5.677 f  thermo/CD2/count_reg[22]/Q
                         net (fo=2, routed)           0.812     6.489    thermo/CD2/count_reg_n_0_[22]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.613 r  thermo/CD2/count[31]_i_8/O
                         net (fo=1, routed)           0.563     7.176    thermo/CD2/count[31]_i_8_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  thermo/CD2/count[31]_i_5/O
                         net (fo=1, routed)           0.820     8.121    thermo/CD2/count[31]_i_5_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.187     9.431    thermo/CD2/count[31]_i_2_n_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124     9.555 r  thermo/CD2/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.555    thermo/CD2/count[2]
    SLICE_X48Y95         FDCE                                         r  thermo/CD2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.513    14.936    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  thermo/CD2/count_reg[2]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.031    15.111    thermo/CD2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.952ns (21.987%)  route 3.378ns (78.013%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.619     5.221    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y100        FDCE                                         r  thermo/CD2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.456     5.677 f  thermo/CD2/count_reg[22]/Q
                         net (fo=2, routed)           0.812     6.489    thermo/CD2/count_reg_n_0_[22]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.613 r  thermo/CD2/count[31]_i_8/O
                         net (fo=1, routed)           0.563     7.176    thermo/CD2/count[31]_i_8_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  thermo/CD2/count[31]_i_5/O
                         net (fo=1, routed)           0.820     8.121    thermo/CD2/count[31]_i_5_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.183     9.427    thermo/CD2/count[31]_i_2_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.551 r  thermo/CD2/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.551    thermo/CD2/count[0]
    SLICE_X48Y95         FDCE                                         r  thermo/CD2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.513    14.936    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  thermo/CD2/count_reg[0]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.029    15.109    thermo/CD2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.076ns (25.140%)  route 3.204ns (74.860%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.635     5.238    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.511    thermo/CD2/count_reg_n_0_[14]
    SLICE_X48Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.635 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.425     7.060    thermo/CD2/count[31]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.421     7.605    thermo/CD2/count[31]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.446     8.175    thermo/CD2/count[31]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.095     9.394    thermo/CD2/count[31]_i_2_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.124     9.518 r  thermo/CD2/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.518    thermo/CD2/count[30]
    SLICE_X48Y101        FDCE                                         r  thermo/CD2/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498    14.920    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y101        FDCE                                         r  thermo/CD2/count_reg[30]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y101        FDCE (Setup_fdce_C_D)        0.031    15.096    thermo/CD2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 1.106ns (25.661%)  route 3.204ns (74.339%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.635     5.238    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y98         FDCE                                         r  thermo/CD2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  thermo/CD2/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.511    thermo/CD2/count_reg_n_0_[14]
    SLICE_X48Y98         LUT4 (Prop_lut4_I1_O)        0.124     6.635 r  thermo/CD2/count[31]_i_9/O
                         net (fo=1, routed)           0.425     7.060    thermo/CD2/count[31]_i_9_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.184 r  thermo/CD2/count[31]_i_7/O
                         net (fo=1, routed)           0.421     7.605    thermo/CD2/count[31]_i_7_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  thermo/CD2/count[31]_i_3/O
                         net (fo=1, routed)           0.446     8.175    thermo/CD2/count[31]_i_3_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.299 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.095     9.394    thermo/CD2/count[31]_i_2_n_0
    SLICE_X48Y101        LUT3 (Prop_lut3_I1_O)        0.154     9.548 r  thermo/CD2/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.548    thermo/CD2/count[31]
    SLICE_X48Y101        FDCE                                         r  thermo/CD2/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498    14.920    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y101        FDCE                                         r  thermo/CD2/count_reg[31]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y101        FDCE (Setup_fdce_C_D)        0.075    15.140    thermo/CD2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 thermo/CD1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.071ns (24.239%)  route 3.348ns (75.761%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.695     5.297    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  thermo/CD1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  thermo/CD1/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.570    thermo/CD1/count[14]
    SLICE_X0Y121         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  thermo/CD1/count[31]_i_9__0/O
                         net (fo=1, routed)           0.430     7.124    thermo/CD1/count[31]_i_9__0_n_0
    SLICE_X0Y120         LUT5 (Prop_lut5_I4_O)        0.124     7.248 r  thermo/CD1/count[31]_i_7__0/O
                         net (fo=1, routed)           0.579     7.827    thermo/CD1/count[31]_i_7__0_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  thermo/CD1/count[31]_i_3__0/O
                         net (fo=1, routed)           0.443     8.394    thermo/CD1/count[31]_i_3__0_n_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.518 r  thermo/CD1/count[31]_i_2__0/O
                         net (fo=33, routed)          1.079     9.597    thermo/CD1/count[31]_i_2__0_n_0
    SLICE_X0Y118         LUT3 (Prop_lut3_I1_O)        0.119     9.716 r  thermo/CD1/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.716    thermo/CD1/count_0[3]
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.579    15.001    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[3]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.075    15.316    thermo/CD1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 thermo/CD1/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.070ns (24.244%)  route 3.344ns (75.756%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.695     5.297    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  thermo/CD1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.456     5.753 r  thermo/CD1/count_reg[14]/Q
                         net (fo=2, routed)           0.817     6.570    thermo/CD1/count[14]
    SLICE_X0Y121         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  thermo/CD1/count[31]_i_9__0/O
                         net (fo=1, routed)           0.430     7.124    thermo/CD1/count[31]_i_9__0_n_0
    SLICE_X0Y120         LUT5 (Prop_lut5_I4_O)        0.124     7.248 r  thermo/CD1/count[31]_i_7__0/O
                         net (fo=1, routed)           0.579     7.827    thermo/CD1/count[31]_i_7__0_n_0
    SLICE_X0Y119         LUT6 (Prop_lut6_I5_O)        0.124     7.951 r  thermo/CD1/count[31]_i_3__0/O
                         net (fo=1, routed)           0.443     8.394    thermo/CD1/count[31]_i_3__0_n_0
    SLICE_X0Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.518 r  thermo/CD1/count[31]_i_2__0/O
                         net (fo=33, routed)          1.075     9.593    thermo/CD1/count[31]_i_2__0_n_0
    SLICE_X0Y118         LUT3 (Prop_lut3_I1_O)        0.118     9.711 r  thermo/CD1/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.711    thermo/CD1/count_0[1]
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.579    15.001    thermo/CD1/clk_IBUF_BUFG
    SLICE_X0Y118         FDCE                                         r  thermo/CD1/count_reg[1]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.075    15.316    thermo/CD1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 thermo/CD2/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            thermo/CD2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.947ns (21.877%)  route 3.382ns (78.123%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.619     5.221    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y100        FDCE                                         r  thermo/CD2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.456     5.677 f  thermo/CD2/count_reg[22]/Q
                         net (fo=2, routed)           0.812     6.489    thermo/CD2/count_reg_n_0_[22]
    SLICE_X48Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.613 r  thermo/CD2/count[31]_i_8/O
                         net (fo=1, routed)           0.563     7.176    thermo/CD2/count[31]_i_8_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.300 r  thermo/CD2/count[31]_i_5/O
                         net (fo=1, routed)           0.820     8.121    thermo/CD2/count[31]_i_5_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  thermo/CD2/count[31]_i_2/O
                         net (fo=33, routed)          1.187     9.431    thermo/CD2/count[31]_i_2_n_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.119     9.550 r  thermo/CD2/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.550    thermo/CD2/count[3]
    SLICE_X48Y95         FDCE                                         r  thermo/CD2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.513    14.936    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  thermo/CD2/count_reg[3]/C
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.080    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.075    15.155    thermo/CD2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 clk_200kHz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.818%)  route 0.115ns (38.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.484    clk_200kHz1/clk_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  clk_200kHz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_200kHz1/counter_reg[0]/Q
                         net (fo=8, routed)           0.115     1.740    clk_200kHz1/counter[0]
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.785 r  clk_200kHz1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    clk_200kHz1/data0[1]
    SLICE_X52Y97         FDRE                                         r  clk_200kHz1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.835     2.000    clk_200kHz1/clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_200kHz1/counter_reg[1]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.589    clk_200kHz1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_200kHz1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.582%)  route 0.116ns (38.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.484    clk_200kHz1/clk_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  clk_200kHz1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_200kHz1/counter_reg[0]/Q
                         net (fo=8, routed)           0.116     1.741    clk_200kHz1/counter[0]
    SLICE_X52Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  clk_200kHz1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    clk_200kHz1/data0[5]
    SLICE_X52Y97         FDRE                                         r  clk_200kHz1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.835     2.000    clk_200kHz1/clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_200kHz1/counter_reg[5]/C
                         clock pessimism             -0.502     1.497    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.589    clk_200kHz1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb/temp_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.906%)  route 0.135ns (42.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.513    rgb/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rgb/temp_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  rgb/temp_s_reg/Q
                         net (fo=2, routed)           0.135     1.790    rgb/temp_s
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  rgb/flag_i_1/O
                         net (fo=1, routed)           0.000     1.835    rgb/flag_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  rgb/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     2.030    rgb/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  rgb/flag_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.091     1.618    rgb/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 clk_200kHz1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200kHz1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.484    clk_200kHz1/clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_200kHz1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  clk_200kHz1/counter_reg[4]/Q
                         net (fo=4, routed)           0.089     1.702    clk_200kHz1/counter[4]
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.099     1.801 r  clk_200kHz1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.801    clk_200kHz1/data0[6]
    SLICE_X52Y97         FDRE                                         r  clk_200kHz1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.835     2.000    clk_200kHz1/clk_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clk_200kHz1/counter_reg[6]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.092     1.576    clk_200kHz1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sseg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.595     1.514    sseg/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  sseg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  sseg/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.773    sseg/counter_reg_n_0_[12]
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  sseg/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.881    sseg/counter0_carry__1_n_4
    SLICE_X1Y112         FDRE                                         r  sseg/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.867     2.032    sseg/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  sseg/counter_reg[12]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    sseg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sseg/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    sseg/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  sseg/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sseg/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.776    sseg/counter_reg_n_0_[8]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  sseg/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.884    sseg/counter0_carry__0_n_4
    SLICE_X1Y111         FDRE                                         r  sseg/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.869     2.034    sseg/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  sseg/counter_reg[8]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    sseg/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sseg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    sseg/clk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  sseg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sseg/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.777    sseg/counter_reg_n_0_[4]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  sseg/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.885    sseg/counter0_carry_n_4
    SLICE_X1Y110         FDRE                                         r  sseg/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.869     2.034    sseg/clk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  sseg/counter_reg[4]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    sseg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sseg/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.513    sseg/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  sseg/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  sseg/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.775    sseg/counter_reg_n_0_[16]
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  sseg/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.883    sseg/counter0_carry__2_n_4
    SLICE_X1Y113         FDRE                                         r  sseg/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.866     2.031    sseg/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  sseg/counter_reg[16]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.105     1.618    sseg/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 rgb/t_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/rgb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.286ns (70.107%)  route 0.122ns (29.893%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.512    rgb/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rgb/t_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 f  rgb/t_in_reg[5]/Q
                         net (fo=5, routed)           0.122     1.775    rgb/t_in[5]
    SLICE_X4Y115         LUT4 (Prop_lut4_I2_O)        0.051     1.826 r  rgb/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.826    rgb/i__carry_i_2_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.920 r  rgb/rgb1_inferred__0/i__carry/CO[3]
                         net (fo=5, routed)           0.000     1.920    rgb/rgb1_inferred__0/i__carry_n_0
    SLICE_X4Y115         FDCE                                         r  rgb/rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     2.027    rgb/clk_IBUF_BUFG
    SLICE_X4Y115         FDCE                                         r  rgb/rgb_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.130     1.655    rgb/rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sseg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    sseg/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  sseg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sseg/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.770    sseg/counter_reg_n_0_[5]
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  sseg/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.885    sseg/counter0_carry__0_n_7
    SLICE_X1Y111         FDRE                                         r  sseg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.869     2.034    sseg/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  sseg/counter_reg[5]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    sseg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clk_200kHz1/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clk_200kHz1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_200kHz1/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clk_200kHz1/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_200kHz1/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_200kHz1/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_200kHz1/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    clk_200kHz1/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clk_200kHz1/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_200kHz1/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_200kHz1/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_200kHz1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_200kHz1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_200kHz1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_200kHz1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_200kHz1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_200kHz1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_200kHz1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_200kHz1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_200kHz1/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_200kHz1/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_200kHz1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clk_200kHz1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_200kHz1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_200kHz1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_200kHz1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_200kHz1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_200kHz1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    clk_200kHz1/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 2.664ns (27.548%)  route 7.007ns (72.452%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 r  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 r  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          1.044     8.279    temp_get/temp_data0__156[1]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.153     8.432 f  temp_get/tmp_reg[3]_LDC_i_2/O
                         net (fo=4, routed)           1.239     9.671    thermo/tmp2_reg[3]_C_0
    SLICE_X11Y111        LDCE                                         f  thermo/tmp_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.489ns  (logic 2.635ns (27.768%)  route 6.854ns (72.232%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 r  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 r  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          1.044     8.279    temp_get/temp_data0__156[1]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.124     8.403 f  temp_get/tmp_reg[3]_LDC_i_1/O
                         net (fo=4, routed)           1.087     9.489    thermo/tmp2_reg[3]_P_0
    SLICE_X11Y117        FDPE                                         f  thermo/tmp_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[3]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.370ns  (logic 2.664ns (28.431%)  route 6.706ns (71.569%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 r  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 r  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          1.044     8.279    temp_get/temp_data0__156[1]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.153     8.432 f  temp_get/tmp_reg[3]_LDC_i_2/O
                         net (fo=4, routed)           0.938     9.370    thermo/tmp2_reg[3]_C_0
    SLICE_X9Y111         FDCE                                         f  thermo/tmp2_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 2.635ns (28.282%)  route 6.682ns (71.718%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 r  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 r  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          1.044     8.279    temp_get/temp_data0__156[1]
    SLICE_X9Y116         LUT4 (Prop_lut4_I2_O)        0.124     8.403 f  temp_get/tmp_reg[3]_LDC_i_1/O
                         net (fo=4, routed)           0.914     9.317    thermo/tmp2_reg[3]_P_0
    SLICE_X9Y110         FDPE                                         f  thermo/tmp2_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/DesiredTmp_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.316ns  (logic 2.635ns (28.285%)  route 6.681ns (71.715%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 r  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 r  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          0.660     7.895    temp_get/temp_data0__156[1]
    SLICE_X5Y116         LUT5 (Prop_lut5_I4_O)        0.124     8.019 f  temp_get/tmp_reg[4]_LDC_i_1/O
                         net (fo=4, routed)           1.297     9.316    thermo/tmp2_reg[4]_P_0
    SLICE_X7Y115         FDPE                                         f  thermo/DesiredTmp_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.288ns  (logic 2.661ns (28.651%)  route 6.627ns (71.349%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 f  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 f  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          0.858     8.092    temp_get/temp_data0__156[1]
    SLICE_X9Y116         LUT2 (Prop_lut2_I1_O)        0.150     8.242 f  temp_get/tmp_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           1.045     9.288    thermo/tmp2_reg[1]_C_0
    SLICE_X10Y109        FDCE                                         f  thermo/tmp_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.264ns  (logic 2.661ns (28.723%)  route 6.603ns (71.277%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 f  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 f  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          0.858     8.092    temp_get/temp_data0__156[1]
    SLICE_X9Y116         LUT2 (Prop_lut2_I1_O)        0.150     8.242 f  temp_get/tmp_reg[1]_LDC_i_2/O
                         net (fo=4, routed)           1.022     9.264    thermo/tmp2_reg[1]_C_0
    SLICE_X8Y113         FDCE                                         f  thermo/tmp2_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 2.635ns (28.467%)  route 6.621ns (71.533%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 r  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 r  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          1.080     8.314    temp_get/temp_data0__156[1]
    SLICE_X9Y116         LUT3 (Prop_lut3_I2_O)        0.124     8.438 f  temp_get/tmp_reg[2]_LDC_i_1/O
                         net (fo=4, routed)           0.818     9.256    thermo/tmp2_reg[2]_P_0
    SLICE_X9Y114         FDPE                                         f  thermo/tmp2_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/tmp2_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.246ns  (logic 2.635ns (28.499%)  route 6.611ns (71.501%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 r  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 r  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          0.660     7.895    temp_get/temp_data0__156[1]
    SLICE_X5Y116         LUT5 (Prop_lut5_I4_O)        0.124     8.019 f  temp_get/tmp_reg[4]_LDC_i_1/O
                         net (fo=4, routed)           1.227     9.246    thermo/tmp2_reg[4]_P_0
    SLICE_X9Y113         FDPE                                         f  thermo/tmp2_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/temp_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            thermo/DesiredTmp_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.202ns  (logic 2.635ns (28.635%)  route 6.567ns (71.365%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE                         0.000     0.000 r  temp_get/temp_data_reg_reg[1]/C
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  temp_get/temp_data_reg_reg[1]/Q
                         net (fo=9, routed)           1.116     1.572    temp_get/temp_data_reg_reg_n_0_[1]
    SLICE_X4Y117         LUT1 (Prop_lut1_I0_O)        0.124     1.696 r  temp_get/temp_data1__29_carry_i_3/O
                         net (fo=1, routed)           0.000     1.696    temp_get/temp_data1__29_carry_i_3_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     1.923 r  temp_get/temp_data1__29_carry/O[1]
                         net (fo=2, routed)           0.879     2.803    temp_get/temp_data1__29_carry_n_6
    SLICE_X5Y117         LUT3 (Prop_lut3_I2_O)        0.329     3.132 r  temp_get/temp_data1__50_carry_i_2/O
                         net (fo=2, routed)           0.860     3.992    temp_get/temp_data1__50_carry_i_2_n_0
    SLICE_X5Y117         LUT4 (Prop_lut4_I3_O)        0.332     4.324 r  temp_get/temp_data1__50_carry_i_4/O
                         net (fo=1, routed)           0.000     4.324    temp_get/temp_data1__50_carry_i_4_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.722 r  temp_get/temp_data1__50_carry/CO[3]
                         net (fo=1, routed)           0.000     4.722    temp_get/temp_data1__50_carry_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.944 r  temp_get/temp_data1__50_carry__0/O[0]
                         net (fo=5, routed)           1.041     5.985    temp_get/temp_data1[4]
    SLICE_X2Y117         LUT6 (Prop_lut6_I2_O)        0.299     6.284 r  temp_get/tmp_reg[6]_LDC_i_4/O
                         net (fo=12, routed)          0.827     7.111    temp_get/temp_data0__156[2]
    SLICE_X2Y116         LUT5 (Prop_lut5_I3_O)        0.124     7.235 r  temp_get/tmp_reg[6]_LDC_i_3/O
                         net (fo=12, routed)          0.858     8.092    temp_get/temp_data0__156[1]
    SLICE_X9Y116         LUT2 (Prop_lut2_I1_O)        0.124     8.216 f  temp_get/tmp_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.986     9.202    thermo/tmp2_reg[1]_P_0
    SLICE_X9Y112         FDPE                                         f  thermo/DesiredTmp_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thermo/tmp2_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            thermo/tmp2_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDPE                         0.000     0.000 r  thermo/tmp2_reg[0]_P/C
    SLICE_X11Y113        FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  thermo/tmp2_reg[0]_P/Q
                         net (fo=3, routed)           0.076     0.217    thermo/tmp2_reg[0]_P_n_0
    SLICE_X10Y113        LUT6 (Prop_lut6_I1_O)        0.045     0.262 r  thermo/tmp2[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.262    thermo/tmp2[0]_C_i_1_n_0
    SLICE_X10Y113        FDCE                                         r  thermo/tmp2_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[0]/C
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tMSB_reg[0]/Q
                         net (fo=2, routed)           0.121     0.262    temp_get/p_0_in__0[1]
    SLICE_X5Y120         FDRE                                         r  temp_get/temp_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[4]/C
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tMSB_reg[4]/Q
                         net (fo=2, routed)           0.121     0.262    temp_get/p_0_in__0[5]
    SLICE_X3Y120         FDRE                                         r  temp_get/temp_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[6]/C
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tMSB_reg[6]/Q
                         net (fo=2, routed)           0.123     0.264    temp_get/p_0_in__0[7]
    SLICE_X4Y120         FDRE                                         r  temp_get/temp_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 thermo/tmp2_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            thermo/tmp2_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDCE                         0.000     0.000 r  thermo/tmp2_reg[0]_C/C
    SLICE_X10Y113        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  thermo/tmp2_reg[0]_C/Q
                         net (fo=3, routed)           0.072     0.236    thermo/tmp2_reg[0]_C_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I0_O)        0.045     0.281 r  thermo/tmp2[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.281    thermo/tmp2[0]_P_i_1_n_0
    SLICE_X11Y113        FDPE                                         r  thermo/tmp2_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tLSB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE                         0.000     0.000 r  temp_get/tLSB_reg[7]/C
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  temp_get/tLSB_reg[7]/Q
                         net (fo=2, routed)           0.127     0.291    temp_get/p_0_in__0[0]
    SLICE_X3Y122         FDRE                                         r  temp_get/temp_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.786%)  route 0.189ns (57.214%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[1]/C
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tMSB_reg[1]/Q
                         net (fo=2, routed)           0.189     0.330    temp_get/p_0_in__0[2]
    SLICE_X5Y122         FDRE                                         r  temp_get/temp_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_get/tMSB_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            temp_get/temp_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.256%)  route 0.193ns (57.744%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE                         0.000     0.000 r  temp_get/tMSB_reg[5]/C
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_get/tMSB_reg[5]/Q
                         net (fo=2, routed)           0.193     0.334    temp_get/p_0_in__0[6]
    SLICE_X4Y120         FDRE                                         r  temp_get/temp_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 thermo/DesiredTmp_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            thermo/DesiredTmp_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDPE                         0.000     0.000 r  thermo/DesiredTmp_reg[3]_P/C
    SLICE_X11Y115        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  thermo/DesiredTmp_reg[3]_P/Q
                         net (fo=2, routed)           0.167     0.308    thermo/DesiredTmp_reg[3]_P_n_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  thermo/DesiredTmp[3]_P_i_1/O
                         net (fo=1, routed)           0.000     0.353    thermo/DesiredTmp[3]_P_i_1_n_0
    SLICE_X11Y115        FDPE                                         r  thermo/DesiredTmp_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 thermo/DesiredTmp_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            thermo/DesiredTmp_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE                         0.000     0.000 r  thermo/DesiredTmp_reg[5]_C/C
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  thermo/DesiredTmp_reg[5]_C/Q
                         net (fo=2, routed)           0.167     0.308    thermo/DesiredTmp_reg[5]_C_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.045     0.353 r  thermo/DesiredTmp[5]_C_i_1/O
                         net (fo=1, routed)           0.000     0.353    thermo/DesiredTmp[5]_C_i_1_n_0
    SLICE_X3Y113         FDCE                                         r  thermo/DesiredTmp_reg[5]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.759ns  (logic 4.328ns (44.345%)  route 5.431ns (55.655%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.309    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          1.075     6.840    sseg/an_sel[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I0_O)        0.152     6.992 r  sseg/an_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.356    11.348    an_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.068 r  an_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.068    an_out[6]
    K2                                                                r  an_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.939ns  (logic 4.502ns (50.369%)  route 4.436ns (49.631%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.309    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  sseg/an_sel_reg[2]/Q
                         net (fo=17, routed)          1.356     7.084    sseg/an_sel[2]
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.327     7.411 r  sseg/an_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.081    10.492    an_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    14.248 r  an_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.248    an_out[7]
    U13                                                               r  an_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 4.154ns (47.844%)  route 4.529ns (52.156%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.309    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          1.075     6.840    sseg/an_sel[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I0_O)        0.124     6.964 r  sseg/an_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.454    10.418    an_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.992 r  an_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.992    an_out[2]
    T9                                                                r  an_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 4.268ns (51.890%)  route 3.957ns (48.110%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.309    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  sseg/an_sel_reg[2]/Q
                         net (fo=17, routed)          0.883     6.611    sseg/an_sel[2]
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.297     6.908 r  sseg/an_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.074     9.982    an_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    13.534 r  an_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.534    an_out[5]
    T14                                                               r  an_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 4.366ns (54.661%)  route 3.621ns (45.339%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.309    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          1.077     6.842    sseg/an_sel[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I0_O)        0.152     6.994 r  sseg/an_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.544     9.539    an_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.758    13.297 r  an_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.297    an_out[4]
    P14                                                               r  an_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.485ns (61.910%)  route 2.759ns (38.090%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.309    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  sseg/an_sel_reg[2]/Q
                         net (fo=17, routed)          0.888     6.616    sseg/an_sel[2]
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.322     6.938 r  sseg/an_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.871     8.809    an_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.744    12.553 r  an_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.553    an_out[1]
    J18                                                               r  an_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.220ns  (logic 4.485ns (62.112%)  route 2.736ns (37.888%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.309    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  sseg/an_sel_reg[2]/Q
                         net (fo=17, routed)          0.883     6.611    sseg/an_sel[2]
    SLICE_X3Y109         LUT3 (Prop_lut3_I2_O)        0.327     6.938 r  sseg/an_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.853     8.791    an_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.739    12.529 r  an_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.529    an_out[0]
    J17                                                               r  an_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.055ns  (logic 4.132ns (58.566%)  route 2.923ns (41.434%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.707     5.309    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          1.077     6.842    sseg/an_sel[1]
    SLICE_X3Y109         LUT3 (Prop_lut3_I0_O)        0.124     6.966 r  sseg/an_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.846     8.813    an_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.365 r  an_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.365    an_out[3]
    J14                                                               r  an_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 3.980ns (57.477%)  route 2.944ns (42.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.701     5.303    rgb/clk_IBUF_BUFG
    SLICE_X4Y115         FDCE                                         r  rgb/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDCE (Prop_fdce_C_Q)         0.456     5.759 r  rgb/rgb_reg[2]/Q
                         net (fo=1, routed)           2.944     8.704    rgb_out_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.524    12.227 r  rgb_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.227    rgb_out[2]
    N16                                                               r  rgb_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 3.997ns (63.715%)  route 2.276ns (36.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.702     5.304    rgb/clk_IBUF_BUFG
    SLICE_X0Y115         FDPE                                         r  rgb/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_fdpe_C_Q)         0.456     5.760 r  rgb/rgb_reg[1]/Q
                         net (fo=1, routed)           2.276     8.037    rgb_out_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.541    11.578 r  rgb_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.578    rgb_out[1]
    R11                                                               r  rgb_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.251ns (58.483%)  route 0.178ns (41.517%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          0.178     1.835    thermo/an_sel[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  thermo/sseg_out_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.880    thermo/sseg_out_reg[0]_i_3_n_0
    SLICE_X5Y111         MUXF7 (Prop_muxf7_I1_O)      0.065     1.945 r  thermo/sseg_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.945    sseg/D[0]
    SLICE_X5Y111         LDCE                                         r  sseg/sseg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.266ns (54.095%)  route 0.226ns (45.905%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  sseg/an_sel_reg[2]/Q
                         net (fo=17, routed)          0.226     1.869    thermo/an_sel[2]
    SLICE_X4Y110         MUXF7 (Prop_muxf7_S_O)       0.138     2.007 r  thermo/sseg_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.007    sseg/D[2]
    SLICE_X4Y110         LDCE                                         r  sseg/sseg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.266ns (52.575%)  route 0.240ns (47.425%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  sseg/an_sel_reg[2]/Q
                         net (fo=17, routed)          0.240     1.883    thermo/an_sel[2]
    SLICE_X7Y111         MUXF7 (Prop_muxf7_S_O)       0.138     2.021 r  thermo/sseg_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.021    sseg/D[4]
    SLICE_X7Y111         LDCE                                         r  sseg/sseg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.261ns (48.697%)  route 0.275ns (51.303%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.597     1.516    sseg/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  sseg/an_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  sseg/an_sel_reg[0]/Q
                         net (fo=26, routed)          0.275     1.932    thermo/an_sel[0]
    SLICE_X6Y110         LUT6 (Prop_lut6_I3_O)        0.045     1.977 r  thermo/sseg_out_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     1.977    thermo/sseg_out_reg[1]_i_3_n_0
    SLICE_X6Y110         MUXF7 (Prop_muxf7_I1_O)      0.075     2.052 r  thermo/sseg_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.052    sseg/D[1]
    SLICE_X6Y110         LDCE                                         r  sseg/sseg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.266ns (47.870%)  route 0.290ns (52.130%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  sseg/an_sel_reg[2]/Q
                         net (fo=17, routed)          0.290     1.933    thermo/an_sel[2]
    SLICE_X4Y111         MUXF7 (Prop_muxf7_S_O)       0.138     2.071 r  thermo/sseg_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.071    sseg/D[6]
    SLICE_X4Y111         LDCE                                         r  sseg/sseg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.277ns (48.530%)  route 0.294ns (51.470%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  sseg/an_sel_reg[2]/Q
                         net (fo=17, routed)          0.294     1.937    thermo/an_sel[2]
    SLICE_X6Y111         MUXF7 (Prop_muxf7_S_O)       0.149     2.086 r  thermo/sseg_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.086    sseg/D[3]
    SLICE_X6Y111         LDCE                                         r  sseg/sseg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg/sseg_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.186ns (27.541%)  route 0.489ns (72.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.596     1.515    sseg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  sseg/an_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  sseg/an_sel_reg[1]/Q
                         net (fo=25, routed)          0.389     2.046    thermo/an_sel[1]
    SLICE_X7Y111         LUT6 (Prop_lut6_I2_O)        0.045     2.091 r  thermo/sseg_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.100     2.191    sseg/D[5]
    SLICE_X4Y111         LDCE                                         r  sseg/sseg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.376ns (79.459%)  route 0.356ns (20.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.513    rgb/clk_IBUF_BUFG
    SLICE_X0Y115         FDCE                                         r  rgb/rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  rgb/rgb_reg[0]/Q
                         net (fo=1, routed)           0.356     2.010    rgb_out_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         1.235     3.245 r  rgb_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.245    rgb_out[0]
    G14                                                               r  rgb_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/rgb_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.383ns (70.299%)  route 0.584ns (29.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.594     1.513    rgb/clk_IBUF_BUFG
    SLICE_X0Y115         FDPE                                         r  rgb/rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  rgb/rgb_reg[1]/Q
                         net (fo=1, routed)           0.584     2.239    rgb_out_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         1.242     3.481 r  rgb_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.481    rgb_out[1]
    R11                                                               r  rgb_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/an_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.439ns (70.750%)  route 0.595ns (29.250%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.597     1.516    sseg/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  sseg/an_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  sseg/an_sel_reg[0]/Q
                         net (fo=26, routed)          0.194     1.851    sseg/an_sel[0]
    SLICE_X3Y109         LUT3 (Prop_lut3_I1_O)        0.045     1.896 r  sseg/an_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.297    an_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.550 r  an_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.550    an_out[3]
    J14                                                               r  an_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.488ns (28.626%)  route 3.710ns (71.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          3.710     5.198    thermo/CD2/AR[0]
    SLICE_X48Y100        FDCE                                         f  thermo/CD2/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498     4.920    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y100        FDCE                                         r  thermo/CD2/count_reg[22]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.488ns (28.626%)  route 3.710ns (71.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          3.710     5.198    thermo/CD2/AR[0]
    SLICE_X48Y100        FDCE                                         f  thermo/CD2/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498     4.920    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y100        FDCE                                         r  thermo/CD2/count_reg[23]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.488ns (28.626%)  route 3.710ns (71.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          3.710     5.198    thermo/CD2/AR[0]
    SLICE_X48Y100        FDCE                                         f  thermo/CD2/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498     4.920    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y100        FDCE                                         r  thermo/CD2/count_reg[24]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            thermo/CD2/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.198ns  (logic 1.488ns (28.626%)  route 3.710ns (71.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          3.710     5.198    thermo/CD2/AR[0]
    SLICE_X48Y100        FDCE                                         f  thermo/CD2/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.498     4.920    thermo/CD2/clk_IBUF_BUFG
    SLICE_X48Y100        FDCE                                         r  thermo/CD2/count_reg[25]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/d_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.612ns (32.111%)  route 3.408ns (67.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          2.724     4.212    rgb/Reset_IBUF
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.124     4.336 r  rgb/t_in[6]_i_1/O
                         net (fo=15, routed)          0.683     5.020    rgb/tmp200_in[7]
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.582     5.004    rgb/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/d_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.612ns (32.111%)  route 3.408ns (67.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          2.724     4.212    rgb/Reset_IBUF
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.124     4.336 r  rgb/t_in[6]_i_1/O
                         net (fo=15, routed)          0.683     5.020    rgb/tmp200_in[7]
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.582     5.004    rgb/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/d_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.612ns (32.111%)  route 3.408ns (67.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          2.724     4.212    rgb/Reset_IBUF
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.124     4.336 r  rgb/t_in[6]_i_1/O
                         net (fo=15, routed)          0.683     5.020    rgb/tmp200_in[7]
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.582     5.004    rgb/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/d_temp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.020ns  (logic 1.612ns (32.111%)  route 3.408ns (67.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          2.724     4.212    rgb/Reset_IBUF
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.124     4.336 r  rgb/t_in[6]_i_1/O
                         net (fo=15, routed)          0.683     5.020    rgb/tmp200_in[7]
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.582     5.004    rgb/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/d_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.612ns (32.554%)  route 3.340ns (67.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          2.724     4.212    rgb/Reset_IBUF
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.124     4.336 r  rgb/t_in[6]_i_1/O
                         net (fo=15, routed)          0.615     4.952    rgb/tmp200_in[7]
    SLICE_X3Y115         FDRE                                         r  rgb/d_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.583     5.005    rgb/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rgb/d_temp_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            rgb/t_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.612ns (32.554%)  route 3.340ns (67.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  Reset_IBUF_inst/O
                         net (fo=88, routed)          2.724     4.212    rgb/Reset_IBUF
    SLICE_X3Y115         LUT1 (Prop_lut1_I0_O)        0.124     4.336 r  rgb/t_in[6]_i_1/O
                         net (fo=15, routed)          0.615     4.952    rgb/tmp200_in[7]
    SLICE_X3Y115         FDRE                                         r  rgb/t_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.583     5.005    rgb/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rgb/t_in_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 thermo/DesiredTmp_reg[4]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb/d_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE                         0.000     0.000 r  thermo/DesiredTmp_reg[4]_C/C
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  thermo/DesiredTmp_reg[4]_C/Q
                         net (fo=6, routed)           0.105     0.269    thermo/DesiredTmp_reg[4]_C_n_0
    SLICE_X3Y115         LUT3 (Prop_lut3_I2_O)        0.045     0.314 r  thermo/d_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.314    rgb/D[4]
    SLICE_X3Y115         FDRE                                         r  rgb/d_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     2.030    rgb/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rgb/d_temp_reg[4]/C

Slack:                    inf
  Source:                 thermo/DesiredTmp_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            rgb/d_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.490%)  route 0.297ns (61.510%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDPE                         0.000     0.000 r  thermo/DesiredTmp_reg[1]_P/C
    SLICE_X9Y112         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  thermo/DesiredTmp_reg[1]_P/Q
                         net (fo=6, routed)           0.297     0.438    thermo/DesiredTmp_reg[1]_P_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I0_O)        0.045     0.483 r  thermo/d_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.483    rgb/D[1]
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     2.028    rgb/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[1]/C

Slack:                    inf
  Source:                 thermo/DesiredTmp_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb/d_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.334%)  route 0.312ns (62.666%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE                         0.000     0.000 r  thermo/DesiredTmp_reg[5]_C/C
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  thermo/DesiredTmp_reg[5]_C/Q
                         net (fo=2, routed)           0.169     0.310    thermo/DesiredTmp_reg[5]_C_n_0
    SLICE_X3Y113         LUT3 (Prop_lut3_I2_O)        0.045     0.355 r  thermo/d_temp[5]_i_1/O
                         net (fo=5, routed)           0.143     0.498    rgb/D[5]
    SLICE_X4Y114         FDRE                                         r  rgb/d_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     2.028    rgb/clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  rgb/d_temp_reg[5]/C

Slack:                    inf
  Source:                 thermo/DesiredTmp_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            rgb/d_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.194%)  route 0.392ns (67.806%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDPE                         0.000     0.000 r  thermo/DesiredTmp_reg[2]_P/C
    SLICE_X9Y115         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  thermo/DesiredTmp_reg[2]_P/Q
                         net (fo=6, routed)           0.392     0.533    thermo/DesiredTmp_reg[2]_P_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I0_O)        0.045     0.578 r  thermo/d_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.578    rgb/D[2]
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     2.028    rgb/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[2]/C

Slack:                    inf
  Source:                 thermo/DesiredTmp_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            rgb/d_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.821%)  route 0.563ns (75.179%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDPE                         0.000     0.000 r  thermo/DesiredTmp_reg[6]_P/C
    SLICE_X7Y112         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  thermo/DesiredTmp_reg[6]_P/Q
                         net (fo=6, routed)           0.366     0.507    thermo/DesiredTmp_reg[6]_P_n_0
    SLICE_X6Y114         LUT3 (Prop_lut3_I0_O)        0.045     0.552 r  thermo/d_temp[6]_i_1/O
                         net (fo=1, routed)           0.198     0.749    rgb/D[6]
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     2.028    rgb/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[6]/C

Slack:                    inf
  Source:                 thermo/DesiredTmp_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb/d_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.209ns (27.752%)  route 0.544ns (72.248%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDCE                         0.000     0.000 r  thermo/DesiredTmp_reg[3]_C/C
    SLICE_X10Y115        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  thermo/DesiredTmp_reg[3]_C/Q
                         net (fo=2, routed)           0.210     0.374    thermo/DesiredTmp_reg[3]_C_n_0
    SLICE_X10Y115        LUT3 (Prop_lut3_I2_O)        0.045     0.419 r  thermo/d_temp[3]_i_1/O
                         net (fo=5, routed)           0.334     0.753    rgb/D[3]
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     2.028    rgb/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  rgb/d_temp_reg[3]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb/t_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.210ns (26.031%)  route 0.597ns (73.969%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDCE                         0.000     0.000 r  thermo/tmp2_reg[0]_C/C
    SLICE_X10Y113        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  thermo/tmp2_reg[0]_C/Q
                         net (fo=3, routed)           0.212     0.376    thermo/tmp2_reg[0]_C_n_0
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.046     0.422 r  thermo/t_in[0]_i_1/O
                         net (fo=13, routed)          0.384     0.807    rgb/tmp2[0]
    SLICE_X5Y115         FDRE                                         r  rgb/t_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     2.027    rgb/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rgb/t_in_reg[0]/C

Slack:                    inf
  Source:                 thermo/DesiredTmp_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb/d_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.842%)  route 0.600ns (74.158%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDCE                         0.000     0.000 r  thermo/DesiredTmp_reg[0]_C/C
    SLICE_X10Y113        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  thermo/DesiredTmp_reg[0]_C/Q
                         net (fo=2, routed)           0.145     0.309    thermo/DesiredTmp_reg[0]_C_n_0
    SLICE_X10Y113        LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  thermo/d_temp[0]_i_1/O
                         net (fo=5, routed)           0.454     0.809    rgb/D[0]
    SLICE_X5Y115         FDRE                                         r  rgb/d_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     2.027    rgb/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rgb/d_temp_reg[0]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            rgb/t_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.569%)  route 0.642ns (75.430%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDPE                         0.000     0.000 r  thermo/tmp2_reg[5]_P/C
    SLICE_X10Y114        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  thermo/tmp2_reg[5]_P/Q
                         net (fo=3, routed)           0.133     0.297    thermo/tmp2_reg[5]_P_n_0
    SLICE_X9Y114         LUT3 (Prop_lut3_I0_O)        0.045     0.342 r  thermo/t_in[5]_i_1/O
                         net (fo=28, routed)          0.509     0.851    rgb/tmp2[5]
    SLICE_X5Y115         FDRE                                         r  rgb/t_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     2.027    rgb/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rgb/t_in_reg[5]/C

Slack:                    inf
  Source:                 thermo/tmp2_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb/t_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.362%)  route 0.649ns (75.638%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE                         0.000     0.000 r  thermo/tmp2_reg[1]_C/C
    SLICE_X8Y113         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  thermo/tmp2_reg[1]_C/Q
                         net (fo=6, routed)           0.181     0.345    thermo/tmp2_reg[1]_C_n_0
    SLICE_X8Y112         LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  thermo/t_in[1]_i_1/O
                         net (fo=24, routed)          0.467     0.858    rgb/tmp2[1]
    SLICE_X3Y115         FDRE                                         r  rgb/t_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.865     2.030    rgb/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rgb/t_in_reg[1]/C





