<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>virtio_pci.h source code [dpdk_18.05/drivers/net/virtio/virtio_pci.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="virtio_hw,virtio_hw_internal,virtio_msix_status,virtio_net_config,virtio_pci_cap,virtio_pci_common_cfg,virtio_pci_notify_cap,virtio_pci_ops "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_18.05/drivers/net/virtio/virtio_pci.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>dpdk_18.05</a>/<a href='../..'>drivers</a>/<a href='..'>net</a>/<a href='./'>virtio</a>/<a href='virtio_pci.h.html'>virtio_pci.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2014 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_VIRTIO_PCI_H_">_VIRTIO_PCI_H_</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_VIRTIO_PCI_H_" data-ref="_M/_VIRTIO_PCI_H_">_VIRTIO_PCI_H_</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#include &lt;stdint.h&gt;</u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../lib/librte_pci/rte_pci.h.html">&lt;rte_pci.h&gt;</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../bus/pci/rte_bus_pci.h.html">&lt;rte_bus_pci.h&gt;</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../lib/librte_ethdev/rte_ethdev_driver.h.html">&lt;rte_ethdev_driver.h&gt;</a></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><b>struct</b> <a class="type" href="virtqueue.h.html#virtqueue" title='virtqueue' data-ref="virtqueue" id="virtqueue">virtqueue</a>;</td></tr>
<tr><th id="15">15</th><td><b>struct</b> <a class="type" href="virtio_rxtx.h.html#virtnet_ctl" title='virtnet_ctl' data-ref="virtnet_ctl" id="virtnet_ctl">virtnet_ctl</a>;</td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><i>/* VirtIO PCI vendor/device ID. */</i></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_VENDORID" data-ref="_M/VIRTIO_PCI_VENDORID">VIRTIO_PCI_VENDORID</dfn>     0x1AF4</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_LEGACY_DEVICEID_NET" data-ref="_M/VIRTIO_PCI_LEGACY_DEVICEID_NET">VIRTIO_PCI_LEGACY_DEVICEID_NET</dfn> 0x1000</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_MODERN_DEVICEID_NET" data-ref="_M/VIRTIO_PCI_MODERN_DEVICEID_NET">VIRTIO_PCI_MODERN_DEVICEID_NET</dfn> 0x1041</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/* VirtIO ABI version, this must match exactly. */</i></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_ABI_VERSION" data-ref="_M/VIRTIO_PCI_ABI_VERSION">VIRTIO_PCI_ABI_VERSION</dfn> 0</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i>/*</i></td></tr>
<tr><th id="26">26</th><td><i> * VirtIO Header, located in BAR 0.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_HOST_FEATURES" data-ref="_M/VIRTIO_PCI_HOST_FEATURES">VIRTIO_PCI_HOST_FEATURES</dfn>  0  /* host's supported features (32bit, RO)*/</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_GUEST_FEATURES" data-ref="_M/VIRTIO_PCI_GUEST_FEATURES">VIRTIO_PCI_GUEST_FEATURES</dfn> 4  /* guest's supported features (32, RW) */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_QUEUE_PFN" data-ref="_M/VIRTIO_PCI_QUEUE_PFN">VIRTIO_PCI_QUEUE_PFN</dfn>      8  /* physical address of VQ (32, RW) */</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_QUEUE_NUM" data-ref="_M/VIRTIO_PCI_QUEUE_NUM">VIRTIO_PCI_QUEUE_NUM</dfn>      12 /* number of ring entries (16, RO) */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_QUEUE_SEL" data-ref="_M/VIRTIO_PCI_QUEUE_SEL">VIRTIO_PCI_QUEUE_SEL</dfn>      14 /* current VQ selection (16, RW) */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_QUEUE_NOTIFY" data-ref="_M/VIRTIO_PCI_QUEUE_NOTIFY">VIRTIO_PCI_QUEUE_NOTIFY</dfn>   16 /* notify host regarding VQ (16, RW) */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_STATUS" data-ref="_M/VIRTIO_PCI_STATUS">VIRTIO_PCI_STATUS</dfn>         18 /* device status register (8, RW) */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_ISR" data-ref="_M/VIRTIO_PCI_ISR">VIRTIO_PCI_ISR</dfn>		  19 /* interrupt status register, reading</u></td></tr>
<tr><th id="36">36</th><td><u>				      * also clears the register (8, RO) */</u></td></tr>
<tr><th id="37">37</th><td><i>/* Only if MSIX is enabled: */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_MSI_CONFIG_VECTOR" data-ref="_M/VIRTIO_MSI_CONFIG_VECTOR">VIRTIO_MSI_CONFIG_VECTOR</dfn>  20 /* configuration change vector (16, RW) */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_MSI_QUEUE_VECTOR" data-ref="_M/VIRTIO_MSI_QUEUE_VECTOR">VIRTIO_MSI_QUEUE_VECTOR</dfn>	  22 /* vector for selected VQ notifications</u></td></tr>
<tr><th id="40">40</th><td><u>				      (16, RW) */</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* The bit of the ISR which indicates a device has an interrupt. */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_ISR_INTR" data-ref="_M/VIRTIO_PCI_ISR_INTR">VIRTIO_PCI_ISR_INTR</dfn>   0x1</u></td></tr>
<tr><th id="44">44</th><td><i>/* The bit of the ISR which indicates a device configuration change. */</i></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_ISR_CONFIG" data-ref="_M/VIRTIO_PCI_ISR_CONFIG">VIRTIO_PCI_ISR_CONFIG</dfn> 0x2</u></td></tr>
<tr><th id="46">46</th><td><i>/* Vector value used to disable MSI for queue. */</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_MSI_NO_VECTOR" data-ref="_M/VIRTIO_MSI_NO_VECTOR">VIRTIO_MSI_NO_VECTOR</dfn> 0xFFFF</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* VirtIO device IDs. */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_ID_NETWORK" data-ref="_M/VIRTIO_ID_NETWORK">VIRTIO_ID_NETWORK</dfn>  0x01</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_ID_BLOCK" data-ref="_M/VIRTIO_ID_BLOCK">VIRTIO_ID_BLOCK</dfn>    0x02</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_ID_CONSOLE" data-ref="_M/VIRTIO_ID_CONSOLE">VIRTIO_ID_CONSOLE</dfn>  0x03</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_ID_ENTROPY" data-ref="_M/VIRTIO_ID_ENTROPY">VIRTIO_ID_ENTROPY</dfn>  0x04</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_ID_BALLOON" data-ref="_M/VIRTIO_ID_BALLOON">VIRTIO_ID_BALLOON</dfn>  0x05</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_ID_IOMEMORY" data-ref="_M/VIRTIO_ID_IOMEMORY">VIRTIO_ID_IOMEMORY</dfn> 0x06</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_ID_9P" data-ref="_M/VIRTIO_ID_9P">VIRTIO_ID_9P</dfn>       0x09</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/* Status byte for guest to report progress. */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_CONFIG_STATUS_RESET" data-ref="_M/VIRTIO_CONFIG_STATUS_RESET">VIRTIO_CONFIG_STATUS_RESET</dfn>     0x00</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_CONFIG_STATUS_ACK" data-ref="_M/VIRTIO_CONFIG_STATUS_ACK">VIRTIO_CONFIG_STATUS_ACK</dfn>       0x01</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_CONFIG_STATUS_DRIVER" data-ref="_M/VIRTIO_CONFIG_STATUS_DRIVER">VIRTIO_CONFIG_STATUS_DRIVER</dfn>    0x02</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_CONFIG_STATUS_DRIVER_OK" data-ref="_M/VIRTIO_CONFIG_STATUS_DRIVER_OK">VIRTIO_CONFIG_STATUS_DRIVER_OK</dfn> 0x04</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_CONFIG_STATUS_FEATURES_OK" data-ref="_M/VIRTIO_CONFIG_STATUS_FEATURES_OK">VIRTIO_CONFIG_STATUS_FEATURES_OK</dfn> 0x08</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_CONFIG_STATUS_FAILED" data-ref="_M/VIRTIO_CONFIG_STATUS_FAILED">VIRTIO_CONFIG_STATUS_FAILED</dfn>    0x80</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/*</i></td></tr>
<tr><th id="67">67</th><td><i> * Each virtqueue indirect descriptor list must be physically contiguous.</i></td></tr>
<tr><th id="68">68</th><td><i> * To allow us to malloc(9) each list individually, limit the number</i></td></tr>
<tr><th id="69">69</th><td><i> * supported to what will fit in one page. With 4KB pages, this is a limit</i></td></tr>
<tr><th id="70">70</th><td><i> * of 256 descriptors. If there is ever a need for more, we can switch to</i></td></tr>
<tr><th id="71">71</th><td><i> * contigmalloc(9) for the larger allocations, similar to what</i></td></tr>
<tr><th id="72">72</th><td><i> * bus_dmamem_alloc(9) does.</i></td></tr>
<tr><th id="73">73</th><td><i> *</i></td></tr>
<tr><th id="74">74</th><td><i> * Note the sizeof(struct vring_desc) is 16 bytes.</i></td></tr>
<tr><th id="75">75</th><td><i> */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_MAX_INDIRECT" data-ref="_M/VIRTIO_MAX_INDIRECT">VIRTIO_MAX_INDIRECT</dfn> ((int) (PAGE_SIZE / 16))</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* The feature bitmap for virtio net */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_CSUM" data-ref="_M/VIRTIO_NET_F_CSUM">VIRTIO_NET_F_CSUM</dfn>	0	/* Host handles pkts w/ partial csum */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_GUEST_CSUM" data-ref="_M/VIRTIO_NET_F_GUEST_CSUM">VIRTIO_NET_F_GUEST_CSUM</dfn>	1	/* Guest handles pkts w/ partial csum */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_MTU" data-ref="_M/VIRTIO_NET_F_MTU">VIRTIO_NET_F_MTU</dfn>	3	/* Initial MTU advice. */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_MAC" data-ref="_M/VIRTIO_NET_F_MAC">VIRTIO_NET_F_MAC</dfn>	5	/* Host has given MAC address. */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_GUEST_TSO4" data-ref="_M/VIRTIO_NET_F_GUEST_TSO4">VIRTIO_NET_F_GUEST_TSO4</dfn>	7	/* Guest can handle TSOv4 in. */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_GUEST_TSO6" data-ref="_M/VIRTIO_NET_F_GUEST_TSO6">VIRTIO_NET_F_GUEST_TSO6</dfn>	8	/* Guest can handle TSOv6 in. */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_GUEST_ECN" data-ref="_M/VIRTIO_NET_F_GUEST_ECN">VIRTIO_NET_F_GUEST_ECN</dfn>	9	/* Guest can handle TSO[6] w/ ECN in. */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_GUEST_UFO" data-ref="_M/VIRTIO_NET_F_GUEST_UFO">VIRTIO_NET_F_GUEST_UFO</dfn>	10	/* Guest can handle UFO in. */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_HOST_TSO4" data-ref="_M/VIRTIO_NET_F_HOST_TSO4">VIRTIO_NET_F_HOST_TSO4</dfn>	11	/* Host can handle TSOv4 in. */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_HOST_TSO6" data-ref="_M/VIRTIO_NET_F_HOST_TSO6">VIRTIO_NET_F_HOST_TSO6</dfn>	12	/* Host can handle TSOv6 in. */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_HOST_ECN" data-ref="_M/VIRTIO_NET_F_HOST_ECN">VIRTIO_NET_F_HOST_ECN</dfn>	13	/* Host can handle TSO[6] w/ ECN in. */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_HOST_UFO" data-ref="_M/VIRTIO_NET_F_HOST_UFO">VIRTIO_NET_F_HOST_UFO</dfn>	14	/* Host can handle UFO in. */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_MRG_RXBUF" data-ref="_M/VIRTIO_NET_F_MRG_RXBUF">VIRTIO_NET_F_MRG_RXBUF</dfn>	15	/* Host can merge receive buffers. */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_STATUS" data-ref="_M/VIRTIO_NET_F_STATUS">VIRTIO_NET_F_STATUS</dfn>	16	/* virtio_net_config.status available */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_CTRL_VQ" data-ref="_M/VIRTIO_NET_F_CTRL_VQ">VIRTIO_NET_F_CTRL_VQ</dfn>	17	/* Control channel available */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_CTRL_RX" data-ref="_M/VIRTIO_NET_F_CTRL_RX">VIRTIO_NET_F_CTRL_RX</dfn>	18	/* Control channel RX mode support */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_CTRL_VLAN" data-ref="_M/VIRTIO_NET_F_CTRL_VLAN">VIRTIO_NET_F_CTRL_VLAN</dfn>	19	/* Control channel VLAN filtering */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_CTRL_RX_EXTRA" data-ref="_M/VIRTIO_NET_F_CTRL_RX_EXTRA">VIRTIO_NET_F_CTRL_RX_EXTRA</dfn> 20	/* Extra RX mode control support */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_GUEST_ANNOUNCE" data-ref="_M/VIRTIO_NET_F_GUEST_ANNOUNCE">VIRTIO_NET_F_GUEST_ANNOUNCE</dfn> 21	/* Guest can announce device on the</u></td></tr>
<tr><th id="98">98</th><td><u>					 * network */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_MQ" data-ref="_M/VIRTIO_NET_F_MQ">VIRTIO_NET_F_MQ</dfn>		22	/* Device supports Receive Flow</u></td></tr>
<tr><th id="100">100</th><td><u>					 * Steering */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_F_CTRL_MAC_ADDR" data-ref="_M/VIRTIO_NET_F_CTRL_MAC_ADDR">VIRTIO_NET_F_CTRL_MAC_ADDR</dfn> 23	/* Set MAC address */</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/* Do we get callbacks when the ring is completely used, even if we've</i></td></tr>
<tr><th id="104">104</th><td><i> * suppressed them? */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_F_NOTIFY_ON_EMPTY" data-ref="_M/VIRTIO_F_NOTIFY_ON_EMPTY">VIRTIO_F_NOTIFY_ON_EMPTY</dfn>	24</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/* Can the device handle any descriptor layout? */</i></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_F_ANY_LAYOUT" data-ref="_M/VIRTIO_F_ANY_LAYOUT">VIRTIO_F_ANY_LAYOUT</dfn>		27</u></td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i>/* We support indirect buffer descriptors */</i></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_RING_F_INDIRECT_DESC" data-ref="_M/VIRTIO_RING_F_INDIRECT_DESC">VIRTIO_RING_F_INDIRECT_DESC</dfn>	28</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_F_VERSION_1" data-ref="_M/VIRTIO_F_VERSION_1">VIRTIO_F_VERSION_1</dfn>		32</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_F_IOMMU_PLATFORM" data-ref="_M/VIRTIO_F_IOMMU_PLATFORM">VIRTIO_F_IOMMU_PLATFORM</dfn>	33</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/*</i></td></tr>
<tr><th id="117">117</th><td><i> * Some VirtIO feature bits (currently bits 28 through 31) are</i></td></tr>
<tr><th id="118">118</th><td><i> * reserved for the transport being used (eg. virtio_ring), the</i></td></tr>
<tr><th id="119">119</th><td><i> * rest are per-device feature bits.</i></td></tr>
<tr><th id="120">120</th><td><i> */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_TRANSPORT_F_START" data-ref="_M/VIRTIO_TRANSPORT_F_START">VIRTIO_TRANSPORT_F_START</dfn> 28</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_TRANSPORT_F_END" data-ref="_M/VIRTIO_TRANSPORT_F_END">VIRTIO_TRANSPORT_F_END</dfn>   34</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* The Guest publishes the used index for which it expects an interrupt</i></td></tr>
<tr><th id="125">125</th><td><i> * at the end of the avail ring. Host should ignore the avail-&gt;flags field. */</i></td></tr>
<tr><th id="126">126</th><td><i>/* The Host publishes the avail index for which it expects a kick</i></td></tr>
<tr><th id="127">127</th><td><i> * at the end of the used ring. Guest should ignore the used-&gt;flags field. */</i></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_RING_F_EVENT_IDX" data-ref="_M/VIRTIO_RING_F_EVENT_IDX">VIRTIO_RING_F_EVENT_IDX</dfn>		29</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_S_LINK_UP" data-ref="_M/VIRTIO_NET_S_LINK_UP">VIRTIO_NET_S_LINK_UP</dfn>	1	/* Link is up */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_NET_S_ANNOUNCE" data-ref="_M/VIRTIO_NET_S_ANNOUNCE">VIRTIO_NET_S_ANNOUNCE</dfn>	2	/* Announcement is needed */</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/*</i></td></tr>
<tr><th id="134">134</th><td><i> * Maximum number of virtqueues per device.</i></td></tr>
<tr><th id="135">135</th><td><i> */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_MAX_VIRTQUEUE_PAIRS" data-ref="_M/VIRTIO_MAX_VIRTQUEUE_PAIRS">VIRTIO_MAX_VIRTQUEUE_PAIRS</dfn> 8</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_MAX_VIRTQUEUES" data-ref="_M/VIRTIO_MAX_VIRTQUEUES">VIRTIO_MAX_VIRTQUEUES</dfn> (VIRTIO_MAX_VIRTQUEUE_PAIRS * 2 + 1)</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* Common configuration */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_CAP_COMMON_CFG" data-ref="_M/VIRTIO_PCI_CAP_COMMON_CFG">VIRTIO_PCI_CAP_COMMON_CFG</dfn>	1</u></td></tr>
<tr><th id="141">141</th><td><i>/* Notifications */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_CAP_NOTIFY_CFG" data-ref="_M/VIRTIO_PCI_CAP_NOTIFY_CFG">VIRTIO_PCI_CAP_NOTIFY_CFG</dfn>	2</u></td></tr>
<tr><th id="143">143</th><td><i>/* ISR Status */</i></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_CAP_ISR_CFG" data-ref="_M/VIRTIO_PCI_CAP_ISR_CFG">VIRTIO_PCI_CAP_ISR_CFG</dfn>		3</u></td></tr>
<tr><th id="145">145</th><td><i>/* Device specific configuration */</i></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_CAP_DEVICE_CFG" data-ref="_M/VIRTIO_PCI_CAP_DEVICE_CFG">VIRTIO_PCI_CAP_DEVICE_CFG</dfn>	4</u></td></tr>
<tr><th id="147">147</th><td><i>/* PCI configuration access */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_CAP_PCI_CFG" data-ref="_M/VIRTIO_PCI_CAP_PCI_CFG">VIRTIO_PCI_CAP_PCI_CFG</dfn>		5</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* This is the PCI capability header: */</i></td></tr>
<tr><th id="151">151</th><td><b>struct</b> <dfn class="type def" id="virtio_pci_cap" title='virtio_pci_cap' data-ref="virtio_pci_cap">virtio_pci_cap</dfn> {</td></tr>
<tr><th id="152">152</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="virtio_pci_cap::cap_vndr" title='virtio_pci_cap::cap_vndr' data-ref="virtio_pci_cap::cap_vndr">cap_vndr</dfn>;		<i>/* Generic PCI field: PCI_CAP_ID_VNDR */</i></td></tr>
<tr><th id="153">153</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="virtio_pci_cap::cap_next" title='virtio_pci_cap::cap_next' data-ref="virtio_pci_cap::cap_next">cap_next</dfn>;		<i>/* Generic PCI field: next ptr. */</i></td></tr>
<tr><th id="154">154</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="virtio_pci_cap::cap_len" title='virtio_pci_cap::cap_len' data-ref="virtio_pci_cap::cap_len">cap_len</dfn>;		<i>/* Generic PCI field: capability length */</i></td></tr>
<tr><th id="155">155</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="virtio_pci_cap::cfg_type" title='virtio_pci_cap::cfg_type' data-ref="virtio_pci_cap::cfg_type">cfg_type</dfn>;		<i>/* Identifies the structure. */</i></td></tr>
<tr><th id="156">156</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="virtio_pci_cap::bar" title='virtio_pci_cap::bar' data-ref="virtio_pci_cap::bar">bar</dfn>;			<i>/* Where to find it. */</i></td></tr>
<tr><th id="157">157</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="virtio_pci_cap::padding" title='virtio_pci_cap::padding' data-ref="virtio_pci_cap::padding">padding</dfn>[<var>3</var>];		<i>/* Pad to full dword. */</i></td></tr>
<tr><th id="158">158</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_cap::offset" title='virtio_pci_cap::offset' data-ref="virtio_pci_cap::offset">offset</dfn>;		<i>/* Offset within bar. */</i></td></tr>
<tr><th id="159">159</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_cap::length" title='virtio_pci_cap::length' data-ref="virtio_pci_cap::length">length</dfn>;		<i>/* Length of the structure, in bytes. */</i></td></tr>
<tr><th id="160">160</th><td>};</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><b>struct</b> <dfn class="type def" id="virtio_pci_notify_cap" title='virtio_pci_notify_cap' data-ref="virtio_pci_notify_cap">virtio_pci_notify_cap</dfn> {</td></tr>
<tr><th id="163">163</th><td>	<b>struct</b> <a class="type" href="#virtio_pci_cap" title='virtio_pci_cap' data-ref="virtio_pci_cap">virtio_pci_cap</a> <dfn class="decl field" id="virtio_pci_notify_cap::cap" title='virtio_pci_notify_cap::cap' data-ref="virtio_pci_notify_cap::cap">cap</dfn>;</td></tr>
<tr><th id="164">164</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_notify_cap::notify_off_multiplier" title='virtio_pci_notify_cap::notify_off_multiplier' data-ref="virtio_pci_notify_cap::notify_off_multiplier">notify_off_multiplier</dfn>;	<i>/* Multiplier for queue_notify_off. */</i></td></tr>
<tr><th id="165">165</th><td>};</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* Fields in VIRTIO_PCI_CAP_COMMON_CFG: */</i></td></tr>
<tr><th id="168">168</th><td><b>struct</b> <dfn class="type def" id="virtio_pci_common_cfg" title='virtio_pci_common_cfg' data-ref="virtio_pci_common_cfg">virtio_pci_common_cfg</dfn> {</td></tr>
<tr><th id="169">169</th><td>	<i>/* About the whole device. */</i></td></tr>
<tr><th id="170">170</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::device_feature_select" title='virtio_pci_common_cfg::device_feature_select' data-ref="virtio_pci_common_cfg::device_feature_select">device_feature_select</dfn>;	<i>/* read-write */</i></td></tr>
<tr><th id="171">171</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::device_feature" title='virtio_pci_common_cfg::device_feature' data-ref="virtio_pci_common_cfg::device_feature">device_feature</dfn>;	<i>/* read-only */</i></td></tr>
<tr><th id="172">172</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::guest_feature_select" title='virtio_pci_common_cfg::guest_feature_select' data-ref="virtio_pci_common_cfg::guest_feature_select">guest_feature_select</dfn>;	<i>/* read-write */</i></td></tr>
<tr><th id="173">173</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::guest_feature" title='virtio_pci_common_cfg::guest_feature' data-ref="virtio_pci_common_cfg::guest_feature">guest_feature</dfn>;		<i>/* read-write */</i></td></tr>
<tr><th id="174">174</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::msix_config" title='virtio_pci_common_cfg::msix_config' data-ref="virtio_pci_common_cfg::msix_config">msix_config</dfn>;		<i>/* read-write */</i></td></tr>
<tr><th id="175">175</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::num_queues" title='virtio_pci_common_cfg::num_queues' data-ref="virtio_pci_common_cfg::num_queues">num_queues</dfn>;		<i>/* read-only */</i></td></tr>
<tr><th id="176">176</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::device_status" title='virtio_pci_common_cfg::device_status' data-ref="virtio_pci_common_cfg::device_status">device_status</dfn>;		<i>/* read-write */</i></td></tr>
<tr><th id="177">177</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::config_generation" title='virtio_pci_common_cfg::config_generation' data-ref="virtio_pci_common_cfg::config_generation">config_generation</dfn>;	<i>/* read-only */</i></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>	<i>/* About a specific virtqueue. */</i></td></tr>
<tr><th id="180">180</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_select" title='virtio_pci_common_cfg::queue_select' data-ref="virtio_pci_common_cfg::queue_select">queue_select</dfn>;		<i>/* read-write */</i></td></tr>
<tr><th id="181">181</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_size" title='virtio_pci_common_cfg::queue_size' data-ref="virtio_pci_common_cfg::queue_size">queue_size</dfn>;		<i>/* read-write, power of 2. */</i></td></tr>
<tr><th id="182">182</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_msix_vector" title='virtio_pci_common_cfg::queue_msix_vector' data-ref="virtio_pci_common_cfg::queue_msix_vector">queue_msix_vector</dfn>;	<i>/* read-write */</i></td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_enable" title='virtio_pci_common_cfg::queue_enable' data-ref="virtio_pci_common_cfg::queue_enable">queue_enable</dfn>;		<i>/* read-write */</i></td></tr>
<tr><th id="184">184</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_notify_off" title='virtio_pci_common_cfg::queue_notify_off' data-ref="virtio_pci_common_cfg::queue_notify_off">queue_notify_off</dfn>;	<i>/* read-only */</i></td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_desc_lo" title='virtio_pci_common_cfg::queue_desc_lo' data-ref="virtio_pci_common_cfg::queue_desc_lo">queue_desc_lo</dfn>;		<i>/* read-write */</i></td></tr>
<tr><th id="186">186</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_desc_hi" title='virtio_pci_common_cfg::queue_desc_hi' data-ref="virtio_pci_common_cfg::queue_desc_hi">queue_desc_hi</dfn>;		<i>/* read-write */</i></td></tr>
<tr><th id="187">187</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_avail_lo" title='virtio_pci_common_cfg::queue_avail_lo' data-ref="virtio_pci_common_cfg::queue_avail_lo">queue_avail_lo</dfn>;	<i>/* read-write */</i></td></tr>
<tr><th id="188">188</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_avail_hi" title='virtio_pci_common_cfg::queue_avail_hi' data-ref="virtio_pci_common_cfg::queue_avail_hi">queue_avail_hi</dfn>;	<i>/* read-write */</i></td></tr>
<tr><th id="189">189</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_used_lo" title='virtio_pci_common_cfg::queue_used_lo' data-ref="virtio_pci_common_cfg::queue_used_lo">queue_used_lo</dfn>;		<i>/* read-write */</i></td></tr>
<tr><th id="190">190</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl field" id="virtio_pci_common_cfg::queue_used_hi" title='virtio_pci_common_cfg::queue_used_hi' data-ref="virtio_pci_common_cfg::queue_used_hi">queue_used_hi</dfn>;		<i>/* read-write */</i></td></tr>
<tr><th id="191">191</th><td>};</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><b>struct</b> <dfn class="type def" id="virtio_pci_ops" title='virtio_pci_ops' data-ref="virtio_pci_ops">virtio_pci_ops</dfn> {</td></tr>
<tr><th id="196">196</th><td>	<em>void</em> (*<dfn class="decl field" id="virtio_pci_ops::read_dev_cfg" title='virtio_pci_ops::read_dev_cfg' data-ref="virtio_pci_ops::read_dev_cfg">read_dev_cfg</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col1 decl" id="1hw" title='hw' data-type='struct virtio_hw *' data-ref="1hw">hw</dfn>, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col2 decl" id="2offset" title='offset' data-type='size_t' data-ref="2offset">offset</dfn>,</td></tr>
<tr><th id="197">197</th><td>			     <em>void</em> *<dfn class="local col3 decl" id="3dst" title='dst' data-type='void *' data-ref="3dst">dst</dfn>, <em>int</em> <dfn class="local col4 decl" id="4len" title='len' data-type='int' data-ref="4len">len</dfn>);</td></tr>
<tr><th id="198">198</th><td>	<em>void</em> (*<dfn class="decl field" id="virtio_pci_ops::write_dev_cfg" title='virtio_pci_ops::write_dev_cfg' data-ref="virtio_pci_ops::write_dev_cfg">write_dev_cfg</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col5 decl" id="5hw" title='hw' data-type='struct virtio_hw *' data-ref="5hw">hw</dfn>, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col6 decl" id="6offset" title='offset' data-type='size_t' data-ref="6offset">offset</dfn>,</td></tr>
<tr><th id="199">199</th><td>			      <em>const</em> <em>void</em> *<dfn class="local col7 decl" id="7src" title='src' data-type='const void *' data-ref="7src">src</dfn>, <em>int</em> <dfn class="local col8 decl" id="8len" title='len' data-type='int' data-ref="8len">len</dfn>);</td></tr>
<tr><th id="200">200</th><td>	<em>void</em> (*<dfn class="decl field" id="virtio_pci_ops::reset" title='virtio_pci_ops::reset' data-ref="virtio_pci_ops::reset">reset</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col9 decl" id="9hw" title='hw' data-type='struct virtio_hw *' data-ref="9hw">hw</dfn>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> (*<dfn class="decl field" id="virtio_pci_ops::get_status" title='virtio_pci_ops::get_status' data-ref="virtio_pci_ops::get_status">get_status</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col0 decl" id="10hw" title='hw' data-type='struct virtio_hw *' data-ref="10hw">hw</dfn>);</td></tr>
<tr><th id="203">203</th><td>	<em>void</em>    (*<dfn class="decl field" id="virtio_pci_ops::set_status" title='virtio_pci_ops::set_status' data-ref="virtio_pci_ops::set_status">set_status</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col1 decl" id="11hw" title='hw' data-type='struct virtio_hw *' data-ref="11hw">hw</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="12status" title='status' data-type='uint8_t' data-ref="12status">status</dfn>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> (*<dfn class="decl field" id="virtio_pci_ops::get_features" title='virtio_pci_ops::get_features' data-ref="virtio_pci_ops::get_features">get_features</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col3 decl" id="13hw" title='hw' data-type='struct virtio_hw *' data-ref="13hw">hw</dfn>);</td></tr>
<tr><th id="206">206</th><td>	<em>void</em>     (*<dfn class="decl field" id="virtio_pci_ops::set_features" title='virtio_pci_ops::set_features' data-ref="virtio_pci_ops::set_features">set_features</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col4 decl" id="14hw" title='hw' data-type='struct virtio_hw *' data-ref="14hw">hw</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="15features" title='features' data-type='uint64_t' data-ref="15features">features</dfn>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> (*<dfn class="decl field" id="virtio_pci_ops::get_isr" title='virtio_pci_ops::get_isr' data-ref="virtio_pci_ops::get_isr">get_isr</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col6 decl" id="16hw" title='hw' data-type='struct virtio_hw *' data-ref="16hw">hw</dfn>);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> (*<dfn class="decl field" id="virtio_pci_ops::set_config_irq" title='virtio_pci_ops::set_config_irq' data-ref="virtio_pci_ops::set_config_irq">set_config_irq</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col7 decl" id="17hw" title='hw' data-type='struct virtio_hw *' data-ref="17hw">hw</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="18vec" title='vec' data-type='uint16_t' data-ref="18vec">vec</dfn>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> (*<dfn class="decl field" id="virtio_pci_ops::set_queue_irq" title='virtio_pci_ops::set_queue_irq' data-ref="virtio_pci_ops::set_queue_irq">set_queue_irq</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col9 decl" id="19hw" title='hw' data-type='struct virtio_hw *' data-ref="19hw">hw</dfn>, <b>struct</b> <a class="type" href="virtqueue.h.html#virtqueue" title='virtqueue' data-ref="virtqueue">virtqueue</a> *<dfn class="local col0 decl" id="20vq" title='vq' data-type='struct virtqueue *' data-ref="20vq">vq</dfn>,</td></tr>
<tr><th id="213">213</th><td>			<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="21vec" title='vec' data-type='uint16_t' data-ref="21vec">vec</dfn>);</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> (*<dfn class="decl field" id="virtio_pci_ops::get_queue_num" title='virtio_pci_ops::get_queue_num' data-ref="virtio_pci_ops::get_queue_num">get_queue_num</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col2 decl" id="22hw" title='hw' data-type='struct virtio_hw *' data-ref="22hw">hw</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="23queue_id" title='queue_id' data-type='uint16_t' data-ref="23queue_id">queue_id</dfn>);</td></tr>
<tr><th id="216">216</th><td>	<em>int</em> (*<dfn class="decl field" id="virtio_pci_ops::setup_queue" title='virtio_pci_ops::setup_queue' data-ref="virtio_pci_ops::setup_queue">setup_queue</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col4 decl" id="24hw" title='hw' data-type='struct virtio_hw *' data-ref="24hw">hw</dfn>, <b>struct</b> <a class="type" href="virtqueue.h.html#virtqueue" title='virtqueue' data-ref="virtqueue">virtqueue</a> *<dfn class="local col5 decl" id="25vq" title='vq' data-type='struct virtqueue *' data-ref="25vq">vq</dfn>);</td></tr>
<tr><th id="217">217</th><td>	<em>void</em> (*<dfn class="decl field" id="virtio_pci_ops::del_queue" title='virtio_pci_ops::del_queue' data-ref="virtio_pci_ops::del_queue">del_queue</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col6 decl" id="26hw" title='hw' data-type='struct virtio_hw *' data-ref="26hw">hw</dfn>, <b>struct</b> <a class="type" href="virtqueue.h.html#virtqueue" title='virtqueue' data-ref="virtqueue">virtqueue</a> *<dfn class="local col7 decl" id="27vq" title='vq' data-type='struct virtqueue *' data-ref="27vq">vq</dfn>);</td></tr>
<tr><th id="218">218</th><td>	<em>void</em> (*<dfn class="decl field" id="virtio_pci_ops::notify_queue" title='virtio_pci_ops::notify_queue' data-ref="virtio_pci_ops::notify_queue">notify_queue</dfn>)(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col8 decl" id="28hw" title='hw' data-type='struct virtio_hw *' data-ref="28hw">hw</dfn>, <b>struct</b> <a class="type" href="virtqueue.h.html#virtqueue" title='virtqueue' data-ref="virtqueue">virtqueue</a> *<dfn class="local col9 decl" id="29vq" title='vq' data-type='struct virtqueue *' data-ref="29vq">vq</dfn>);</td></tr>
<tr><th id="219">219</th><td>};</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><b>struct</b> <a class="type" href="#virtio_net_config" title='virtio_net_config' data-ref="virtio_net_config">virtio_net_config</a>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><b>struct</b> <dfn class="type def" id="virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</dfn> {</td></tr>
<tr><th id="224">224</th><td>	<b>struct</b> <a class="type" href="virtio_rxtx.h.html#virtnet_ctl" title='virtnet_ctl' data-ref="virtnet_ctl">virtnet_ctl</a> *<dfn class="decl field" id="virtio_hw::cvq" title='virtio_hw::cvq' data-ref="virtio_hw::cvq">cvq</dfn>;</td></tr>
<tr><th id="225">225</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>    <dfn class="decl field" id="virtio_hw::req_guest_features" title='virtio_hw::req_guest_features' data-ref="virtio_hw::req_guest_features">req_guest_features</dfn>;</td></tr>
<tr><th id="226">226</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>    <dfn class="decl field" id="virtio_hw::guest_features" title='virtio_hw::guest_features' data-ref="virtio_hw::guest_features">guest_features</dfn>;</td></tr>
<tr><th id="227">227</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>    <dfn class="decl field" id="virtio_hw::max_queue_pairs" title='virtio_hw::max_queue_pairs' data-ref="virtio_hw::max_queue_pairs">max_queue_pairs</dfn>;</td></tr>
<tr><th id="228">228</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>    <dfn class="decl field" id="virtio_hw::started" title='virtio_hw::started' data-ref="virtio_hw::started">started</dfn>;</td></tr>
<tr><th id="229">229</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>	<dfn class="decl field" id="virtio_hw::max_mtu" title='virtio_hw::max_mtu' data-ref="virtio_hw::max_mtu">max_mtu</dfn>;</td></tr>
<tr><th id="230">230</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>    <dfn class="decl field" id="virtio_hw::vtnet_hdr_size" title='virtio_hw::vtnet_hdr_size' data-ref="virtio_hw::vtnet_hdr_size">vtnet_hdr_size</dfn>;</td></tr>
<tr><th id="231">231</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>	    <dfn class="decl field" id="virtio_hw::vlan_strip" title='virtio_hw::vlan_strip' data-ref="virtio_hw::vlan_strip">vlan_strip</dfn>;</td></tr>
<tr><th id="232">232</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>	    <dfn class="decl field" id="virtio_hw::use_msix" title='virtio_hw::use_msix' data-ref="virtio_hw::use_msix">use_msix</dfn>;</td></tr>
<tr><th id="233">233</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>     <dfn class="decl field" id="virtio_hw::modern" title='virtio_hw::modern' data-ref="virtio_hw::modern">modern</dfn>;</td></tr>
<tr><th id="234">234</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>     <dfn class="decl field" id="virtio_hw::use_simple_rx" title='virtio_hw::use_simple_rx' data-ref="virtio_hw::use_simple_rx">use_simple_rx</dfn>;</td></tr>
<tr><th id="235">235</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>     <dfn class="decl field" id="virtio_hw::use_simple_tx" title='virtio_hw::use_simple_tx' data-ref="virtio_hw::use_simple_tx">use_simple_tx</dfn>;</td></tr>
<tr><th id="236">236</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>    <dfn class="decl field" id="virtio_hw::port_id" title='virtio_hw::port_id' data-ref="virtio_hw::port_id">port_id</dfn>;</td></tr>
<tr><th id="237">237</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>     <dfn class="decl field" id="virtio_hw::mac_addr" title='virtio_hw::mac_addr' data-ref="virtio_hw::mac_addr">mac_addr</dfn>[<a class="macro" href="../../../lib/librte_net/rte_ether.h.html#26" title="6" data-ref="_M/ETHER_ADDR_LEN">ETHER_ADDR_LEN</a>];</td></tr>
<tr><th id="238">238</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>    <dfn class="decl field" id="virtio_hw::notify_off_multiplier" title='virtio_hw::notify_off_multiplier' data-ref="virtio_hw::notify_off_multiplier">notify_off_multiplier</dfn>;</td></tr>
<tr><th id="239">239</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>     *<dfn class="decl field" id="virtio_hw::isr" title='virtio_hw::isr' data-ref="virtio_hw::isr">isr</dfn>;</td></tr>
<tr><th id="240">240</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>    *<dfn class="decl field" id="virtio_hw::notify_base" title='virtio_hw::notify_base' data-ref="virtio_hw::notify_base">notify_base</dfn>;</td></tr>
<tr><th id="241">241</th><td>	<b>struct</b> <a class="type" href="#virtio_pci_common_cfg" title='virtio_pci_common_cfg' data-ref="virtio_pci_common_cfg">virtio_pci_common_cfg</a> *<dfn class="decl field" id="virtio_hw::common_cfg" title='virtio_hw::common_cfg' data-ref="virtio_hw::common_cfg">common_cfg</dfn>;</td></tr>
<tr><th id="242">242</th><td>	<b>struct</b> <a class="type" href="#virtio_net_config" title='virtio_net_config' data-ref="virtio_net_config">virtio_net_config</a> *<dfn class="decl field" id="virtio_hw::dev_cfg" title='virtio_hw::dev_cfg' data-ref="virtio_hw::dev_cfg">dev_cfg</dfn>;</td></tr>
<tr><th id="243">243</th><td>	<em>void</em>	    *<dfn class="decl field" id="virtio_hw::virtio_user_dev" title='virtio_hw::virtio_user_dev' data-ref="virtio_hw::virtio_user_dev">virtio_user_dev</dfn>;</td></tr>
<tr><th id="244">244</th><td>	<i>/*</i></td></tr>
<tr><th id="245">245</th><td><i>	 * App management thread and virtio interrupt handler thread</i></td></tr>
<tr><th id="246">246</th><td><i>	 * both can change device state, this lock is meant to avoid</i></td></tr>
<tr><th id="247">247</th><td><i>	 * such a contention.</i></td></tr>
<tr><th id="248">248</th><td><i>	 */</i></td></tr>
<tr><th id="249">249</th><td>	<a class="typedef" href="../../../lib/librte_eal/common/include/generic/rte_spinlock.h.html#rte_spinlock_t" title='rte_spinlock_t' data-type='struct rte_spinlock_t' data-ref="rte_spinlock_t">rte_spinlock_t</a> <dfn class="decl field" id="virtio_hw::state_lock" title='virtio_hw::state_lock' data-ref="virtio_hw::state_lock">state_lock</dfn>;</td></tr>
<tr><th id="250">250</th><td>	<b>struct</b> <a class="type" href="../../../lib/librte_mbuf/rte_mbuf.h.html#rte_mbuf" title='rte_mbuf' data-ref="rte_mbuf">rte_mbuf</a> **<dfn class="decl field" id="virtio_hw::inject_pkts" title='virtio_hw::inject_pkts' data-ref="virtio_hw::inject_pkts">inject_pkts</dfn>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>	<b>struct</b> <a class="type" href="virtqueue.h.html#virtqueue" title='virtqueue' data-ref="virtqueue">virtqueue</a> **<dfn class="decl field" id="virtio_hw::vqs" title='virtio_hw::vqs' data-ref="virtio_hw::vqs">vqs</dfn>;</td></tr>
<tr><th id="253">253</th><td>};</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><i>/*</i></td></tr>
<tr><th id="257">257</th><td><i> * While virtio_hw is stored in shared memory, this structure stores</i></td></tr>
<tr><th id="258">258</th><td><i> * some infos that may vary in the multiple process model locally.</i></td></tr>
<tr><th id="259">259</th><td><i> * For example, the vtpci_ops pointer.</i></td></tr>
<tr><th id="260">260</th><td><i> */</i></td></tr>
<tr><th id="261">261</th><td><b>struct</b> <dfn class="type def" id="virtio_hw_internal" title='virtio_hw_internal' data-ref="virtio_hw_internal">virtio_hw_internal</dfn> {</td></tr>
<tr><th id="262">262</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#virtio_pci_ops" title='virtio_pci_ops' data-ref="virtio_pci_ops">virtio_pci_ops</a> *<dfn class="decl field" id="virtio_hw_internal::vtpci_ops" title='virtio_hw_internal::vtpci_ops' data-ref="virtio_hw_internal::vtpci_ops">vtpci_ops</dfn>;</td></tr>
<tr><th id="263">263</th><td>	<b>struct</b> <a class="type" href="../../bus/pci/rte_bus_pci.h.html#rte_pci_ioport" title='rte_pci_ioport' data-ref="rte_pci_ioport">rte_pci_ioport</a> <dfn class="decl field" id="virtio_hw_internal::io" title='virtio_hw_internal::io' data-ref="virtio_hw_internal::io">io</dfn>;</td></tr>
<tr><th id="264">264</th><td>};</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/VTPCI_OPS" data-ref="_M/VTPCI_OPS">VTPCI_OPS</dfn>(hw)	(virtio_hw_internal[(hw)-&gt;port_id].vtpci_ops)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/VTPCI_IO" data-ref="_M/VTPCI_IO">VTPCI_IO</dfn>(hw)	(&amp;virtio_hw_internal[(hw)-&gt;port_id].io)</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><b>extern</b> <b>struct</b> <a class="type" href="#virtio_hw_internal" title='virtio_hw_internal' data-ref="virtio_hw_internal">virtio_hw_internal</a> <dfn class="decl" id="virtio_hw_internal" title='virtio_hw_internal' data-ref="virtio_hw_internal">virtio_hw_internal</dfn>[<a class="macro" href="../../../build/include/rte_config.h.html#79" title="32" data-ref="_M/RTE_MAX_ETHPORTS">RTE_MAX_ETHPORTS</a>];</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>/*</i></td></tr>
<tr><th id="273">273</th><td><i> * This structure is just a reference to read</i></td></tr>
<tr><th id="274">274</th><td><i> * net device specific config space; it just a chodu structure</i></td></tr>
<tr><th id="275">275</th><td><i> *</i></td></tr>
<tr><th id="276">276</th><td><i> */</i></td></tr>
<tr><th id="277">277</th><td><b>struct</b> <dfn class="type def" id="virtio_net_config" title='virtio_net_config' data-ref="virtio_net_config">virtio_net_config</dfn> {</td></tr>
<tr><th id="278">278</th><td>	<i>/* The config defining mac address (if VIRTIO_NET_F_MAC) */</i></td></tr>
<tr><th id="279">279</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>    <dfn class="decl field" id="virtio_net_config::mac" title='virtio_net_config::mac' data-ref="virtio_net_config::mac">mac</dfn>[<a class="macro" href="../../../lib/librte_net/rte_ether.h.html#26" title="6" data-ref="_M/ETHER_ADDR_LEN">ETHER_ADDR_LEN</a>];</td></tr>
<tr><th id="280">280</th><td>	<i>/* See VIRTIO_NET_F_STATUS and VIRTIO_NET_S_* above */</i></td></tr>
<tr><th id="281">281</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>   <dfn class="decl field" id="virtio_net_config::status" title='virtio_net_config::status' data-ref="virtio_net_config::status">status</dfn>;</td></tr>
<tr><th id="282">282</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>   <dfn class="decl field" id="virtio_net_config::max_virtqueue_pairs" title='virtio_net_config::max_virtqueue_pairs' data-ref="virtio_net_config::max_virtqueue_pairs">max_virtqueue_pairs</dfn>;</td></tr>
<tr><th id="283">283</th><td>	<a class="typedef" href="../../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>   <dfn class="decl field" id="virtio_net_config::mtu" title='virtio_net_config::mtu' data-ref="virtio_net_config::mtu">mtu</dfn>;</td></tr>
<tr><th id="284">284</th><td>} <b>__attribute__</b>((packed));</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/*</i></td></tr>
<tr><th id="287">287</th><td><i> * How many bits to shift physical queue address written to QUEUE_PFN.</i></td></tr>
<tr><th id="288">288</th><td><i> * 12 is historical, and due to x86 page size.</i></td></tr>
<tr><th id="289">289</th><td><i> */</i></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_QUEUE_ADDR_SHIFT" data-ref="_M/VIRTIO_PCI_QUEUE_ADDR_SHIFT">VIRTIO_PCI_QUEUE_ADDR_SHIFT</dfn> 12</u></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/* The alignment to use between consumer and producer parts of vring. */</i></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_VRING_ALIGN" data-ref="_M/VIRTIO_PCI_VRING_ALIGN">VIRTIO_PCI_VRING_ALIGN</dfn> 4096</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><b>enum</b> <dfn class="type def" id="virtio_msix_status" title='virtio_msix_status' data-ref="virtio_msix_status">virtio_msix_status</dfn> {</td></tr>
<tr><th id="296">296</th><td>	<dfn class="enum" id="VIRTIO_MSIX_NONE" title='VIRTIO_MSIX_NONE' data-ref="VIRTIO_MSIX_NONE">VIRTIO_MSIX_NONE</dfn> = <var>0</var>,</td></tr>
<tr><th id="297">297</th><td>	<dfn class="enum" id="VIRTIO_MSIX_DISABLED" title='VIRTIO_MSIX_DISABLED' data-ref="VIRTIO_MSIX_DISABLED">VIRTIO_MSIX_DISABLED</dfn> = <var>1</var>,</td></tr>
<tr><th id="298">298</th><td>	<dfn class="enum" id="VIRTIO_MSIX_ENABLED" title='VIRTIO_MSIX_ENABLED' data-ref="VIRTIO_MSIX_ENABLED">VIRTIO_MSIX_ENABLED</dfn> = <var>2</var></td></tr>
<tr><th id="299">299</th><td>};</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><em>static</em> <b>inline</b> <em>int</em></td></tr>
<tr><th id="302">302</th><td><dfn class="decl def fn" id="vtpci_with_feature" title='vtpci_with_feature' data-ref="vtpci_with_feature">vtpci_with_feature</dfn>(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col0 decl" id="30hw" title='hw' data-type='struct virtio_hw *' data-ref="30hw">hw</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="31bit" title='bit' data-type='uint64_t' data-ref="31bit">bit</dfn>)</td></tr>
<tr><th id="303">303</th><td>{</td></tr>
<tr><th id="304">304</th><td>	<b>return</b> (<a class="local col0 ref" href="#30hw" title='hw' data-ref="30hw">hw</a>-&gt;<a class="ref field" href="#virtio_hw::guest_features" title='virtio_hw::guest_features' data-ref="virtio_hw::guest_features">guest_features</a> &amp; (<var>1ULL</var> &lt;&lt; <a class="local col1 ref" href="#31bit" title='bit' data-ref="31bit">bit</a>)) != <var>0</var>;</td></tr>
<tr><th id="305">305</th><td>}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i>/*</i></td></tr>
<tr><th id="308">308</th><td><i> * Function declaration from virtio_pci.c</i></td></tr>
<tr><th id="309">309</th><td><i> */</i></td></tr>
<tr><th id="310">310</th><td><em>int</em> <dfn class="decl fn" id="vtpci_init" title='vtpci_init' data-ref="vtpci_init">vtpci_init</dfn>(<b>struct</b> <a class="type" href="../../bus/pci/rte_bus_pci.h.html#rte_pci_device" title='rte_pci_device' data-ref="rte_pci_device">rte_pci_device</a> *<dfn class="local col2 decl" id="32dev" title='dev' data-type='struct rte_pci_device *' data-ref="32dev">dev</dfn>, <b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *<dfn class="local col3 decl" id="33hw" title='hw' data-type='struct virtio_hw *' data-ref="33hw">hw</dfn>);</td></tr>
<tr><th id="311">311</th><td><em>void</em> <dfn class="decl fn" id="vtpci_reset" title='vtpci_reset' data-ref="vtpci_reset">vtpci_reset</dfn>(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *);</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><em>void</em> <dfn class="decl fn" id="vtpci_reinit_complete" title='vtpci_reinit_complete' data-ref="vtpci_reinit_complete">vtpci_reinit_complete</dfn>(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl fn" id="vtpci_get_status" title='vtpci_get_status' data-ref="vtpci_get_status">vtpci_get_status</dfn>(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *);</td></tr>
<tr><th id="316">316</th><td><em>void</em> <dfn class="decl fn" id="vtpci_set_status" title='vtpci_set_status' data-ref="vtpci_set_status">vtpci_set_status</dfn>(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *, <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>);</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl fn" id="vtpci_negotiate_features" title='vtpci_negotiate_features' data-ref="vtpci_negotiate_features">vtpci_negotiate_features</dfn>(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *, <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><em>void</em> <dfn class="decl fn" id="vtpci_write_dev_config" title='vtpci_write_dev_config' data-ref="vtpci_write_dev_config">vtpci_write_dev_config</dfn>(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span>, <em>const</em> <em>void</em> *, <em>int</em>);</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><em>void</em> <dfn class="decl fn" id="vtpci_read_dev_config" title='vtpci_read_dev_config' data-ref="vtpci_read_dev_config">vtpci_read_dev_config</dfn>(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span>, <em>void</em> *, <em>int</em>);</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl fn" id="vtpci_isr" title='vtpci_isr' data-ref="vtpci_isr">vtpci_isr</dfn>(<b>struct</b> <a class="type" href="#virtio_hw" title='virtio_hw' data-ref="virtio_hw">virtio_hw</a> *);</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><b>enum</b> <a class="type" href="#virtio_msix_status" title='virtio_msix_status' data-ref="virtio_msix_status">virtio_msix_status</a> <dfn class="decl fn" id="vtpci_msix_detect" title='vtpci_msix_detect' data-ref="vtpci_msix_detect">vtpci_msix_detect</dfn>(<b>struct</b> <a class="type" href="../../bus/pci/rte_bus_pci.h.html#rte_pci_device" title='rte_pci_device' data-ref="rte_pci_device">rte_pci_device</a> *<dfn class="local col4 decl" id="34dev" title='dev' data-type='struct rte_pci_device *' data-ref="34dev">dev</dfn>);</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#virtio_pci_ops" title='virtio_pci_ops' data-ref="virtio_pci_ops">virtio_pci_ops</a> <dfn class="decl" id="legacy_ops" title='legacy_ops' data-ref="legacy_ops">legacy_ops</dfn>;</td></tr>
<tr><th id="329">329</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#virtio_pci_ops" title='virtio_pci_ops' data-ref="virtio_pci_ops">virtio_pci_ops</a> <dfn class="decl" id="modern_ops" title='modern_ops' data-ref="modern_ops">modern_ops</dfn>;</td></tr>
<tr><th id="330">330</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#virtio_pci_ops" title='virtio_pci_ops' data-ref="virtio_pci_ops">virtio_pci_ops</a> <dfn class="decl" id="virtio_user_ops" title='virtio_user_ops' data-ref="virtio_user_ops">virtio_user_ops</dfn>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><u>#<span data-ppcond="5">endif</span> /* _VIRTIO_PCI_H_ */</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='virtio_ethdev.c.html'>dpdk_18.05/drivers/net/virtio/virtio_ethdev.c</a><br/>Generated on <em>2018-Jul-25</em> from project dpdk_18.05 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
