static void\r\ng94_i2c_aux_fini(struct g94_i2c_aux *aux)\r\n{\r\nstruct nvkm_device *device = aux->base.pad->i2c->subdev.device;\r\nnvkm_mask(device, 0x00e4e4 + (aux->ch * 0x50), 0x00310000, 0x00000000);\r\n}\r\nstatic int\r\ng94_i2c_aux_init(struct g94_i2c_aux *aux)\r\n{\r\nstruct nvkm_device *device = aux->base.pad->i2c->subdev.device;\r\nconst u32 unksel = 1;\r\nconst u32 ureq = unksel ? 0x00100000 : 0x00200000;\r\nconst u32 urep = unksel ? 0x01000000 : 0x02000000;\r\nu32 ctrl, timeout;\r\ntimeout = 1000;\r\ndo {\r\nctrl = nvkm_rd32(device, 0x00e4e4 + (aux->ch * 0x50));\r\nudelay(1);\r\nif (!timeout--) {\r\nAUX_ERR(&aux->base, "begin idle timeout %08x", ctrl);\r\nreturn -EBUSY;\r\n}\r\n} while (ctrl & 0x03010000);\r\nnvkm_mask(device, 0x00e4e4 + (aux->ch * 0x50), 0x00300000, ureq);\r\ntimeout = 1000;\r\ndo {\r\nctrl = nvkm_rd32(device, 0x00e4e4 + (aux->ch * 0x50));\r\nudelay(1);\r\nif (!timeout--) {\r\nAUX_ERR(&aux->base, "magic wait %08x", ctrl);\r\ng94_i2c_aux_fini(aux);\r\nreturn -EBUSY;\r\n}\r\n} while ((ctrl & 0x03000000) != urep);\r\nreturn 0;\r\n}\r\nint\r\ng94_i2c_aux_xfer(struct nvkm_i2c_aux *obj, bool retry,\r\nu8 type, u32 addr, u8 *data, u8 *size)\r\n{\r\nstruct g94_i2c_aux *aux = g94_i2c_aux(obj);\r\nstruct nvkm_device *device = aux->base.pad->i2c->subdev.device;\r\nconst u32 base = aux->ch * 0x50;\r\nu32 ctrl, stat, timeout, retries = 0;\r\nu32 xbuf[4] = {};\r\nint ret, i;\r\nAUX_TRACE(&aux->base, "%d: %08x %d", type, addr, *size);\r\nret = g94_i2c_aux_init(aux);\r\nif (ret < 0)\r\ngoto out;\r\nstat = nvkm_rd32(device, 0x00e4e8 + base);\r\nif (!(stat & 0x10000000)) {\r\nAUX_TRACE(&aux->base, "sink not detected");\r\nret = -ENXIO;\r\ngoto out;\r\n}\r\nif (!(type & 1)) {\r\nmemcpy(xbuf, data, *size);\r\nfor (i = 0; i < 16; i += 4) {\r\nAUX_TRACE(&aux->base, "wr %08x", xbuf[i / 4]);\r\nnvkm_wr32(device, 0x00e4c0 + base + i, xbuf[i / 4]);\r\n}\r\n}\r\nctrl = nvkm_rd32(device, 0x00e4e4 + base);\r\nctrl &= ~0x0001f1ff;\r\nctrl |= type << 12;\r\nctrl |= (*size ? (*size - 1) : 0x00000100);\r\nnvkm_wr32(device, 0x00e4e0 + base, addr);\r\ndo {\r\nnvkm_wr32(device, 0x00e4e4 + base, 0x80000000 | ctrl);\r\nnvkm_wr32(device, 0x00e4e4 + base, 0x00000000 | ctrl);\r\nif (retries)\r\nudelay(400);\r\nnvkm_wr32(device, 0x00e4e4 + base, 0x00010000 | ctrl);\r\ntimeout = 1000;\r\ndo {\r\nctrl = nvkm_rd32(device, 0x00e4e4 + base);\r\nudelay(1);\r\nif (!timeout--) {\r\nAUX_ERR(&aux->base, "timeout %08x", ctrl);\r\nret = -EIO;\r\ngoto out;\r\n}\r\n} while (ctrl & 0x00010000);\r\nret = 0;\r\nstat = nvkm_mask(device, 0x00e4e8 + base, 0, 0);\r\nif ((stat & 0x000f0000) == 0x00080000 ||\r\n(stat & 0x000f0000) == 0x00020000)\r\nret = 1;\r\nif ((stat & 0x00000100))\r\nret = -ETIMEDOUT;\r\nif ((stat & 0x00000e00))\r\nret = -EIO;\r\nAUX_TRACE(&aux->base, "%02d %08x %08x", retries, ctrl, stat);\r\n} while (ret && retry && retries++ < 32);\r\nif (type & 1) {\r\nfor (i = 0; i < 16; i += 4) {\r\nxbuf[i / 4] = nvkm_rd32(device, 0x00e4d0 + base + i);\r\nAUX_TRACE(&aux->base, "rd %08x", xbuf[i / 4]);\r\n}\r\nmemcpy(data, xbuf, *size);\r\n*size = stat & 0x0000001f;\r\n}\r\nout:\r\ng94_i2c_aux_fini(aux);\r\nreturn ret < 0 ? ret : (stat & 0x000f0000) >> 16;\r\n}\r\nint\r\ng94_i2c_aux_new_(const struct nvkm_i2c_aux_func *func,\r\nstruct nvkm_i2c_pad *pad, int index, u8 drive,\r\nstruct nvkm_i2c_aux **paux)\r\n{\r\nstruct g94_i2c_aux *aux;\r\nif (!(aux = kzalloc(sizeof(*aux), GFP_KERNEL)))\r\nreturn -ENOMEM;\r\n*paux = &aux->base;\r\nnvkm_i2c_aux_ctor(func, pad, index, &aux->base);\r\naux->ch = drive;\r\naux->base.intr = 1 << aux->ch;\r\nreturn 0;\r\n}\r\nint\r\ng94_i2c_aux_new(struct nvkm_i2c_pad *pad, int index, u8 drive,\r\nstruct nvkm_i2c_aux **paux)\r\n{\r\nreturn g94_i2c_aux_new_(&g94_i2c_aux, pad, index, drive, paux);\r\n}
