|graphics
resetn => resetn.IN1
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= vga_controller:vga_ins.oHS
VGA_VS <= vga_controller:vga_ins.oVS
VGA_BLANK <= vga_controller:vga_ins.oBLANK_n
VGA_SYNC <= <GND>
VGA_R[0] <= vga_controller:vga_ins.r_data
VGA_R[1] <= vga_controller:vga_ins.r_data
VGA_R[2] <= vga_controller:vga_ins.r_data
VGA_R[3] <= vga_controller:vga_ins.r_data
VGA_R[4] <= vga_controller:vga_ins.r_data
VGA_R[5] <= vga_controller:vga_ins.r_data
VGA_R[6] <= vga_controller:vga_ins.r_data
VGA_R[7] <= vga_controller:vga_ins.r_data
VGA_G[0] <= vga_controller:vga_ins.g_data
VGA_G[1] <= vga_controller:vga_ins.g_data
VGA_G[2] <= vga_controller:vga_ins.g_data
VGA_G[3] <= vga_controller:vga_ins.g_data
VGA_G[4] <= vga_controller:vga_ins.g_data
VGA_G[5] <= vga_controller:vga_ins.g_data
VGA_G[6] <= vga_controller:vga_ins.g_data
VGA_G[7] <= vga_controller:vga_ins.g_data
VGA_B[0] <= vga_controller:vga_ins.b_data
VGA_B[1] <= vga_controller:vga_ins.b_data
VGA_B[2] <= vga_controller:vga_ins.b_data
VGA_B[3] <= vga_controller:vga_ins.b_data
VGA_B[4] <= vga_controller:vga_ins.b_data
VGA_B[5] <= vga_controller:vga_ins.b_data
VGA_B[6] <= vga_controller:vga_ins.b_data
VGA_B[7] <= vga_controller:vga_ins.b_data
CLOCK_50 => clock.IN10
ir_in_p1[0] => ir_in_p1[0].IN2
ir_in_p1[1] => ir_in_p1[1].IN1
ir_in_p1[2] => ir_in_p1[2].IN1
ir_in_p1[3] => ir_in_p1[3].IN1
ir_in_p1[4] => ir_in_p1[4].IN1
ir_in_p1[5] => ir_in_p1[5].IN1
ir_in_p1[6] => ir_in_p1[6].IN1
ir_in_p1[7] => ir_in_p1[7].IN1
ir_in_p1[8] => ir_in_p1[8].IN1
ir_in_p1[9] => ir_in_p1[9].IN1
ir_in_p1[10] => ir_in_p1[10].IN1
ir_in_p1[11] => ir_in_p1[11].IN1
ir_in_p1[12] => ir_in_p1[12].IN1
ir_in_p1[13] => ir_in_p1[13].IN1
ir_in_p1[14] => ir_in_p1[14].IN1
ir_in_p1[15] => ir_in_p1[15].IN1
ir_in_p2[0] => ir_in_p2[0].IN1
ir_in_p2[1] => ir_in_p2[1].IN1
ir_in_p2[2] => ir_in_p2[2].IN1
ir_in_p2[3] => ir_in_p2[3].IN1
ir_in_p2[4] => ir_in_p2[4].IN1
ir_in_p2[5] => ir_in_p2[5].IN1
ir_in_p2[6] => ir_in_p2[6].IN1
ir_in_p2[7] => ir_in_p2[7].IN1
ir_in_p2[8] => ir_in_p2[8].IN1
ir_in_p2[9] => ir_in_p2[9].IN1
ir_in_p2[10] => ir_in_p2[10].IN1
ir_in_p2[11] => ir_in_p2[11].IN1
ir_in_p2[12] => ir_in_p2[12].IN1
ir_in_p2[13] => ir_in_p2[13].IN1
ir_in_p2[14] => ir_in_p2[14].IN1
ir_in_p2[15] => ir_in_p2[15].IN1
G1 => G1.IN1
S1 => S1.IN1
H1 => H1.IN1
R1 => R1.IN1
G2 => G2.IN1
S2 => S2.IN1
H2 => H2.IN1
R2 => R2.IN1
two_player_mode => two_player_mode.IN1
leaderboard => ~NO_FANOUT~
times_up => ~NO_FANOUT~


|graphics|pll:div
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|graphics|pll:div|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|graphics|pll:div|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|graphics|screenTimer:timez
clock => snitch_powerup~reg0.CLK
clock => curr_screen[0]~reg0.CLK
clock => curr_screen[1]~reg0.CLK
clock => curr_screen[2]~reg0.CLK
clock => curr_screen[3]~reg0.CLK
clock => curr_screen[4]~reg0.CLK
clock => cycle_count[0].CLK
clock => cycle_count[1].CLK
clock => cycle_count[2].CLK
clock => cycle_count[3].CLK
clock => cycle_count[4].CLK
clock => cycle_count[5].CLK
clock => cycle_count[6].CLK
clock => cycle_count[7].CLK
clock => cycle_count[8].CLK
clock => cycle_count[9].CLK
clock => cycle_count[10].CLK
clock => cycle_count[11].CLK
clock => cycle_count[12].CLK
clock => cycle_count[13].CLK
clock => cycle_count[14].CLK
clock => cycle_count[15].CLK
clock => cycle_count[16].CLK
clock => cycle_count[17].CLK
clock => cycle_count[18].CLK
clock => cycle_count[19].CLK
clock => cycle_count[20].CLK
clock => cycle_count[21].CLK
clock => cycle_count[22].CLK
clock => cycle_count[23].CLK
clock => cycle_count[24].CLK
clock => cycle_count[25].CLK
clock => cycle_count[26].CLK
clock => cycle_count[27].CLK
clock => cycle_count[28].CLK
clock => cycle_count[29].CLK
clock => cycle_count[30].CLK
clock => cycle_count[31].CLK
clock => play_again~reg0.CLK
clock => counter_play_again[0].CLK
clock => counter_play_again[1].CLK
clock => counter_play_again[2].CLK
clock => counter_play_again[3].CLK
clock => counter_play_again[4].CLK
clock => counter_play_again[5].CLK
clock => counter_play_again[6].CLK
clock => counter_play_again[7].CLK
clock => counter_play_again[8].CLK
clock => counter_play_again[9].CLK
clock => counter_play_again[10].CLK
clock => counter_play_again[11].CLK
clock => counter_play_again[12].CLK
clock => counter_play_again[13].CLK
clock => counter_play_again[14].CLK
clock => counter_play_again[15].CLK
clock => counter_play_again[16].CLK
clock => counter_play_again[17].CLK
clock => counter_play_again[18].CLK
clock => counter_play_again[19].CLK
clock => counter_play_again[20].CLK
clock => counter_play_again[21].CLK
clock => counter_play_again[22].CLK
clock => counter_play_again[23].CLK
clock => counter_play_again[24].CLK
clock => counter_play_again[25].CLK
clock => counter_play_again[26].CLK
clock => counter_play_again[27].CLK
clock => counter_play_again[28].CLK
clock => counter_play_again[29].CLK
clock => counter_play_again[30].CLK
clock => counter_play_again[31].CLK
clock => end_of_game~reg0.CLK
clock => sec_pulse[0].CLK
clock => sec_pulse[1].CLK
clock => sec_pulse[2].CLK
clock => sec_pulse[3].CLK
clock => sec_pulse[4].CLK
clock => sec_pulse[5].CLK
clock => sec_pulse[6].CLK
clock => sec_pulse[7].CLK
clock => sec_pulse[8].CLK
clock => sec_pulse[9].CLK
clock => sec_pulse[10].CLK
clock => sec_pulse[11].CLK
clock => sec_pulse[12].CLK
clock => sec_pulse[13].CLK
clock => sec_pulse[14].CLK
clock => sec_pulse[15].CLK
clock => sec_pulse[16].CLK
clock => sec_pulse[17].CLK
clock => sec_pulse[18].CLK
clock => sec_pulse[19].CLK
clock => sec_pulse[20].CLK
clock => sec_pulse[21].CLK
clock => sec_pulse[22].CLK
clock => sec_pulse[23].CLK
clock => sec_pulse[24].CLK
clock => sec_pulse[25].CLK
clock => sec_pulse[26].CLK
clock => sec_pulse[27].CLK
clock => sec_pulse[28].CLK
clock => sec_pulse[29].CLK
clock => sec_pulse[30].CLK
clock => sec_pulse[31].CLK
clock => time_out[0]~reg0.CLK
clock => time_out[1]~reg0.CLK
clock => time_out[2]~reg0.CLK
clock => time_out[3]~reg0.CLK
clock => time_out[4]~reg0.CLK
clock => time_out[5]~reg0.CLK
clock => time_out[6]~reg0.CLK
clock => time_out[7]~reg0.CLK
clock => time_out[8]~reg0.CLK
clock => time_out[9]~reg0.CLK
clock => time_out[10]~reg0.CLK
clock => time_out[11]~reg0.CLK
clock => time_out[12]~reg0.CLK
clock => time_out[13]~reg0.CLK
clock => time_out[14]~reg0.CLK
clock => time_out[15]~reg0.CLK
clock => time_out[16]~reg0.CLK
clock => time_out[17]~reg0.CLK
clock => time_out[18]~reg0.CLK
clock => time_out[19]~reg0.CLK
clock => time_out[20]~reg0.CLK
clock => time_out[21]~reg0.CLK
clock => time_out[22]~reg0.CLK
clock => time_out[23]~reg0.CLK
clock => time_out[24]~reg0.CLK
clock => time_out[25]~reg0.CLK
clock => time_out[26]~reg0.CLK
clock => time_out[27]~reg0.CLK
clock => time_out[28]~reg0.CLK
clock => time_out[29]~reg0.CLK
clock => time_out[30]~reg0.CLK
clock => time_out[31]~reg0.CLK
total_screens[0] => Equal1.IN11
total_screens[0] => LessThan6.IN12
total_screens[1] => Equal1.IN10
total_screens[1] => LessThan6.IN11
total_screens[2] => Equal1.IN9
total_screens[2] => LessThan6.IN10
total_screens[3] => Equal1.IN8
total_screens[3] => LessThan6.IN9
total_screens[4] => Equal1.IN7
total_screens[4] => LessThan6.IN8
total_screens[5] => Equal1.IN6
total_screens[5] => LessThan6.IN7
curr_screen[0] <= curr_screen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_screen[1] <= curr_screen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_screen[2] <= curr_screen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_screen[3] <= curr_screen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_screen[4] <= curr_screen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[0] <= time_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[1] <= time_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[2] <= time_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[3] <= time_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[4] <= time_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[5] <= time_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[6] <= time_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[7] <= time_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[8] <= time_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[9] <= time_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[10] <= time_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[11] <= time_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[12] <= time_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[13] <= time_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[14] <= time_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[15] <= time_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[16] <= time_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[17] <= time_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[18] <= time_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[19] <= time_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[20] <= time_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[21] <= time_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[22] <= time_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[23] <= time_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[24] <= time_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[25] <= time_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[26] <= time_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[27] <= time_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[28] <= time_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[29] <= time_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[30] <= time_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
time_out[31] <= time_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_game <= end_of_game~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_powerup <= snitch_powerup~reg0.DB_MAX_OUTPUT_PORT_TYPE
play_again <= play_again~reg0.DB_MAX_OUTPUT_PORT_TYPE
random[0] => LessThan2.IN64
random[0] => LessThan5.IN64
random[1] => LessThan2.IN63
random[1] => LessThan5.IN63
random[2] => LessThan2.IN62
random[2] => LessThan5.IN62
random[3] => LessThan2.IN61
random[3] => LessThan5.IN61
random[4] => LessThan2.IN60
random[4] => LessThan5.IN60
random[5] => LessThan2.IN59
random[5] => LessThan5.IN59
random[6] => LessThan2.IN58
random[6] => LessThan5.IN58
random[7] => LessThan2.IN57
random[7] => LessThan5.IN57
random[8] => LessThan2.IN56
random[8] => LessThan5.IN56
random[9] => LessThan2.IN55
random[9] => LessThan5.IN55
random[10] => LessThan2.IN54
random[10] => LessThan5.IN54
random[11] => LessThan2.IN53
random[11] => LessThan5.IN53
random[12] => LessThan2.IN52
random[12] => LessThan5.IN52
random[13] => LessThan2.IN51
random[13] => LessThan5.IN51
random[14] => LessThan2.IN50
random[14] => LessThan5.IN50
random[15] => LessThan2.IN49
random[15] => LessThan5.IN49
random[16] => LessThan2.IN48
random[16] => LessThan5.IN48
random[17] => LessThan2.IN47
random[17] => LessThan5.IN47
random[18] => LessThan2.IN46
random[18] => LessThan5.IN46
random[19] => LessThan2.IN45
random[19] => LessThan5.IN45
random[20] => LessThan2.IN44
random[20] => LessThan5.IN44
random[21] => LessThan2.IN43
random[21] => LessThan5.IN43
random[22] => LessThan2.IN42
random[22] => LessThan5.IN42
random[23] => LessThan2.IN41
random[23] => LessThan5.IN41
random[24] => LessThan2.IN40
random[24] => LessThan5.IN40
random[25] => LessThan2.IN39
random[25] => LessThan5.IN39
random[26] => LessThan2.IN38
random[26] => LessThan5.IN38
random[27] => LessThan2.IN37
random[27] => LessThan5.IN37
random[28] => LessThan2.IN36
random[28] => LessThan5.IN36
random[29] => LessThan2.IN35
random[29] => LessThan5.IN35
random[30] => LessThan2.IN34
random[30] => LessThan5.IN34
random[31] => LessThan2.IN33
random[31] => LessThan5.IN33


|graphics|skeleton:processor
clock => clock.IN1
reset => reset.IN2
score_player1[0] => score_player1[0].IN1
score_player1[1] => score_player1[1].IN1
score_player1[2] => score_player1[2].IN1
score_player1[3] => score_player1[3].IN1
score_player1[4] => score_player1[4].IN1
score_player1[5] => score_player1[5].IN1
score_player1[6] => score_player1[6].IN1
score_player1[7] => score_player1[7].IN1
score_player1[8] => score_player1[8].IN1
score_player1[9] => score_player1[9].IN1
score_player1[10] => score_player1[10].IN1
score_player1[11] => score_player1[11].IN1
score_player1[12] => score_player1[12].IN1
score_player1[13] => score_player1[13].IN1
score_player1[14] => score_player1[14].IN1
score_player1[15] => score_player1[15].IN1
score_player1[16] => score_player1[16].IN1
score_player1[17] => score_player1[17].IN1
score_player1[18] => score_player1[18].IN1
score_player1[19] => score_player1[19].IN1
score_player1[20] => score_player1[20].IN1
score_player1[21] => score_player1[21].IN1
score_player1[22] => score_player1[22].IN1
score_player1[23] => score_player1[23].IN1
score_player1[24] => score_player1[24].IN1
score_player1[25] => score_player1[25].IN1
score_player1[26] => score_player1[26].IN1
score_player1[27] => score_player1[27].IN1
score_player1[28] => score_player1[28].IN1
score_player1[29] => score_player1[29].IN1
score_player1[30] => score_player1[30].IN1
score_player1[31] => score_player1[31].IN1
score_player2[0] => score_player2[0].IN1
score_player2[1] => score_player2[1].IN1
score_player2[2] => score_player2[2].IN1
score_player2[3] => score_player2[3].IN1
score_player2[4] => score_player2[4].IN1
score_player2[5] => score_player2[5].IN1
score_player2[6] => score_player2[6].IN1
score_player2[7] => score_player2[7].IN1
score_player2[8] => score_player2[8].IN1
score_player2[9] => score_player2[9].IN1
score_player2[10] => score_player2[10].IN1
score_player2[11] => score_player2[11].IN1
score_player2[12] => score_player2[12].IN1
score_player2[13] => score_player2[13].IN1
score_player2[14] => score_player2[14].IN1
score_player2[15] => score_player2[15].IN1
score_player2[16] => score_player2[16].IN1
score_player2[17] => score_player2[17].IN1
score_player2[18] => score_player2[18].IN1
score_player2[19] => score_player2[19].IN1
score_player2[20] => score_player2[20].IN1
score_player2[21] => score_player2[21].IN1
score_player2[22] => score_player2[22].IN1
score_player2[23] => score_player2[23].IN1
score_player2[24] => score_player2[24].IN1
score_player2[25] => score_player2[25].IN1
score_player2[26] => score_player2[26].IN1
score_player2[27] => score_player2[27].IN1
score_player2[28] => score_player2[28].IN1
score_player2[29] => score_player2[29].IN1
score_player2[30] => score_player2[30].IN1
score_player2[31] => score_player2[31].IN1
score_player3[0] => score_player3[0].IN1
score_player3[1] => score_player3[1].IN1
score_player3[2] => score_player3[2].IN1
score_player3[3] => score_player3[3].IN1
score_player3[4] => score_player3[4].IN1
score_player3[5] => score_player3[5].IN1
score_player3[6] => score_player3[6].IN1
score_player3[7] => score_player3[7].IN1
score_player3[8] => score_player3[8].IN1
score_player3[9] => score_player3[9].IN1
score_player3[10] => score_player3[10].IN1
score_player3[11] => score_player3[11].IN1
score_player3[12] => score_player3[12].IN1
score_player3[13] => score_player3[13].IN1
score_player3[14] => score_player3[14].IN1
score_player3[15] => score_player3[15].IN1
score_player3[16] => score_player3[16].IN1
score_player3[17] => score_player3[17].IN1
score_player3[18] => score_player3[18].IN1
score_player3[19] => score_player3[19].IN1
score_player3[20] => score_player3[20].IN1
score_player3[21] => score_player3[21].IN1
score_player3[22] => score_player3[22].IN1
score_player3[23] => score_player3[23].IN1
score_player3[24] => score_player3[24].IN1
score_player3[25] => score_player3[25].IN1
score_player3[26] => score_player3[26].IN1
score_player3[27] => score_player3[27].IN1
score_player3[28] => score_player3[28].IN1
score_player3[29] => score_player3[29].IN1
score_player3[30] => score_player3[30].IN1
score_player3[31] => score_player3[31].IN1
score_player4[0] => score_player4[0].IN1
score_player4[1] => score_player4[1].IN1
score_player4[2] => score_player4[2].IN1
score_player4[3] => score_player4[3].IN1
score_player4[4] => score_player4[4].IN1
score_player4[5] => score_player4[5].IN1
score_player4[6] => score_player4[6].IN1
score_player4[7] => score_player4[7].IN1
score_player4[8] => score_player4[8].IN1
score_player4[9] => score_player4[9].IN1
score_player4[10] => score_player4[10].IN1
score_player4[11] => score_player4[11].IN1
score_player4[12] => score_player4[12].IN1
score_player4[13] => score_player4[13].IN1
score_player4[14] => score_player4[14].IN1
score_player4[15] => score_player4[15].IN1
score_player4[16] => score_player4[16].IN1
score_player4[17] => score_player4[17].IN1
score_player4[18] => score_player4[18].IN1
score_player4[19] => score_player4[19].IN1
score_player4[20] => score_player4[20].IN1
score_player4[21] => score_player4[21].IN1
score_player4[22] => score_player4[22].IN1
score_player4[23] => score_player4[23].IN1
score_player4[24] => score_player4[24].IN1
score_player4[25] => score_player4[25].IN1
score_player4[26] => score_player4[26].IN1
score_player4[27] => score_player4[27].IN1
score_player4[28] => score_player4[28].IN1
score_player4[29] => score_player4[29].IN1
score_player4[30] => score_player4[30].IN1
score_player4[31] => score_player4[31].IN1
reg1_data[0] <= regfile:my_regfile.port9
reg1_data[1] <= regfile:my_regfile.port9
reg1_data[2] <= regfile:my_regfile.port9
reg1_data[3] <= regfile:my_regfile.port9
reg1_data[4] <= regfile:my_regfile.port9
reg1_data[5] <= regfile:my_regfile.port9
reg1_data[6] <= regfile:my_regfile.port9
reg1_data[7] <= regfile:my_regfile.port9
reg1_data[8] <= regfile:my_regfile.port9
reg1_data[9] <= regfile:my_regfile.port9
reg1_data[10] <= regfile:my_regfile.port9
reg1_data[11] <= regfile:my_regfile.port9
reg1_data[12] <= regfile:my_regfile.port9
reg1_data[13] <= regfile:my_regfile.port9
reg1_data[14] <= regfile:my_regfile.port9
reg1_data[15] <= regfile:my_regfile.port9
reg1_data[16] <= regfile:my_regfile.port9
reg1_data[17] <= regfile:my_regfile.port9
reg1_data[18] <= regfile:my_regfile.port9
reg1_data[19] <= regfile:my_regfile.port9
reg1_data[20] <= regfile:my_regfile.port9
reg1_data[21] <= regfile:my_regfile.port9
reg1_data[22] <= regfile:my_regfile.port9
reg1_data[23] <= regfile:my_regfile.port9
reg1_data[24] <= regfile:my_regfile.port9
reg1_data[25] <= regfile:my_regfile.port9
reg1_data[26] <= regfile:my_regfile.port9
reg1_data[27] <= regfile:my_regfile.port9
reg1_data[28] <= regfile:my_regfile.port9
reg1_data[29] <= regfile:my_regfile.port9
reg1_data[30] <= regfile:my_regfile.port9
reg1_data[31] <= regfile:my_regfile.port9
reg2_data[0] <= regfile:my_regfile.port10
reg2_data[1] <= regfile:my_regfile.port10
reg2_data[2] <= regfile:my_regfile.port10
reg2_data[3] <= regfile:my_regfile.port10
reg2_data[4] <= regfile:my_regfile.port10
reg2_data[5] <= regfile:my_regfile.port10
reg2_data[6] <= regfile:my_regfile.port10
reg2_data[7] <= regfile:my_regfile.port10
reg2_data[8] <= regfile:my_regfile.port10
reg2_data[9] <= regfile:my_regfile.port10
reg2_data[10] <= regfile:my_regfile.port10
reg2_data[11] <= regfile:my_regfile.port10
reg2_data[12] <= regfile:my_regfile.port10
reg2_data[13] <= regfile:my_regfile.port10
reg2_data[14] <= regfile:my_regfile.port10
reg2_data[15] <= regfile:my_regfile.port10
reg2_data[16] <= regfile:my_regfile.port10
reg2_data[17] <= regfile:my_regfile.port10
reg2_data[18] <= regfile:my_regfile.port10
reg2_data[19] <= regfile:my_regfile.port10
reg2_data[20] <= regfile:my_regfile.port10
reg2_data[21] <= regfile:my_regfile.port10
reg2_data[22] <= regfile:my_regfile.port10
reg2_data[23] <= regfile:my_regfile.port10
reg2_data[24] <= regfile:my_regfile.port10
reg2_data[25] <= regfile:my_regfile.port10
reg2_data[26] <= regfile:my_regfile.port10
reg2_data[27] <= regfile:my_regfile.port10
reg2_data[28] <= regfile:my_regfile.port10
reg2_data[29] <= regfile:my_regfile.port10
reg2_data[30] <= regfile:my_regfile.port10
reg2_data[31] <= regfile:my_regfile.port10
reg3_data[0] <= regfile:my_regfile.port11
reg3_data[1] <= regfile:my_regfile.port11
reg3_data[2] <= regfile:my_regfile.port11
reg3_data[3] <= regfile:my_regfile.port11
reg3_data[4] <= regfile:my_regfile.port11
reg3_data[5] <= regfile:my_regfile.port11
reg3_data[6] <= regfile:my_regfile.port11
reg3_data[7] <= regfile:my_regfile.port11
reg3_data[8] <= regfile:my_regfile.port11
reg3_data[9] <= regfile:my_regfile.port11
reg3_data[10] <= regfile:my_regfile.port11
reg3_data[11] <= regfile:my_regfile.port11
reg3_data[12] <= regfile:my_regfile.port11
reg3_data[13] <= regfile:my_regfile.port11
reg3_data[14] <= regfile:my_regfile.port11
reg3_data[15] <= regfile:my_regfile.port11
reg3_data[16] <= regfile:my_regfile.port11
reg3_data[17] <= regfile:my_regfile.port11
reg3_data[18] <= regfile:my_regfile.port11
reg3_data[19] <= regfile:my_regfile.port11
reg3_data[20] <= regfile:my_regfile.port11
reg3_data[21] <= regfile:my_regfile.port11
reg3_data[22] <= regfile:my_regfile.port11
reg3_data[23] <= regfile:my_regfile.port11
reg3_data[24] <= regfile:my_regfile.port11
reg3_data[25] <= regfile:my_regfile.port11
reg3_data[26] <= regfile:my_regfile.port11
reg3_data[27] <= regfile:my_regfile.port11
reg3_data[28] <= regfile:my_regfile.port11
reg3_data[29] <= regfile:my_regfile.port11
reg3_data[30] <= regfile:my_regfile.port11
reg3_data[31] <= regfile:my_regfile.port11
reg4_data[0] <= regfile:my_regfile.port12
reg4_data[1] <= regfile:my_regfile.port12
reg4_data[2] <= regfile:my_regfile.port12
reg4_data[3] <= regfile:my_regfile.port12
reg4_data[4] <= regfile:my_regfile.port12
reg4_data[5] <= regfile:my_regfile.port12
reg4_data[6] <= regfile:my_regfile.port12
reg4_data[7] <= regfile:my_regfile.port12
reg4_data[8] <= regfile:my_regfile.port12
reg4_data[9] <= regfile:my_regfile.port12
reg4_data[10] <= regfile:my_regfile.port12
reg4_data[11] <= regfile:my_regfile.port12
reg4_data[12] <= regfile:my_regfile.port12
reg4_data[13] <= regfile:my_regfile.port12
reg4_data[14] <= regfile:my_regfile.port12
reg4_data[15] <= regfile:my_regfile.port12
reg4_data[16] <= regfile:my_regfile.port12
reg4_data[17] <= regfile:my_regfile.port12
reg4_data[18] <= regfile:my_regfile.port12
reg4_data[19] <= regfile:my_regfile.port12
reg4_data[20] <= regfile:my_regfile.port12
reg4_data[21] <= regfile:my_regfile.port12
reg4_data[22] <= regfile:my_regfile.port12
reg4_data[23] <= regfile:my_regfile.port12
reg4_data[24] <= regfile:my_regfile.port12
reg4_data[25] <= regfile:my_regfile.port12
reg4_data[26] <= regfile:my_regfile.port12
reg4_data[27] <= regfile:my_regfile.port12
reg4_data[28] <= regfile:my_regfile.port12
reg4_data[29] <= regfile:my_regfile.port12
reg4_data[30] <= regfile:my_regfile.port12
reg4_data[31] <= regfile:my_regfile.port12
reg5_data[0] <= regfile:my_regfile.port13
reg5_data[1] <= regfile:my_regfile.port13
reg5_data[2] <= regfile:my_regfile.port13
reg5_data[3] <= regfile:my_regfile.port13
reg5_data[4] <= regfile:my_regfile.port13
reg5_data[5] <= regfile:my_regfile.port13
reg5_data[6] <= regfile:my_regfile.port13
reg5_data[7] <= regfile:my_regfile.port13
reg5_data[8] <= regfile:my_regfile.port13
reg5_data[9] <= regfile:my_regfile.port13
reg5_data[10] <= regfile:my_regfile.port13
reg5_data[11] <= regfile:my_regfile.port13
reg5_data[12] <= regfile:my_regfile.port13
reg5_data[13] <= regfile:my_regfile.port13
reg5_data[14] <= regfile:my_regfile.port13
reg5_data[15] <= regfile:my_regfile.port13
reg5_data[16] <= regfile:my_regfile.port13
reg5_data[17] <= regfile:my_regfile.port13
reg5_data[18] <= regfile:my_regfile.port13
reg5_data[19] <= regfile:my_regfile.port13
reg5_data[20] <= regfile:my_regfile.port13
reg5_data[21] <= regfile:my_regfile.port13
reg5_data[22] <= regfile:my_regfile.port13
reg5_data[23] <= regfile:my_regfile.port13
reg5_data[24] <= regfile:my_regfile.port13
reg5_data[25] <= regfile:my_regfile.port13
reg5_data[26] <= regfile:my_regfile.port13
reg5_data[27] <= regfile:my_regfile.port13
reg5_data[28] <= regfile:my_regfile.port13
reg5_data[29] <= regfile:my_regfile.port13
reg5_data[30] <= regfile:my_regfile.port13
reg5_data[31] <= regfile:my_regfile.port13


|graphics|skeleton:processor|imem:my_imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lib1:auto_generated.address_a[0]
address_a[1] => altsyncram_lib1:auto_generated.address_a[1]
address_a[2] => altsyncram_lib1:auto_generated.address_a[2]
address_a[3] => altsyncram_lib1:auto_generated.address_a[3]
address_a[4] => altsyncram_lib1:auto_generated.address_a[4]
address_a[5] => altsyncram_lib1:auto_generated.address_a[5]
address_a[6] => altsyncram_lib1:auto_generated.address_a[6]
address_a[7] => altsyncram_lib1:auto_generated.address_a[7]
address_a[8] => altsyncram_lib1:auto_generated.address_a[8]
address_a[9] => altsyncram_lib1:auto_generated.address_a[9]
address_a[10] => altsyncram_lib1:auto_generated.address_a[10]
address_a[11] => altsyncram_lib1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lib1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lib1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lib1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lib1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lib1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lib1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lib1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lib1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lib1:auto_generated.q_a[7]
q_a[8] <= altsyncram_lib1:auto_generated.q_a[8]
q_a[9] <= altsyncram_lib1:auto_generated.q_a[9]
q_a[10] <= altsyncram_lib1:auto_generated.q_a[10]
q_a[11] <= altsyncram_lib1:auto_generated.q_a[11]
q_a[12] <= altsyncram_lib1:auto_generated.q_a[12]
q_a[13] <= altsyncram_lib1:auto_generated.q_a[13]
q_a[14] <= altsyncram_lib1:auto_generated.q_a[14]
q_a[15] <= altsyncram_lib1:auto_generated.q_a[15]
q_a[16] <= altsyncram_lib1:auto_generated.q_a[16]
q_a[17] <= altsyncram_lib1:auto_generated.q_a[17]
q_a[18] <= altsyncram_lib1:auto_generated.q_a[18]
q_a[19] <= altsyncram_lib1:auto_generated.q_a[19]
q_a[20] <= altsyncram_lib1:auto_generated.q_a[20]
q_a[21] <= altsyncram_lib1:auto_generated.q_a[21]
q_a[22] <= altsyncram_lib1:auto_generated.q_a[22]
q_a[23] <= altsyncram_lib1:auto_generated.q_a[23]
q_a[24] <= altsyncram_lib1:auto_generated.q_a[24]
q_a[25] <= altsyncram_lib1:auto_generated.q_a[25]
q_a[26] <= altsyncram_lib1:auto_generated.q_a[26]
q_a[27] <= altsyncram_lib1:auto_generated.q_a[27]
q_a[28] <= altsyncram_lib1:auto_generated.q_a[28]
q_a[29] <= altsyncram_lib1:auto_generated.q_a[29]
q_a[30] <= altsyncram_lib1:auto_generated.q_a[30]
q_a[31] <= altsyncram_lib1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|skeleton:processor|imem:my_imem|altsyncram:altsyncram_component|altsyncram_lib1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|graphics|skeleton:processor|dmem:my_dmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component
wren_a => altsyncram_akm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_akm1:auto_generated.data_a[0]
data_a[1] => altsyncram_akm1:auto_generated.data_a[1]
data_a[2] => altsyncram_akm1:auto_generated.data_a[2]
data_a[3] => altsyncram_akm1:auto_generated.data_a[3]
data_a[4] => altsyncram_akm1:auto_generated.data_a[4]
data_a[5] => altsyncram_akm1:auto_generated.data_a[5]
data_a[6] => altsyncram_akm1:auto_generated.data_a[6]
data_a[7] => altsyncram_akm1:auto_generated.data_a[7]
data_a[8] => altsyncram_akm1:auto_generated.data_a[8]
data_a[9] => altsyncram_akm1:auto_generated.data_a[9]
data_a[10] => altsyncram_akm1:auto_generated.data_a[10]
data_a[11] => altsyncram_akm1:auto_generated.data_a[11]
data_a[12] => altsyncram_akm1:auto_generated.data_a[12]
data_a[13] => altsyncram_akm1:auto_generated.data_a[13]
data_a[14] => altsyncram_akm1:auto_generated.data_a[14]
data_a[15] => altsyncram_akm1:auto_generated.data_a[15]
data_a[16] => altsyncram_akm1:auto_generated.data_a[16]
data_a[17] => altsyncram_akm1:auto_generated.data_a[17]
data_a[18] => altsyncram_akm1:auto_generated.data_a[18]
data_a[19] => altsyncram_akm1:auto_generated.data_a[19]
data_a[20] => altsyncram_akm1:auto_generated.data_a[20]
data_a[21] => altsyncram_akm1:auto_generated.data_a[21]
data_a[22] => altsyncram_akm1:auto_generated.data_a[22]
data_a[23] => altsyncram_akm1:auto_generated.data_a[23]
data_a[24] => altsyncram_akm1:auto_generated.data_a[24]
data_a[25] => altsyncram_akm1:auto_generated.data_a[25]
data_a[26] => altsyncram_akm1:auto_generated.data_a[26]
data_a[27] => altsyncram_akm1:auto_generated.data_a[27]
data_a[28] => altsyncram_akm1:auto_generated.data_a[28]
data_a[29] => altsyncram_akm1:auto_generated.data_a[29]
data_a[30] => altsyncram_akm1:auto_generated.data_a[30]
data_a[31] => altsyncram_akm1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_akm1:auto_generated.address_a[0]
address_a[1] => altsyncram_akm1:auto_generated.address_a[1]
address_a[2] => altsyncram_akm1:auto_generated.address_a[2]
address_a[3] => altsyncram_akm1:auto_generated.address_a[3]
address_a[4] => altsyncram_akm1:auto_generated.address_a[4]
address_a[5] => altsyncram_akm1:auto_generated.address_a[5]
address_a[6] => altsyncram_akm1:auto_generated.address_a[6]
address_a[7] => altsyncram_akm1:auto_generated.address_a[7]
address_a[8] => altsyncram_akm1:auto_generated.address_a[8]
address_a[9] => altsyncram_akm1:auto_generated.address_a[9]
address_a[10] => altsyncram_akm1:auto_generated.address_a[10]
address_a[11] => altsyncram_akm1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_akm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_akm1:auto_generated.q_a[0]
q_a[1] <= altsyncram_akm1:auto_generated.q_a[1]
q_a[2] <= altsyncram_akm1:auto_generated.q_a[2]
q_a[3] <= altsyncram_akm1:auto_generated.q_a[3]
q_a[4] <= altsyncram_akm1:auto_generated.q_a[4]
q_a[5] <= altsyncram_akm1:auto_generated.q_a[5]
q_a[6] <= altsyncram_akm1:auto_generated.q_a[6]
q_a[7] <= altsyncram_akm1:auto_generated.q_a[7]
q_a[8] <= altsyncram_akm1:auto_generated.q_a[8]
q_a[9] <= altsyncram_akm1:auto_generated.q_a[9]
q_a[10] <= altsyncram_akm1:auto_generated.q_a[10]
q_a[11] <= altsyncram_akm1:auto_generated.q_a[11]
q_a[12] <= altsyncram_akm1:auto_generated.q_a[12]
q_a[13] <= altsyncram_akm1:auto_generated.q_a[13]
q_a[14] <= altsyncram_akm1:auto_generated.q_a[14]
q_a[15] <= altsyncram_akm1:auto_generated.q_a[15]
q_a[16] <= altsyncram_akm1:auto_generated.q_a[16]
q_a[17] <= altsyncram_akm1:auto_generated.q_a[17]
q_a[18] <= altsyncram_akm1:auto_generated.q_a[18]
q_a[19] <= altsyncram_akm1:auto_generated.q_a[19]
q_a[20] <= altsyncram_akm1:auto_generated.q_a[20]
q_a[21] <= altsyncram_akm1:auto_generated.q_a[21]
q_a[22] <= altsyncram_akm1:auto_generated.q_a[22]
q_a[23] <= altsyncram_akm1:auto_generated.q_a[23]
q_a[24] <= altsyncram_akm1:auto_generated.q_a[24]
q_a[25] <= altsyncram_akm1:auto_generated.q_a[25]
q_a[26] <= altsyncram_akm1:auto_generated.q_a[26]
q_a[27] <= altsyncram_akm1:auto_generated.q_a[27]
q_a[28] <= altsyncram_akm1:auto_generated.q_a[28]
q_a[29] <= altsyncram_akm1:auto_generated.q_a[29]
q_a[30] <= altsyncram_akm1:auto_generated.q_a[30]
q_a[31] <= altsyncram_akm1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|skeleton:processor|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_akm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|graphics|skeleton:processor|regfile:my_regfile
clock => clock.IN32
ctrl_writeEnable => enableWrite1.IN1
ctrl_writeEnable => enableWrite2.IN1
ctrl_writeEnable => enableWrite3.IN1
ctrl_writeEnable => enableWrite4.IN1
ctrl_writeEnable => enableWrite5.IN1
ctrl_writeEnable => register_loop[6].enableWrite.IN1
ctrl_writeEnable => register_loop[7].enableWrite.IN1
ctrl_writeEnable => register_loop[8].enableWrite.IN1
ctrl_writeEnable => register_loop[9].enableWrite.IN1
ctrl_writeEnable => register_loop[10].enableWrite.IN1
ctrl_writeEnable => register_loop[11].enableWrite.IN1
ctrl_writeEnable => register_loop[12].enableWrite.IN1
ctrl_writeEnable => register_loop[13].enableWrite.IN1
ctrl_writeEnable => register_loop[14].enableWrite.IN1
ctrl_writeEnable => register_loop[15].enableWrite.IN1
ctrl_writeEnable => register_loop[16].enableWrite.IN1
ctrl_writeEnable => register_loop[17].enableWrite.IN1
ctrl_writeEnable => register_loop[18].enableWrite.IN1
ctrl_writeEnable => register_loop[19].enableWrite.IN1
ctrl_writeEnable => register_loop[20].enableWrite.IN1
ctrl_writeEnable => register_loop[21].enableWrite.IN1
ctrl_writeEnable => register_loop[22].enableWrite.IN1
ctrl_writeEnable => register_loop[23].enableWrite.IN1
ctrl_writeEnable => register_loop[24].enableWrite.IN1
ctrl_writeEnable => register_loop[25].enableWrite.IN1
ctrl_writeEnable => register_loop[26].enableWrite.IN1
ctrl_writeEnable => register_loop[27].enableWrite.IN1
ctrl_writeEnable => register_loop[28].enableWrite.IN1
ctrl_writeEnable => register_loop[29].enableWrite.IN1
ctrl_writeEnable => register_loop[30].enableWrite.IN1
ctrl_writeEnable => register_loop[31].enableWrite.IN1
ctrl_reset => ctrl_reset.IN32
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readRegA[0] => ctrl_readRegA[0].IN1
ctrl_readRegA[1] => ctrl_readRegA[1].IN1
ctrl_readRegA[2] => ctrl_readRegA[2].IN1
ctrl_readRegA[3] => ctrl_readRegA[3].IN1
ctrl_readRegA[4] => ctrl_readRegA[4].IN1
ctrl_readRegB[0] => ctrl_readRegB[0].IN1
ctrl_readRegB[1] => ctrl_readRegB[1].IN1
ctrl_readRegB[2] => ctrl_readRegB[2].IN1
ctrl_readRegB[3] => ctrl_readRegB[3].IN1
ctrl_readRegB[4] => ctrl_readRegB[4].IN1
data_writeReg[0] => data_writeReg[0].IN32
data_writeReg[1] => data_writeReg[1].IN32
data_writeReg[2] => data_writeReg[2].IN32
data_writeReg[3] => data_writeReg[3].IN32
data_writeReg[4] => data_writeReg[4].IN32
data_writeReg[5] => data_writeReg[5].IN32
data_writeReg[6] => data_writeReg[6].IN32
data_writeReg[7] => data_writeReg[7].IN32
data_writeReg[8] => data_writeReg[8].IN32
data_writeReg[9] => data_writeReg[9].IN32
data_writeReg[10] => data_writeReg[10].IN32
data_writeReg[11] => data_writeReg[11].IN32
data_writeReg[12] => data_writeReg[12].IN32
data_writeReg[13] => data_writeReg[13].IN32
data_writeReg[14] => data_writeReg[14].IN32
data_writeReg[15] => data_writeReg[15].IN32
data_writeReg[16] => data_writeReg[16].IN32
data_writeReg[17] => data_writeReg[17].IN32
data_writeReg[18] => data_writeReg[18].IN32
data_writeReg[19] => data_writeReg[19].IN32
data_writeReg[20] => data_writeReg[20].IN32
data_writeReg[21] => data_writeReg[21].IN32
data_writeReg[22] => data_writeReg[22].IN32
data_writeReg[23] => data_writeReg[23].IN32
data_writeReg[24] => data_writeReg[24].IN32
data_writeReg[25] => data_writeReg[25].IN32
data_writeReg[26] => data_writeReg[26].IN32
data_writeReg[27] => data_writeReg[27].IN32
data_writeReg[28] => data_writeReg[28].IN32
data_writeReg[29] => data_writeReg[29].IN32
data_writeReg[30] => data_writeReg[30].IN32
data_writeReg[31] => data_writeReg[31].IN32
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[0] <= reg1_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[1] <= reg1_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[2] <= reg1_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[3] <= reg1_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[4] <= reg1_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[5] <= reg1_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[6] <= reg1_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[7] <= reg1_data[7].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[8] <= reg1_data[8].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[9] <= reg1_data[9].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[10] <= reg1_data[10].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[11] <= reg1_data[11].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[12] <= reg1_data[12].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[13] <= reg1_data[13].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[14] <= reg1_data[14].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[15] <= reg1_data[15].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[16] <= reg1_data[16].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[17] <= reg1_data[17].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[18] <= reg1_data[18].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[19] <= reg1_data[19].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[20] <= reg1_data[20].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[21] <= reg1_data[21].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[22] <= reg1_data[22].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[23] <= reg1_data[23].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[24] <= reg1_data[24].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[25] <= reg1_data[25].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[26] <= reg1_data[26].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[27] <= reg1_data[27].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[28] <= reg1_data[28].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[29] <= reg1_data[29].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[30] <= reg1_data[30].DB_MAX_OUTPUT_PORT_TYPE
reg1_data[31] <= reg1_data[31].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[0] <= reg2_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[1] <= reg2_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[2] <= reg2_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[3] <= reg2_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[4] <= reg2_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[5] <= reg2_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[6] <= reg2_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[7] <= reg2_data[7].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[8] <= reg2_data[8].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[9] <= reg2_data[9].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[10] <= reg2_data[10].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[11] <= reg2_data[11].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[12] <= reg2_data[12].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[13] <= reg2_data[13].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[14] <= reg2_data[14].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[15] <= reg2_data[15].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[16] <= reg2_data[16].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[17] <= reg2_data[17].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[18] <= reg2_data[18].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[19] <= reg2_data[19].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[20] <= reg2_data[20].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[21] <= reg2_data[21].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[22] <= reg2_data[22].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[23] <= reg2_data[23].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[24] <= reg2_data[24].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[25] <= reg2_data[25].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[26] <= reg2_data[26].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[27] <= reg2_data[27].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[28] <= reg2_data[28].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[29] <= reg2_data[29].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[30] <= reg2_data[30].DB_MAX_OUTPUT_PORT_TYPE
reg2_data[31] <= reg2_data[31].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[0] <= reg3_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[1] <= reg3_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[2] <= reg3_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[3] <= reg3_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[4] <= reg3_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[5] <= reg3_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[6] <= reg3_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[7] <= reg3_data[7].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[8] <= reg3_data[8].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[9] <= reg3_data[9].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[10] <= reg3_data[10].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[11] <= reg3_data[11].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[12] <= reg3_data[12].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[13] <= reg3_data[13].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[14] <= reg3_data[14].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[15] <= reg3_data[15].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[16] <= reg3_data[16].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[17] <= reg3_data[17].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[18] <= reg3_data[18].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[19] <= reg3_data[19].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[20] <= reg3_data[20].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[21] <= reg3_data[21].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[22] <= reg3_data[22].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[23] <= reg3_data[23].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[24] <= reg3_data[24].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[25] <= reg3_data[25].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[26] <= reg3_data[26].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[27] <= reg3_data[27].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[28] <= reg3_data[28].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[29] <= reg3_data[29].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[30] <= reg3_data[30].DB_MAX_OUTPUT_PORT_TYPE
reg3_data[31] <= reg3_data[31].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[0] <= reg4_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[1] <= reg4_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[2] <= reg4_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[3] <= reg4_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[4] <= reg4_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[5] <= reg4_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[6] <= reg4_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[7] <= reg4_data[7].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[8] <= reg4_data[8].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[9] <= reg4_data[9].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[10] <= reg4_data[10].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[11] <= reg4_data[11].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[12] <= reg4_data[12].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[13] <= reg4_data[13].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[14] <= reg4_data[14].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[15] <= reg4_data[15].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[16] <= reg4_data[16].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[17] <= reg4_data[17].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[18] <= reg4_data[18].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[19] <= reg4_data[19].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[20] <= reg4_data[20].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[21] <= reg4_data[21].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[22] <= reg4_data[22].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[23] <= reg4_data[23].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[24] <= reg4_data[24].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[25] <= reg4_data[25].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[26] <= reg4_data[26].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[27] <= reg4_data[27].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[28] <= reg4_data[28].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[29] <= reg4_data[29].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[30] <= reg4_data[30].DB_MAX_OUTPUT_PORT_TYPE
reg4_data[31] <= reg4_data[31].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[0] <= reg5_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[1] <= reg5_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[2] <= reg5_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[3] <= reg5_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[4] <= reg5_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[5] <= reg5_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[6] <= reg5_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[7] <= reg5_data[7].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[8] <= reg5_data[8].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[9] <= reg5_data[9].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[10] <= reg5_data[10].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[11] <= reg5_data[11].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[12] <= reg5_data[12].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[13] <= reg5_data[13].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[14] <= reg5_data[14].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[15] <= reg5_data[15].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[16] <= reg5_data[16].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[17] <= reg5_data[17].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[18] <= reg5_data[18].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[19] <= reg5_data[19].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[20] <= reg5_data[20].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[21] <= reg5_data[21].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[22] <= reg5_data[22].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[23] <= reg5_data[23].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[24] <= reg5_data[24].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[25] <= reg5_data[25].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[26] <= reg5_data[26].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[27] <= reg5_data[27].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[28] <= reg5_data[28].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[29] <= reg5_data[29].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[30] <= reg5_data[30].DB_MAX_OUTPUT_PORT_TYPE
reg5_data[31] <= reg5_data[31].DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|regfile:my_regfile|decoder:decode_readA
i[0] => and1.IN0
i[0] => and3.IN0
i[0] => and5.IN0
i[0] => and7.IN0
i[0] => and9.IN0
i[0] => and11.IN0
i[0] => and13.IN0
i[0] => and15.IN0
i[0] => and17.IN0
i[0] => and19.IN0
i[0] => and21.IN0
i[0] => and23.IN0
i[0] => and25.IN0
i[0] => and27.IN0
i[0] => and29.IN0
i[0] => and31.IN0
i[0] => and0.IN0
i[0] => and2.IN0
i[0] => and4.IN0
i[0] => and6.IN0
i[0] => and8.IN0
i[0] => and10.IN0
i[0] => and12.IN0
i[0] => and14.IN0
i[0] => and16.IN0
i[0] => and18.IN0
i[0] => and20.IN0
i[0] => and22.IN0
i[0] => and24.IN0
i[0] => and26.IN0
i[0] => and28.IN0
i[0] => and30.IN0
i[1] => and2.IN1
i[1] => and3.IN1
i[1] => and6.IN1
i[1] => and7.IN1
i[1] => and10.IN1
i[1] => and11.IN1
i[1] => and14.IN1
i[1] => and15.IN1
i[1] => and18.IN1
i[1] => and19.IN1
i[1] => and22.IN1
i[1] => and23.IN1
i[1] => and26.IN1
i[1] => and27.IN1
i[1] => and30.IN1
i[1] => and31.IN1
i[1] => and0.IN1
i[1] => and1.IN1
i[1] => and4.IN1
i[1] => and5.IN1
i[1] => and8.IN1
i[1] => and9.IN1
i[1] => and12.IN1
i[1] => and13.IN1
i[1] => and16.IN1
i[1] => and17.IN1
i[1] => and20.IN1
i[1] => and21.IN1
i[1] => and24.IN1
i[1] => and25.IN1
i[1] => and28.IN1
i[1] => and29.IN1
i[2] => and4.IN2
i[2] => and5.IN2
i[2] => and6.IN2
i[2] => and7.IN2
i[2] => and12.IN2
i[2] => and13.IN2
i[2] => and14.IN2
i[2] => and15.IN2
i[2] => and20.IN2
i[2] => and21.IN2
i[2] => and22.IN2
i[2] => and23.IN2
i[2] => and28.IN2
i[2] => and29.IN2
i[2] => and30.IN2
i[2] => and31.IN2
i[2] => and0.IN2
i[2] => and1.IN2
i[2] => and2.IN2
i[2] => and3.IN2
i[2] => and8.IN2
i[2] => and9.IN2
i[2] => and10.IN2
i[2] => and11.IN2
i[2] => and16.IN2
i[2] => and17.IN2
i[2] => and18.IN2
i[2] => and19.IN2
i[2] => and24.IN2
i[2] => and25.IN2
i[2] => and26.IN2
i[2] => and27.IN2
i[3] => and8.IN3
i[3] => and9.IN3
i[3] => and10.IN3
i[3] => and11.IN3
i[3] => and12.IN3
i[3] => and13.IN3
i[3] => and14.IN3
i[3] => and15.IN3
i[3] => and24.IN3
i[3] => and25.IN3
i[3] => and26.IN3
i[3] => and27.IN3
i[3] => and28.IN3
i[3] => and29.IN3
i[3] => and30.IN3
i[3] => and31.IN3
i[3] => and0.IN3
i[3] => and1.IN3
i[3] => and2.IN3
i[3] => and3.IN3
i[3] => and4.IN3
i[3] => and5.IN3
i[3] => and6.IN3
i[3] => and7.IN3
i[3] => and16.IN3
i[3] => and17.IN3
i[3] => and18.IN3
i[3] => and19.IN3
i[3] => and20.IN3
i[3] => and21.IN3
i[3] => and22.IN3
i[3] => and23.IN3
i[4] => and16.IN4
i[4] => and17.IN4
i[4] => and18.IN4
i[4] => and19.IN4
i[4] => and20.IN4
i[4] => and21.IN4
i[4] => and22.IN4
i[4] => and23.IN4
i[4] => and24.IN4
i[4] => and25.IN4
i[4] => and26.IN4
i[4] => and27.IN4
i[4] => and28.IN4
i[4] => and29.IN4
i[4] => and30.IN4
i[4] => and31.IN4
i[4] => and0.IN4
i[4] => and1.IN4
i[4] => and2.IN4
i[4] => and3.IN4
i[4] => and4.IN4
i[4] => and5.IN4
i[4] => and6.IN4
i[4] => and7.IN4
i[4] => and8.IN4
i[4] => and9.IN4
i[4] => and10.IN4
i[4] => and11.IN4
i[4] => and12.IN4
i[4] => and13.IN4
i[4] => and14.IN4
i[4] => and15.IN4
enable_me[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
enable_me[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
enable_me[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
enable_me[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
enable_me[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
enable_me[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
enable_me[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
enable_me[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
enable_me[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
enable_me[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
enable_me[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
enable_me[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
enable_me[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
enable_me[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
enable_me[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
enable_me[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
enable_me[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
enable_me[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
enable_me[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
enable_me[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
enable_me[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
enable_me[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
enable_me[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
enable_me[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
enable_me[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
enable_me[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
enable_me[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
enable_me[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
enable_me[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
enable_me[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
enable_me[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
enable_me[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|regfile:my_regfile|decoder:decode_readB
i[0] => and1.IN0
i[0] => and3.IN0
i[0] => and5.IN0
i[0] => and7.IN0
i[0] => and9.IN0
i[0] => and11.IN0
i[0] => and13.IN0
i[0] => and15.IN0
i[0] => and17.IN0
i[0] => and19.IN0
i[0] => and21.IN0
i[0] => and23.IN0
i[0] => and25.IN0
i[0] => and27.IN0
i[0] => and29.IN0
i[0] => and31.IN0
i[0] => and0.IN0
i[0] => and2.IN0
i[0] => and4.IN0
i[0] => and6.IN0
i[0] => and8.IN0
i[0] => and10.IN0
i[0] => and12.IN0
i[0] => and14.IN0
i[0] => and16.IN0
i[0] => and18.IN0
i[0] => and20.IN0
i[0] => and22.IN0
i[0] => and24.IN0
i[0] => and26.IN0
i[0] => and28.IN0
i[0] => and30.IN0
i[1] => and2.IN1
i[1] => and3.IN1
i[1] => and6.IN1
i[1] => and7.IN1
i[1] => and10.IN1
i[1] => and11.IN1
i[1] => and14.IN1
i[1] => and15.IN1
i[1] => and18.IN1
i[1] => and19.IN1
i[1] => and22.IN1
i[1] => and23.IN1
i[1] => and26.IN1
i[1] => and27.IN1
i[1] => and30.IN1
i[1] => and31.IN1
i[1] => and0.IN1
i[1] => and1.IN1
i[1] => and4.IN1
i[1] => and5.IN1
i[1] => and8.IN1
i[1] => and9.IN1
i[1] => and12.IN1
i[1] => and13.IN1
i[1] => and16.IN1
i[1] => and17.IN1
i[1] => and20.IN1
i[1] => and21.IN1
i[1] => and24.IN1
i[1] => and25.IN1
i[1] => and28.IN1
i[1] => and29.IN1
i[2] => and4.IN2
i[2] => and5.IN2
i[2] => and6.IN2
i[2] => and7.IN2
i[2] => and12.IN2
i[2] => and13.IN2
i[2] => and14.IN2
i[2] => and15.IN2
i[2] => and20.IN2
i[2] => and21.IN2
i[2] => and22.IN2
i[2] => and23.IN2
i[2] => and28.IN2
i[2] => and29.IN2
i[2] => and30.IN2
i[2] => and31.IN2
i[2] => and0.IN2
i[2] => and1.IN2
i[2] => and2.IN2
i[2] => and3.IN2
i[2] => and8.IN2
i[2] => and9.IN2
i[2] => and10.IN2
i[2] => and11.IN2
i[2] => and16.IN2
i[2] => and17.IN2
i[2] => and18.IN2
i[2] => and19.IN2
i[2] => and24.IN2
i[2] => and25.IN2
i[2] => and26.IN2
i[2] => and27.IN2
i[3] => and8.IN3
i[3] => and9.IN3
i[3] => and10.IN3
i[3] => and11.IN3
i[3] => and12.IN3
i[3] => and13.IN3
i[3] => and14.IN3
i[3] => and15.IN3
i[3] => and24.IN3
i[3] => and25.IN3
i[3] => and26.IN3
i[3] => and27.IN3
i[3] => and28.IN3
i[3] => and29.IN3
i[3] => and30.IN3
i[3] => and31.IN3
i[3] => and0.IN3
i[3] => and1.IN3
i[3] => and2.IN3
i[3] => and3.IN3
i[3] => and4.IN3
i[3] => and5.IN3
i[3] => and6.IN3
i[3] => and7.IN3
i[3] => and16.IN3
i[3] => and17.IN3
i[3] => and18.IN3
i[3] => and19.IN3
i[3] => and20.IN3
i[3] => and21.IN3
i[3] => and22.IN3
i[3] => and23.IN3
i[4] => and16.IN4
i[4] => and17.IN4
i[4] => and18.IN4
i[4] => and19.IN4
i[4] => and20.IN4
i[4] => and21.IN4
i[4] => and22.IN4
i[4] => and23.IN4
i[4] => and24.IN4
i[4] => and25.IN4
i[4] => and26.IN4
i[4] => and27.IN4
i[4] => and28.IN4
i[4] => and29.IN4
i[4] => and30.IN4
i[4] => and31.IN4
i[4] => and0.IN4
i[4] => and1.IN4
i[4] => and2.IN4
i[4] => and3.IN4
i[4] => and4.IN4
i[4] => and5.IN4
i[4] => and6.IN4
i[4] => and7.IN4
i[4] => and8.IN4
i[4] => and9.IN4
i[4] => and10.IN4
i[4] => and11.IN4
i[4] => and12.IN4
i[4] => and13.IN4
i[4] => and14.IN4
i[4] => and15.IN4
enable_me[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
enable_me[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
enable_me[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
enable_me[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
enable_me[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
enable_me[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
enable_me[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
enable_me[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
enable_me[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
enable_me[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
enable_me[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
enable_me[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
enable_me[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
enable_me[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
enable_me[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
enable_me[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
enable_me[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
enable_me[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
enable_me[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
enable_me[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
enable_me[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
enable_me[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
enable_me[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
enable_me[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
enable_me[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
enable_me[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
enable_me[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
enable_me[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
enable_me[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
enable_me[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
enable_me[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
enable_me[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|regfile:my_regfile|decoder:decode_writeReg
i[0] => and1.IN0
i[0] => and3.IN0
i[0] => and5.IN0
i[0] => and7.IN0
i[0] => and9.IN0
i[0] => and11.IN0
i[0] => and13.IN0
i[0] => and15.IN0
i[0] => and17.IN0
i[0] => and19.IN0
i[0] => and21.IN0
i[0] => and23.IN0
i[0] => and25.IN0
i[0] => and27.IN0
i[0] => and29.IN0
i[0] => and31.IN0
i[0] => and0.IN0
i[0] => and2.IN0
i[0] => and4.IN0
i[0] => and6.IN0
i[0] => and8.IN0
i[0] => and10.IN0
i[0] => and12.IN0
i[0] => and14.IN0
i[0] => and16.IN0
i[0] => and18.IN0
i[0] => and20.IN0
i[0] => and22.IN0
i[0] => and24.IN0
i[0] => and26.IN0
i[0] => and28.IN0
i[0] => and30.IN0
i[1] => and2.IN1
i[1] => and3.IN1
i[1] => and6.IN1
i[1] => and7.IN1
i[1] => and10.IN1
i[1] => and11.IN1
i[1] => and14.IN1
i[1] => and15.IN1
i[1] => and18.IN1
i[1] => and19.IN1
i[1] => and22.IN1
i[1] => and23.IN1
i[1] => and26.IN1
i[1] => and27.IN1
i[1] => and30.IN1
i[1] => and31.IN1
i[1] => and0.IN1
i[1] => and1.IN1
i[1] => and4.IN1
i[1] => and5.IN1
i[1] => and8.IN1
i[1] => and9.IN1
i[1] => and12.IN1
i[1] => and13.IN1
i[1] => and16.IN1
i[1] => and17.IN1
i[1] => and20.IN1
i[1] => and21.IN1
i[1] => and24.IN1
i[1] => and25.IN1
i[1] => and28.IN1
i[1] => and29.IN1
i[2] => and4.IN2
i[2] => and5.IN2
i[2] => and6.IN2
i[2] => and7.IN2
i[2] => and12.IN2
i[2] => and13.IN2
i[2] => and14.IN2
i[2] => and15.IN2
i[2] => and20.IN2
i[2] => and21.IN2
i[2] => and22.IN2
i[2] => and23.IN2
i[2] => and28.IN2
i[2] => and29.IN2
i[2] => and30.IN2
i[2] => and31.IN2
i[2] => and0.IN2
i[2] => and1.IN2
i[2] => and2.IN2
i[2] => and3.IN2
i[2] => and8.IN2
i[2] => and9.IN2
i[2] => and10.IN2
i[2] => and11.IN2
i[2] => and16.IN2
i[2] => and17.IN2
i[2] => and18.IN2
i[2] => and19.IN2
i[2] => and24.IN2
i[2] => and25.IN2
i[2] => and26.IN2
i[2] => and27.IN2
i[3] => and8.IN3
i[3] => and9.IN3
i[3] => and10.IN3
i[3] => and11.IN3
i[3] => and12.IN3
i[3] => and13.IN3
i[3] => and14.IN3
i[3] => and15.IN3
i[3] => and24.IN3
i[3] => and25.IN3
i[3] => and26.IN3
i[3] => and27.IN3
i[3] => and28.IN3
i[3] => and29.IN3
i[3] => and30.IN3
i[3] => and31.IN3
i[3] => and0.IN3
i[3] => and1.IN3
i[3] => and2.IN3
i[3] => and3.IN3
i[3] => and4.IN3
i[3] => and5.IN3
i[3] => and6.IN3
i[3] => and7.IN3
i[3] => and16.IN3
i[3] => and17.IN3
i[3] => and18.IN3
i[3] => and19.IN3
i[3] => and20.IN3
i[3] => and21.IN3
i[3] => and22.IN3
i[3] => and23.IN3
i[4] => and16.IN4
i[4] => and17.IN4
i[4] => and18.IN4
i[4] => and19.IN4
i[4] => and20.IN4
i[4] => and21.IN4
i[4] => and22.IN4
i[4] => and23.IN4
i[4] => and24.IN4
i[4] => and25.IN4
i[4] => and26.IN4
i[4] => and27.IN4
i[4] => and28.IN4
i[4] => and29.IN4
i[4] => and30.IN4
i[4] => and31.IN4
i[4] => and0.IN4
i[4] => and1.IN4
i[4] => and2.IN4
i[4] => and3.IN4
i[4] => and4.IN4
i[4] => and5.IN4
i[4] => and6.IN4
i[4] => and7.IN4
i[4] => and8.IN4
i[4] => and9.IN4
i[4] => and10.IN4
i[4] => and11.IN4
i[4] => and12.IN4
i[4] => and13.IN4
i[4] => and14.IN4
i[4] => and15.IN4
enable_me[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
enable_me[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
enable_me[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
enable_me[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
enable_me[4] <= and4.DB_MAX_OUTPUT_PORT_TYPE
enable_me[5] <= and5.DB_MAX_OUTPUT_PORT_TYPE
enable_me[6] <= and6.DB_MAX_OUTPUT_PORT_TYPE
enable_me[7] <= and7.DB_MAX_OUTPUT_PORT_TYPE
enable_me[8] <= and8.DB_MAX_OUTPUT_PORT_TYPE
enable_me[9] <= and9.DB_MAX_OUTPUT_PORT_TYPE
enable_me[10] <= and10.DB_MAX_OUTPUT_PORT_TYPE
enable_me[11] <= and11.DB_MAX_OUTPUT_PORT_TYPE
enable_me[12] <= and12.DB_MAX_OUTPUT_PORT_TYPE
enable_me[13] <= and13.DB_MAX_OUTPUT_PORT_TYPE
enable_me[14] <= and14.DB_MAX_OUTPUT_PORT_TYPE
enable_me[15] <= and15.DB_MAX_OUTPUT_PORT_TYPE
enable_me[16] <= and16.DB_MAX_OUTPUT_PORT_TYPE
enable_me[17] <= and17.DB_MAX_OUTPUT_PORT_TYPE
enable_me[18] <= and18.DB_MAX_OUTPUT_PORT_TYPE
enable_me[19] <= and19.DB_MAX_OUTPUT_PORT_TYPE
enable_me[20] <= and20.DB_MAX_OUTPUT_PORT_TYPE
enable_me[21] <= and21.DB_MAX_OUTPUT_PORT_TYPE
enable_me[22] <= and22.DB_MAX_OUTPUT_PORT_TYPE
enable_me[23] <= and23.DB_MAX_OUTPUT_PORT_TYPE
enable_me[24] <= and24.DB_MAX_OUTPUT_PORT_TYPE
enable_me[25] <= and25.DB_MAX_OUTPUT_PORT_TYPE
enable_me[26] <= and26.DB_MAX_OUTPUT_PORT_TYPE
enable_me[27] <= and27.DB_MAX_OUTPUT_PORT_TYPE
enable_me[28] <= and28.DB_MAX_OUTPUT_PORT_TYPE
enable_me[29] <= and29.DB_MAX_OUTPUT_PORT_TYPE
enable_me[30] <= and30.DB_MAX_OUTPUT_PORT_TYPE
enable_me[31] <= and31.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|regfile:my_regfile|register:reg0
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg0|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triA0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triB0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:reg1
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg1|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triA01
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triB01
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:reg2
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg2|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triA02
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triB02
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:reg3
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg3|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triA03
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triB03
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:reg4
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg4|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triA04
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triB04
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triA05
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:my_triB05
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[6].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[6].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[6].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[7].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[7].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[7].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[8].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[8].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[8].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[9].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[9].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[9].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[10].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[10].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[10].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[11].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[11].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[11].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[12].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[12].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[12].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[13].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[13].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[13].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[14].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[14].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[14].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[15].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[15].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[15].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[16].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[16].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[16].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[17].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[17].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[17].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[18].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[18].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[18].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[19].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[19].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[19].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[20].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[20].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[20].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[21].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[21].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[21].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[22].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[22].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[22].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[23].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[23].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[23].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[24].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[24].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[24].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[25].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[25].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[25].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[26].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[26].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[26].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[27].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[27].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[27].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[28].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[28].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[28].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[29].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[29].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[29].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[30].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[30].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[30].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|register:register_loop[31].reg5|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[31].my_triA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|regfile:my_regfile|mytri32:register_loop[31].my_triB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor
clock => clock.IN6
reset => reset.IN3
address_imem[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[0] => q_imem[0].IN1
q_imem[1] => q_imem[1].IN1
q_imem[2] => q_imem[2].IN1
q_imem[3] => q_imem[3].IN1
q_imem[4] => q_imem[4].IN1
q_imem[5] => q_imem[5].IN1
q_imem[6] => q_imem[6].IN1
q_imem[7] => q_imem[7].IN1
q_imem[8] => q_imem[8].IN1
q_imem[9] => q_imem[9].IN1
q_imem[10] => q_imem[10].IN1
q_imem[11] => q_imem[11].IN1
q_imem[12] => q_imem[12].IN1
q_imem[13] => q_imem[13].IN1
q_imem[14] => q_imem[14].IN1
q_imem[15] => q_imem[15].IN1
q_imem[16] => q_imem[16].IN1
q_imem[17] => q_imem[17].IN1
q_imem[18] => q_imem[18].IN1
q_imem[19] => q_imem[19].IN1
q_imem[20] => q_imem[20].IN1
q_imem[21] => q_imem[21].IN1
q_imem[22] => q_imem[22].IN1
q_imem[23] => q_imem[23].IN1
q_imem[24] => q_imem[24].IN1
q_imem[25] => q_imem[25].IN1
q_imem[26] => q_imem[26].IN1
q_imem[27] => q_imem[27].IN2
q_imem[28] => q_imem[28].IN2
q_imem[29] => q_imem[29].IN2
q_imem[30] => q_imem[30].IN2
q_imem[31] => q_imem[31].IN2
address_dmem[0] <= mem_dest[0].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[1] <= mem_dest[1].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[2] <= mem_dest[2].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[3] <= mem_dest[3].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[4] <= mem_dest[4].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[5] <= mem_dest[5].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[6] <= mem_dest[6].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[7] <= mem_dest[7].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[8] <= mem_dest[8].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[9] <= mem_dest[9].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[10] <= mem_dest[10].DB_MAX_OUTPUT_PORT_TYPE
address_dmem[11] <= mem_dest[11].DB_MAX_OUTPUT_PORT_TYPE
data[0] <= mux21:muxD.out
data[1] <= mux21:muxD.out
data[2] <= mux21:muxD.out
data[3] <= mux21:muxD.out
data[4] <= mux21:muxD.out
data[5] <= mux21:muxD.out
data[6] <= mux21:muxD.out
data[7] <= mux21:muxD.out
data[8] <= mux21:muxD.out
data[9] <= mux21:muxD.out
data[10] <= mux21:muxD.out
data[11] <= mux21:muxD.out
data[12] <= mux21:muxD.out
data[13] <= mux21:muxD.out
data[14] <= mux21:muxD.out
data[15] <= mux21:muxD.out
data[16] <= mux21:muxD.out
data[17] <= mux21:muxD.out
data[18] <= mux21:muxD.out
data[19] <= mux21:muxD.out
data[20] <= mux21:muxD.out
data[21] <= mux21:muxD.out
data[22] <= mux21:muxD.out
data[23] <= mux21:muxD.out
data[24] <= mux21:muxD.out
data[25] <= mux21:muxD.out
data[26] <= mux21:muxD.out
data[27] <= mux21:muxD.out
data[28] <= mux21:muxD.out
data[29] <= mux21:muxD.out
data[30] <= mux21:muxD.out
data[31] <= mux21:muxD.out
wren <= wren.DB_MAX_OUTPUT_PORT_TYPE
q_dmem[0] => q_dmem[0].IN1
q_dmem[1] => q_dmem[1].IN1
q_dmem[2] => q_dmem[2].IN1
q_dmem[3] => q_dmem[3].IN1
q_dmem[4] => q_dmem[4].IN1
q_dmem[5] => q_dmem[5].IN1
q_dmem[6] => q_dmem[6].IN1
q_dmem[7] => q_dmem[7].IN1
q_dmem[8] => q_dmem[8].IN1
q_dmem[9] => q_dmem[9].IN1
q_dmem[10] => q_dmem[10].IN1
q_dmem[11] => q_dmem[11].IN1
q_dmem[12] => q_dmem[12].IN1
q_dmem[13] => q_dmem[13].IN1
q_dmem[14] => q_dmem[14].IN1
q_dmem[15] => q_dmem[15].IN1
q_dmem[16] => q_dmem[16].IN1
q_dmem[17] => q_dmem[17].IN1
q_dmem[18] => q_dmem[18].IN1
q_dmem[19] => q_dmem[19].IN1
q_dmem[20] => q_dmem[20].IN1
q_dmem[21] => q_dmem[21].IN1
q_dmem[22] => q_dmem[22].IN1
q_dmem[23] => q_dmem[23].IN1
q_dmem[24] => q_dmem[24].IN1
q_dmem[25] => q_dmem[25].IN1
q_dmem[26] => q_dmem[26].IN1
q_dmem[27] => q_dmem[27].IN1
q_dmem[28] => q_dmem[28].IN1
q_dmem[29] => q_dmem[29].IN1
q_dmem[30] => q_dmem[30].IN1
q_dmem[31] => q_dmem[31].IN1
ctrl_writeEnable <= ctrl_writeEnable.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] <= MW_control:mw_ctrl.rd
ctrl_writeReg[1] <= MW_control:mw_ctrl.rd
ctrl_writeReg[2] <= MW_control:mw_ctrl.rd
ctrl_writeReg[3] <= MW_control:mw_ctrl.rd
ctrl_writeReg[4] <= MW_control:mw_ctrl.rd
ctrl_readRegA[0] <= ctrl_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= data_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg[5].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg[6].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg[7].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg[8].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg[9].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg[10].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg[11].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg[12].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg[13].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg[14].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg[15].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg[16].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg[17].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg[18].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg[19].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg[20].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg[21].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg[22].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg[23].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg[24].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg[25].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg[26].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg[27].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg[28].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg[29].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg[30].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] => data_readRegA[0].IN1
data_readRegA[1] => data_readRegA[1].IN1
data_readRegA[2] => data_readRegA[2].IN1
data_readRegA[3] => data_readRegA[3].IN1
data_readRegA[4] => data_readRegA[4].IN1
data_readRegA[5] => data_readRegA[5].IN1
data_readRegA[6] => data_readRegA[6].IN1
data_readRegA[7] => data_readRegA[7].IN1
data_readRegA[8] => data_readRegA[8].IN1
data_readRegA[9] => data_readRegA[9].IN1
data_readRegA[10] => data_readRegA[10].IN1
data_readRegA[11] => data_readRegA[11].IN1
data_readRegA[12] => data_readRegA[12].IN1
data_readRegA[13] => data_readRegA[13].IN1
data_readRegA[14] => data_readRegA[14].IN1
data_readRegA[15] => data_readRegA[15].IN1
data_readRegA[16] => data_readRegA[16].IN1
data_readRegA[17] => data_readRegA[17].IN1
data_readRegA[18] => data_readRegA[18].IN1
data_readRegA[19] => data_readRegA[19].IN1
data_readRegA[20] => data_readRegA[20].IN1
data_readRegA[21] => data_readRegA[21].IN1
data_readRegA[22] => data_readRegA[22].IN1
data_readRegA[23] => data_readRegA[23].IN1
data_readRegA[24] => data_readRegA[24].IN1
data_readRegA[25] => data_readRegA[25].IN1
data_readRegA[26] => data_readRegA[26].IN1
data_readRegA[27] => data_readRegA[27].IN1
data_readRegA[28] => data_readRegA[28].IN1
data_readRegA[29] => data_readRegA[29].IN1
data_readRegA[30] => data_readRegA[30].IN1
data_readRegA[31] => data_readRegA[31].IN1
data_readRegB[0] => data_readRegB[0].IN1
data_readRegB[1] => data_readRegB[1].IN1
data_readRegB[2] => data_readRegB[2].IN1
data_readRegB[3] => data_readRegB[3].IN1
data_readRegB[4] => data_readRegB[4].IN1
data_readRegB[5] => data_readRegB[5].IN1
data_readRegB[6] => data_readRegB[6].IN1
data_readRegB[7] => data_readRegB[7].IN1
data_readRegB[8] => data_readRegB[8].IN1
data_readRegB[9] => data_readRegB[9].IN1
data_readRegB[10] => data_readRegB[10].IN1
data_readRegB[11] => data_readRegB[11].IN1
data_readRegB[12] => data_readRegB[12].IN1
data_readRegB[13] => data_readRegB[13].IN1
data_readRegB[14] => data_readRegB[14].IN1
data_readRegB[15] => data_readRegB[15].IN1
data_readRegB[16] => data_readRegB[16].IN1
data_readRegB[17] => data_readRegB[17].IN1
data_readRegB[18] => data_readRegB[18].IN1
data_readRegB[19] => data_readRegB[19].IN1
data_readRegB[20] => data_readRegB[20].IN1
data_readRegB[21] => data_readRegB[21].IN1
data_readRegB[22] => data_readRegB[22].IN1
data_readRegB[23] => data_readRegB[23].IN1
data_readRegB[24] => data_readRegB[24].IN1
data_readRegB[25] => data_readRegB[25].IN1
data_readRegB[26] => data_readRegB[26].IN1
data_readRegB[27] => data_readRegB[27].IN1
data_readRegB[28] => data_readRegB[28].IN1
data_readRegB[29] => data_readRegB[29].IN1
data_readRegB[30] => data_readRegB[30].IN1
data_readRegB[31] => data_readRegB[31].IN1
score_player1[0] => score1[0].DATAB
score_player1[1] => score1[1].DATAB
score_player1[2] => score1[2].DATAB
score_player1[3] => score1[3].DATAB
score_player1[4] => score1[4].DATAB
score_player1[5] => score1[5].DATAB
score_player1[6] => score1[6].DATAB
score_player1[7] => score1[7].DATAB
score_player1[8] => score1[8].DATAB
score_player1[9] => score1[9].DATAB
score_player1[10] => score1[10].DATAB
score_player1[11] => score1[11].DATAB
score_player1[12] => score1[12].DATAB
score_player1[13] => score1[13].DATAB
score_player1[14] => score1[14].DATAB
score_player1[15] => score1[15].DATAB
score_player1[16] => score1[16].DATAB
score_player1[17] => score1[17].DATAB
score_player1[18] => score1[18].DATAB
score_player1[19] => score1[19].DATAB
score_player1[20] => score1[20].DATAB
score_player1[21] => score1[21].DATAB
score_player1[22] => score1[22].DATAB
score_player1[23] => score1[23].DATAB
score_player1[24] => score1[24].DATAB
score_player1[25] => score1[25].DATAB
score_player1[26] => score1[26].DATAB
score_player1[27] => score1[27].DATAB
score_player1[28] => score1[28].DATAB
score_player1[29] => score1[29].DATAB
score_player1[30] => score1[30].DATAB
score_player1[31] => score1[31].DATAB
score_player2[0] => score1[0].DATAA
score_player2[1] => score1[1].DATAA
score_player2[2] => score1[2].DATAA
score_player2[3] => score1[3].DATAA
score_player2[4] => score1[4].DATAA
score_player2[5] => score1[5].DATAA
score_player2[6] => score1[6].DATAA
score_player2[7] => score1[7].DATAA
score_player2[8] => score1[8].DATAA
score_player2[9] => score1[9].DATAA
score_player2[10] => score1[10].DATAA
score_player2[11] => score1[11].DATAA
score_player2[12] => score1[12].DATAA
score_player2[13] => score1[13].DATAA
score_player2[14] => score1[14].DATAA
score_player2[15] => score1[15].DATAA
score_player2[16] => score1[16].DATAA
score_player2[17] => score1[17].DATAA
score_player2[18] => score1[18].DATAA
score_player2[19] => score1[19].DATAA
score_player2[20] => score1[20].DATAA
score_player2[21] => score1[21].DATAA
score_player2[22] => score1[22].DATAA
score_player2[23] => score1[23].DATAA
score_player2[24] => score1[24].DATAA
score_player2[25] => score1[25].DATAA
score_player2[26] => score1[26].DATAA
score_player2[27] => score1[27].DATAA
score_player2[28] => score1[28].DATAA
score_player2[29] => score1[29].DATAA
score_player2[30] => score1[30].DATAA
score_player2[31] => score1[31].DATAA
score_player3[0] => score2[0].DATAB
score_player3[1] => score2[1].DATAB
score_player3[2] => score2[2].DATAB
score_player3[3] => score2[3].DATAB
score_player3[4] => score2[4].DATAB
score_player3[5] => score2[5].DATAB
score_player3[6] => score2[6].DATAB
score_player3[7] => score2[7].DATAB
score_player3[8] => score2[8].DATAB
score_player3[9] => score2[9].DATAB
score_player3[10] => score2[10].DATAB
score_player3[11] => score2[11].DATAB
score_player3[12] => score2[12].DATAB
score_player3[13] => score2[13].DATAB
score_player3[14] => score2[14].DATAB
score_player3[15] => score2[15].DATAB
score_player3[16] => score2[16].DATAB
score_player3[17] => score2[17].DATAB
score_player3[18] => score2[18].DATAB
score_player3[19] => score2[19].DATAB
score_player3[20] => score2[20].DATAB
score_player3[21] => score2[21].DATAB
score_player3[22] => score2[22].DATAB
score_player3[23] => score2[23].DATAB
score_player3[24] => score2[24].DATAB
score_player3[25] => score2[25].DATAB
score_player3[26] => score2[26].DATAB
score_player3[27] => score2[27].DATAB
score_player3[28] => score2[28].DATAB
score_player3[29] => score2[29].DATAB
score_player3[30] => score2[30].DATAB
score_player3[31] => score2[31].DATAB
score_player4[0] => score3[0].DATAB
score_player4[1] => score3[1].DATAB
score_player4[2] => score3[2].DATAB
score_player4[3] => score3[3].DATAB
score_player4[4] => score3[4].DATAB
score_player4[5] => score3[5].DATAB
score_player4[6] => score3[6].DATAB
score_player4[7] => score3[7].DATAB
score_player4[8] => score3[8].DATAB
score_player4[9] => score3[9].DATAB
score_player4[10] => score3[10].DATAB
score_player4[11] => score3[11].DATAB
score_player4[12] => score3[12].DATAB
score_player4[13] => score3[13].DATAB
score_player4[14] => score3[14].DATAB
score_player4[15] => score3[15].DATAB
score_player4[16] => score3[16].DATAB
score_player4[17] => score3[17].DATAB
score_player4[18] => score3[18].DATAB
score_player4[19] => score3[19].DATAB
score_player4[20] => score3[20].DATAB
score_player4[21] => score3[21].DATAB
score_player4[22] => score3[22].DATAB
score_player4[23] => score3[23].DATAB
score_player4[24] => score3[24].DATAB
score_player4[25] => score3[25].DATAB
score_player4[26] => score3[26].DATAB
score_player4[27] => score3[27].DATAB
score_player4[28] => score3[28].DATAB
score_player4[29] => score3[29].DATAB
score_player4[30] => score3[30].DATAB
score_player4[31] => score3[31].DATAB


|graphics|skeleton:processor|processor:my_processor|register:pc_register
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|register:pc_register|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|next_pc:npc
pc_out[0] <= mux21:jumpif.out
pc_out[1] <= mux21:jumpif.out
pc_out[2] <= mux21:jumpif.out
pc_out[3] <= mux21:jumpif.out
pc_out[4] <= mux21:jumpif.out
pc_out[5] <= mux21:jumpif.out
pc_out[6] <= mux21:jumpif.out
pc_out[7] <= mux21:jumpif.out
pc_out[8] <= mux21:jumpif.out
pc_out[9] <= mux21:jumpif.out
pc_out[10] <= mux21:jumpif.out
pc_out[11] <= mux21:jumpif.out
pc_out[12] <= mux21:jumpif.out
pc_out[13] <= mux21:jumpif.out
pc_out[14] <= mux21:jumpif.out
pc_out[15] <= mux21:jumpif.out
pc_out[16] <= mux21:jumpif.out
pc_out[17] <= mux21:jumpif.out
pc_out[18] <= mux21:jumpif.out
pc_out[19] <= mux21:jumpif.out
pc_out[20] <= mux21:jumpif.out
pc_out[21] <= mux21:jumpif.out
pc_out[22] <= mux21:jumpif.out
pc_out[23] <= mux21:jumpif.out
pc_out[24] <= mux21:jumpif.out
pc_out[25] <= mux21:jumpif.out
pc_out[26] <= mux21:jumpif.out
pc_out[27] <= mux21:jumpif.out
pc_out[28] <= mux21:jumpif.out
pc_out[29] <= mux21:jumpif.out
pc_out[30] <= mux21:jumpif.out
pc_out[31] <= mux21:jumpif.out
pc_plus1[0] <= pc_plus1[0].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[1] <= pc_plus1[1].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[2] <= pc_plus1[2].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[3] <= pc_plus1[3].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[4] <= pc_plus1[4].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[5] <= pc_plus1[5].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[6] <= pc_plus1[6].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[7] <= pc_plus1[7].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[8] <= pc_plus1[8].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[9] <= pc_plus1[9].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[10] <= pc_plus1[10].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[11] <= pc_plus1[11].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[12] <= pc_plus1[12].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[13] <= pc_plus1[13].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[14] <= pc_plus1[14].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[15] <= pc_plus1[15].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[16] <= pc_plus1[16].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[17] <= pc_plus1[17].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[18] <= pc_plus1[18].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[19] <= pc_plus1[19].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[20] <= pc_plus1[20].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[21] <= pc_plus1[21].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[22] <= pc_plus1[22].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[23] <= pc_plus1[23].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[24] <= pc_plus1[24].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[25] <= pc_plus1[25].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[26] <= pc_plus1[26].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[27] <= pc_plus1[27].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[28] <= pc_plus1[28].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[29] <= pc_plus1[29].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[30] <= pc_plus1[30].DB_MAX_OUTPUT_PORT_TYPE
pc_plus1[31] <= pc_plus1[31].DB_MAX_OUTPUT_PORT_TYPE
clock => ~NO_FANOUT~
branch_ctrl => branch_ctrl.IN1
jump_address[0] => jump_address[0].IN1
jump_address[1] => jump_address[1].IN1
jump_address[2] => jump_address[2].IN1
jump_address[3] => jump_address[3].IN1
jump_address[4] => jump_address[4].IN1
jump_address[5] => jump_address[5].IN1
jump_address[6] => jump_address[6].IN1
jump_address[7] => jump_address[7].IN1
jump_address[8] => jump_address[8].IN1
jump_address[9] => jump_address[9].IN1
jump_address[10] => jump_address[10].IN1
jump_address[11] => jump_address[11].IN1
jump_address[12] => jump_address[12].IN1
jump_address[13] => jump_address[13].IN1
jump_address[14] => jump_address[14].IN1
jump_address[15] => jump_address[15].IN1
jump_address[16] => jump_address[16].IN1
jump_address[17] => jump_address[17].IN1
jump_address[18] => jump_address[18].IN1
jump_address[19] => jump_address[19].IN1
jump_address[20] => jump_address[20].IN1
jump_address[21] => jump_address[21].IN1
jump_address[22] => jump_address[22].IN1
jump_address[23] => jump_address[23].IN1
jump_address[24] => jump_address[24].IN1
jump_address[25] => jump_address[25].IN1
jump_address[26] => jump_address[26].IN1
jump_address[27] => jump_address[27].IN1
jump_address[28] => jump_address[28].IN1
jump_address[29] => jump_address[29].IN1
jump_address[30] => jump_address[30].IN1
jump_address[31] => jump_address[31].IN1
pc_in[0] => pc_in[0].IN1
pc_in[1] => pc_in[1].IN1
pc_in[2] => pc_in[2].IN1
pc_in[3] => pc_in[3].IN1
pc_in[4] => pc_in[4].IN1
pc_in[5] => pc_in[5].IN1
pc_in[6] => pc_in[6].IN1
pc_in[7] => pc_in[7].IN1
pc_in[8] => pc_in[8].IN1
pc_in[9] => pc_in[9].IN1
pc_in[10] => pc_in[10].IN1
pc_in[11] => pc_in[11].IN1
pc_in[12] => pc_in[12].IN1
pc_in[13] => pc_in[13].IN1
pc_in[14] => pc_in[14].IN1
pc_in[15] => pc_in[15].IN1
pc_in[16] => pc_in[16].IN1
pc_in[17] => pc_in[17].IN1
pc_in[18] => pc_in[18].IN1
pc_in[19] => pc_in[19].IN1
pc_in[20] => pc_in[20].IN1
pc_in[21] => pc_in[21].IN1
pc_in[22] => pc_in[22].IN1
pc_in[23] => pc_in[23].IN1
pc_in[24] => pc_in[24].IN1
pc_in[25] => pc_in[25].IN1
pc_in[26] => pc_in[26].IN1
pc_in[27] => pc_in[27].IN1
pc_in[28] => pc_in[28].IN1
pc_in[29] => pc_in[29].IN1
pc_in[30] => pc_in[30].IN1
pc_in[31] => pc_in[31].IN1


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_operandA[0] => data_operandA[0].IN4
data_operandA[1] => data_operandA[1].IN4
data_operandA[2] => data_operandA[2].IN4
data_operandA[3] => data_operandA[3].IN4
data_operandA[4] => data_operandA[4].IN4
data_operandA[5] => data_operandA[5].IN4
data_operandA[6] => data_operandA[6].IN4
data_operandA[7] => data_operandA[7].IN4
data_operandA[8] => data_operandA[8].IN4
data_operandA[9] => data_operandA[9].IN4
data_operandA[10] => data_operandA[10].IN4
data_operandA[11] => data_operandA[11].IN4
data_operandA[12] => data_operandA[12].IN4
data_operandA[13] => data_operandA[13].IN4
data_operandA[14] => data_operandA[14].IN4
data_operandA[15] => data_operandA[15].IN4
data_operandA[16] => data_operandA[16].IN4
data_operandA[17] => data_operandA[17].IN4
data_operandA[18] => data_operandA[18].IN4
data_operandA[19] => data_operandA[19].IN4
data_operandA[20] => data_operandA[20].IN4
data_operandA[21] => data_operandA[21].IN4
data_operandA[22] => data_operandA[22].IN4
data_operandA[23] => data_operandA[23].IN4
data_operandA[24] => data_operandA[24].IN4
data_operandA[25] => data_operandA[25].IN4
data_operandA[26] => data_operandA[26].IN4
data_operandA[27] => data_operandA[27].IN4
data_operandA[28] => data_operandA[28].IN4
data_operandA[29] => data_operandA[29].IN4
data_operandA[30] => data_operandA[30].IN4
data_operandA[31] => data_operandA[31].IN4
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
isLessThan <= ilt.DB_MAX_OUTPUT_PORT_TYPE
isNotZero <= notZero:ine.port0
overflow <= andovf.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|operandsZero:zero
flag <= f.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|operandsZero:zero|notZero:a0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|operandsZero:zero|notZero:b0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|minidecode:op
ADD <= add_on.DB_MAX_OUTPUT_PORT_TYPE
SUB <= subtract_on.DB_MAX_OUTPUT_PORT_TYPE
NOTHING <= nothing_on.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => subtract_on.IN0
opcode[0] => add_on.IN0
opcode[0] => nothing_on.IN0
opcode[1] => nothing_on.IN1
opcode[1] => add_on.IN1
opcode[1] => subtract_on.IN1
ZERO => add_on.IN2
ZERO => subtract_on.IN2
ZERO => nothing_on.IN2


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|and32:andab
out[0] <= loop[0].and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop[1].and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop[2].and1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop[3].and1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop[4].and1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop[5].and1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop[6].and1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop[7].and1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop[8].and1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop[9].and1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop[10].and1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop[11].and1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop[12].and1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop[13].and1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop[14].and1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop[15].and1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop[16].and1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop[17].and1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop[18].and1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop[19].and1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop[20].and1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop[21].and1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop[22].and1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop[23].and1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop[24].and1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop[25].and1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop[26].and1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop[27].and1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop[28].and1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop[29].and1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop[30].and1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop[31].and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => loop[0].and1.IN0
in1[1] => loop[1].and1.IN0
in1[2] => loop[2].and1.IN0
in1[3] => loop[3].and1.IN0
in1[4] => loop[4].and1.IN0
in1[5] => loop[5].and1.IN0
in1[6] => loop[6].and1.IN0
in1[7] => loop[7].and1.IN0
in1[8] => loop[8].and1.IN0
in1[9] => loop[9].and1.IN0
in1[10] => loop[10].and1.IN0
in1[11] => loop[11].and1.IN0
in1[12] => loop[12].and1.IN0
in1[13] => loop[13].and1.IN0
in1[14] => loop[14].and1.IN0
in1[15] => loop[15].and1.IN0
in1[16] => loop[16].and1.IN0
in1[17] => loop[17].and1.IN0
in1[18] => loop[18].and1.IN0
in1[19] => loop[19].and1.IN0
in1[20] => loop[20].and1.IN0
in1[21] => loop[21].and1.IN0
in1[22] => loop[22].and1.IN0
in1[23] => loop[23].and1.IN0
in1[24] => loop[24].and1.IN0
in1[25] => loop[25].and1.IN0
in1[26] => loop[26].and1.IN0
in1[27] => loop[27].and1.IN0
in1[28] => loop[28].and1.IN0
in1[29] => loop[29].and1.IN0
in1[30] => loop[30].and1.IN0
in1[31] => loop[31].and1.IN0
in2[0] => loop[0].and1.IN1
in2[1] => loop[1].and1.IN1
in2[2] => loop[2].and1.IN1
in2[3] => loop[3].and1.IN1
in2[4] => loop[4].and1.IN1
in2[5] => loop[5].and1.IN1
in2[6] => loop[6].and1.IN1
in2[7] => loop[7].and1.IN1
in2[8] => loop[8].and1.IN1
in2[9] => loop[9].and1.IN1
in2[10] => loop[10].and1.IN1
in2[11] => loop[11].and1.IN1
in2[12] => loop[12].and1.IN1
in2[13] => loop[13].and1.IN1
in2[14] => loop[14].and1.IN1
in2[15] => loop[15].and1.IN1
in2[16] => loop[16].and1.IN1
in2[17] => loop[17].and1.IN1
in2[18] => loop[18].and1.IN1
in2[19] => loop[19].and1.IN1
in2[20] => loop[20].and1.IN1
in2[21] => loop[21].and1.IN1
in2[22] => loop[22].and1.IN1
in2[23] => loop[23].and1.IN1
in2[24] => loop[24].and1.IN1
in2[25] => loop[25].and1.IN1
in2[26] => loop[26].and1.IN1
in2[27] => loop[27].and1.IN1
in2[28] => loop[28].and1.IN1
in2[29] => loop[29].and1.IN1
in2[30] => loop[30].and1.IN1
in2[31] => loop[31].and1.IN1


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|xorB:bis
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|xor32:xorab
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2[0] => comb.IN1
in2[1] => comb.IN1
in2[2] => comb.IN1
in2[3] => comb.IN1
in2[4] => comb.IN1
in2[5] => comb.IN1
in2[6] => comb.IN1
in2[7] => comb.IN1
in2[8] => comb.IN1
in2[9] => comb.IN1
in2[10] => comb.IN1
in2[11] => comb.IN1
in2[12] => comb.IN1
in2[13] => comb.IN1
in2[14] => comb.IN1
in2[15] => comb.IN1
in2[16] => comb.IN1
in2[17] => comb.IN1
in2[18] => comb.IN1
in2[19] => comb.IN1
in2[20] => comb.IN1
in2[21] => comb.IN1
in2[22] => comb.IN1
in2[23] => comb.IN1
in2[24] => comb.IN1
in2[25] => comb.IN1
in2[26] => comb.IN1
in2[27] => comb.IN1
in2[28] => comb.IN1
in2[29] => comb.IN1
in2[30] => comb.IN1
in2[31] => comb.IN1


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|add32:addab
sum[0] <= sum32:SUMxor.port0
sum[1] <= sum32:SUMxor.port0
sum[2] <= sum32:SUMxor.port0
sum[3] <= sum32:SUMxor.port0
sum[4] <= sum32:SUMxor.port0
sum[5] <= sum32:SUMxor.port0
sum[6] <= sum32:SUMxor.port0
sum[7] <= sum32:SUMxor.port0
sum[8] <= sum32:SUMxor.port0
sum[9] <= sum32:SUMxor.port0
sum[10] <= sum32:SUMxor.port0
sum[11] <= sum32:SUMxor.port0
sum[12] <= sum32:SUMxor.port0
sum[13] <= sum32:SUMxor.port0
sum[14] <= sum32:SUMxor.port0
sum[15] <= sum32:SUMxor.port0
sum[16] <= sum32:SUMxor.port0
sum[17] <= sum32:SUMxor.port0
sum[18] <= sum32:SUMxor.port0
sum[19] <= sum32:SUMxor.port0
sum[20] <= sum32:SUMxor.port0
sum[21] <= sum32:SUMxor.port0
sum[22] <= sum32:SUMxor.port0
sum[23] <= sum32:SUMxor.port0
sum[24] <= sum32:SUMxor.port0
sum[25] <= sum32:SUMxor.port0
sum[26] <= sum32:SUMxor.port0
sum[27] <= sum32:SUMxor.port0
sum[28] <= sum32:SUMxor.port0
sum[29] <= sum32:SUMxor.port0
sum[30] <= sum32:SUMxor.port0
sum[31] <= sum32:SUMxor.port0
overflow <= ovflw.DB_MAX_OUTPUT_PORT_TYPE
p[0] => p[0].IN2
p[1] => p[1].IN2
p[2] => p[2].IN2
p[3] => p[3].IN2
p[4] => p[4].IN2
p[5] => p[5].IN2
p[6] => p[6].IN2
p[7] => p[7].IN2
p[8] => p[8].IN2
p[9] => p[9].IN2
p[10] => p[10].IN2
p[11] => p[11].IN2
p[12] => p[12].IN2
p[13] => p[13].IN2
p[14] => p[14].IN2
p[15] => p[15].IN2
p[16] => p[16].IN2
p[17] => p[17].IN2
p[18] => p[18].IN2
p[19] => p[19].IN2
p[20] => p[20].IN2
p[21] => p[21].IN2
p[22] => p[22].IN2
p[23] => p[23].IN2
p[24] => p[24].IN2
p[25] => p[25].IN2
p[26] => p[26].IN2
p[27] => p[27].IN2
p[28] => p[28].IN2
p[29] => p[29].IN2
p[30] => p[30].IN2
p[31] => p[31].IN2
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
g[16] => g[16].IN1
g[17] => g[17].IN1
g[18] => g[18].IN1
g[19] => g[19].IN1
g[20] => g[20].IN1
g[21] => g[21].IN1
g[22] => g[22].IN1
g[23] => g[23].IN1
g[24] => g[24].IN1
g[25] => g[25].IN1
g[26] => g[26].IN1
g[27] => g[27].IN1
g[28] => g[28].IN1
g[29] => g[29].IN1
g[30] => g[30].IN1
g[31] => g[31].IN1
carryin => carryin.IN2


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|add32:addab|cla_8bit:add1
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|add32:addab|cla_8bit:add2
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|add32:addab|cla_8bit:add3
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|add32:addab|cla_8bit:add4
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|add32:addab|sum32:SUMxor
sum[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
p[0] => xor1.IN0
p[1] => xor2.IN0
p[2] => xor3.IN0
p[3] => xor4.IN0
p[4] => xor5.IN0
p[5] => xor6.IN0
p[6] => xor7.IN0
p[7] => xor8.IN0
p[8] => xor9.IN0
p[9] => xor10.IN0
p[10] => xor11.IN0
p[11] => xor12.IN0
p[12] => xor13.IN0
p[13] => xor14.IN0
p[14] => xor15.IN0
p[15] => xor16.IN0
p[16] => xor17.IN0
p[17] => xor18.IN0
p[18] => xor19.IN0
p[19] => xor20.IN0
p[20] => xor21.IN0
p[21] => xor22.IN0
p[22] => xor23.IN0
p[23] => xor24.IN0
p[24] => xor25.IN0
p[25] => xor26.IN0
p[26] => xor27.IN0
p[27] => xor28.IN0
p[28] => xor29.IN0
p[29] => xor30.IN0
p[30] => xor31.IN0
p[31] => xor32.IN0
c[0] => xor2.IN1
c[1] => xor3.IN1
c[2] => xor4.IN1
c[3] => xor5.IN1
c[4] => xor6.IN1
c[5] => xor7.IN1
c[6] => xor8.IN1
c[7] => xor9.IN1
c[8] => xor10.IN1
c[9] => xor11.IN1
c[10] => xor12.IN1
c[11] => xor13.IN1
c[12] => xor14.IN1
c[13] => xor15.IN1
c[14] => xor16.IN1
c[15] => xor17.IN1
c[16] => xor18.IN1
c[17] => xor19.IN1
c[18] => xor20.IN1
c[19] => xor21.IN1
c[20] => xor22.IN1
c[21] => xor23.IN1
c[22] => xor24.IN1
c[23] => xor25.IN1
c[24] => xor26.IN1
c[25] => xor27.IN1
c[26] => xor28.IN1
c[27] => xor29.IN1
c[28] => xor30.IN1
c[29] => xor31.IN1
c[30] => xor32.IN1
c[31] => ~NO_FANOUT~
cin => xor1.IN1


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|mytri32:out0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|mytri32:out1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|mytri32:out2
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|mytri32:out3
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mini_ALU:add1|notZero:ine
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|next_pc:npc|mux21:jumpif
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|decode_inst_type:op
type[0] <= type[0].DB_MAX_OUTPUT_PORT_TYPE
type[1] <= type[1].DB_MAX_OUTPUT_PORT_TYPE
op[0] => w0.IN1
op[0] => w1.IN1
op[0] => w3.IN1
op[0] => r.IN1
op[0] => w2.IN1
op[0] => jii.IN1
op[1] => w1.IN1
op[1] => w2.IN1
op[1] => r.IN1
op[1] => w0.IN1
op[1] => w3.IN1
op[1] => jii.IN1
op[2] => w2.IN1
op[2] => w3.IN1
op[2] => jii.IN1
op[2] => r.IN1
op[2] => w0.IN1
op[2] => w1.IN1
op[3] => r.IN0
op[3] => w0.IN0
op[3] => w1.IN0
op[3] => w2.IN0
op[3] => w3.IN0
op[3] => jii.IN0
op[4] => w2.IN1
op[4] => w3.IN1
op[4] => r.IN1
op[4] => w0.IN1
op[4] => w1.IN1
op[4] => jii.IN1


|graphics|skeleton:processor|processor:my_processor|FD:fd
out_type[0] <= dflipflop:t0.q
out_type[1] <= dflipflop:t1.q
pc_out[0] <= register32:pc.data_output
pc_out[1] <= register32:pc.data_output
pc_out[2] <= register32:pc.data_output
pc_out[3] <= register32:pc.data_output
pc_out[4] <= register32:pc.data_output
pc_out[5] <= register32:pc.data_output
pc_out[6] <= register32:pc.data_output
pc_out[7] <= register32:pc.data_output
pc_out[8] <= register32:pc.data_output
pc_out[9] <= register32:pc.data_output
pc_out[10] <= register32:pc.data_output
pc_out[11] <= register32:pc.data_output
pc_out[12] <= register32:pc.data_output
pc_out[13] <= register32:pc.data_output
pc_out[14] <= register32:pc.data_output
pc_out[15] <= register32:pc.data_output
pc_out[16] <= register32:pc.data_output
pc_out[17] <= register32:pc.data_output
pc_out[18] <= register32:pc.data_output
pc_out[19] <= register32:pc.data_output
pc_out[20] <= register32:pc.data_output
pc_out[21] <= register32:pc.data_output
pc_out[22] <= register32:pc.data_output
pc_out[23] <= register32:pc.data_output
pc_out[24] <= register32:pc.data_output
pc_out[25] <= register32:pc.data_output
pc_out[26] <= register32:pc.data_output
pc_out[27] <= register32:pc.data_output
pc_out[28] <= register32:pc.data_output
pc_out[29] <= register32:pc.data_output
pc_out[30] <= register32:pc.data_output
pc_out[31] <= register32:pc.data_output
ir_out[0] <= register32:IR.data_output
ir_out[1] <= register32:IR.data_output
ir_out[2] <= register32:IR.data_output
ir_out[3] <= register32:IR.data_output
ir_out[4] <= register32:IR.data_output
ir_out[5] <= register32:IR.data_output
ir_out[6] <= register32:IR.data_output
ir_out[7] <= register32:IR.data_output
ir_out[8] <= register32:IR.data_output
ir_out[9] <= register32:IR.data_output
ir_out[10] <= register32:IR.data_output
ir_out[11] <= register32:IR.data_output
ir_out[12] <= register32:IR.data_output
ir_out[13] <= register32:IR.data_output
ir_out[14] <= register32:IR.data_output
ir_out[15] <= register32:IR.data_output
ir_out[16] <= register32:IR.data_output
ir_out[17] <= register32:IR.data_output
ir_out[18] <= register32:IR.data_output
ir_out[19] <= register32:IR.data_output
ir_out[20] <= register32:IR.data_output
ir_out[21] <= register32:IR.data_output
ir_out[22] <= register32:IR.data_output
ir_out[23] <= register32:IR.data_output
ir_out[24] <= register32:IR.data_output
ir_out[25] <= register32:IR.data_output
ir_out[26] <= register32:IR.data_output
ir_out[27] <= register32:IR.data_output
ir_out[28] <= register32:IR.data_output
ir_out[29] <= register32:IR.data_output
ir_out[30] <= register32:IR.data_output
ir_out[31] <= register32:IR.data_output
in_type[0] => in_type[0].IN1
in_type[1] => in_type[1].IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_in[4] => ir_in[4].IN1
ir_in[5] => ir_in[5].IN1
ir_in[6] => ir_in[6].IN1
ir_in[7] => ir_in[7].IN1
ir_in[8] => ir_in[8].IN1
ir_in[9] => ir_in[9].IN1
ir_in[10] => ir_in[10].IN1
ir_in[11] => ir_in[11].IN1
ir_in[12] => ir_in[12].IN1
ir_in[13] => ir_in[13].IN1
ir_in[14] => ir_in[14].IN1
ir_in[15] => ir_in[15].IN1
ir_in[16] => ir_in[16].IN1
ir_in[17] => ir_in[17].IN1
ir_in[18] => ir_in[18].IN1
ir_in[19] => ir_in[19].IN1
ir_in[20] => ir_in[20].IN1
ir_in[21] => ir_in[21].IN1
ir_in[22] => ir_in[22].IN1
ir_in[23] => ir_in[23].IN1
ir_in[24] => ir_in[24].IN1
ir_in[25] => ir_in[25].IN1
ir_in[26] => ir_in[26].IN1
ir_in[27] => ir_in[27].IN1
ir_in[28] => ir_in[28].IN1
ir_in[29] => ir_in[29].IN1
ir_in[30] => ir_in[30].IN1
ir_in[31] => ir_in[31].IN1
pc_in[0] => pc_in[0].IN1
pc_in[1] => pc_in[1].IN1
pc_in[2] => pc_in[2].IN1
pc_in[3] => pc_in[3].IN1
pc_in[4] => pc_in[4].IN1
pc_in[5] => pc_in[5].IN1
pc_in[6] => pc_in[6].IN1
pc_in[7] => pc_in[7].IN1
pc_in[8] => pc_in[8].IN1
pc_in[9] => pc_in[9].IN1
pc_in[10] => pc_in[10].IN1
pc_in[11] => pc_in[11].IN1
pc_in[12] => pc_in[12].IN1
pc_in[13] => pc_in[13].IN1
pc_in[14] => pc_in[14].IN1
pc_in[15] => pc_in[15].IN1
pc_in[16] => pc_in[16].IN1
pc_in[17] => pc_in[17].IN1
pc_in[18] => pc_in[18].IN1
pc_in[19] => pc_in[19].IN1
pc_in[20] => pc_in[20].IN1
pc_in[21] => pc_in[21].IN1
pc_in[22] => pc_in[22].IN1
pc_in[23] => pc_in[23].IN1
pc_in[24] => pc_in[24].IN1
pc_in[25] => pc_in[25].IN1
pc_in[26] => pc_in[26].IN1
pc_in[27] => pc_in[27].IN1
pc_in[28] => pc_in[28].IN1
pc_in[29] => pc_in[29].IN1
pc_in[30] => pc_in[30].IN1
pc_in[31] => pc_in[31].IN1
flush => flush.IN4
stall => _.IN1
stall => _.IN1
stall => _.IN1
stall => _.IN1
clock => clock.IN4


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
clock => clock.IN32


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:pc|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
clock => clock.IN32


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|register32:IR|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|dflipflop:t0
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD:fd|dflipflop:t1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|FD_control:fd_ctrl
type[0] => i.IN0
type[0] => r.IN0
type[1] => i.IN1
type[1] => r.IN1
ir[0] => ~NO_FANOUT~
ir[1] => ~NO_FANOUT~
ir[2] => ~NO_FANOUT~
ir[3] => comb.IN1
ir[4] => comb.IN1
ir[5] => comb.IN0
ir[6] => comb.IN1
ir[7] => ~NO_FANOUT~
ir[8] => ~NO_FANOUT~
ir[9] => ~NO_FANOUT~
ir[10] => ~NO_FANOUT~
ir[11] => ~NO_FANOUT~
ir[12] => readB[0].DATAIN
ir[13] => readB[1].DATAIN
ir[14] => readB[2].DATAIN
ir[15] => readB[3].DATAIN
ir[16] => readB[4].DATAIN
ir[17] => readA[0].DATAIN
ir[18] => readA[1].DATAIN
ir[19] => readA[2].DATAIN
ir[20] => readA[3].DATAIN
ir[21] => readA[4].DATAIN
ir[22] => readB[0].DATAIN
ir[23] => readB[1].DATAIN
ir[24] => readB[2].DATAIN
ir[25] => readB[3].DATAIN
ir[26] => readB[4].DATAIN
ir[27] => read_rd.IN1
ir[27] => read_rd.IN1
ir[27] => read_rd.IN1
ir[27] => read_rd.IN1
ir[27] => read_30.IN1
ir[28] => read_rd.IN1
ir[28] => read_rd.IN1
ir[28] => comb.IN1
ir[28] => read_rd.IN1
ir[29] => read_rd.IN1
ir[29] => comb.IN1
ir[29] => read_rd.IN1
ir[30] => read_rd.IN0
ir[30] => comb.IN0
ir[31] => comb.IN1
ir[31] => read_rd.IN1
readA[0] <= readA[0].DB_MAX_OUTPUT_PORT_TYPE
readA[1] <= readA[1].DB_MAX_OUTPUT_PORT_TYPE
readA[2] <= readA[2].DB_MAX_OUTPUT_PORT_TYPE
readA[3] <= readA[3].DB_MAX_OUTPUT_PORT_TYPE
readA[4] <= readA[4].DB_MAX_OUTPUT_PORT_TYPE
readB[0] <= readB[0].DB_MAX_OUTPUT_PORT_TYPE
readB[1] <= readB[1].DB_MAX_OUTPUT_PORT_TYPE
readB[2] <= readB[2].DB_MAX_OUTPUT_PORT_TYPE
readB[3] <= readB[3].DB_MAX_OUTPUT_PORT_TYPE
readB[4] <= readB[4].DB_MAX_OUTPUT_PORT_TYPE
load_multdiv_operands <= comb.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|sign_extend:se_immediate
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[31].DATAIN
in[16] => out[16].DATAIN
in[16] => out[17].DATAIN
in[16] => out[18].DATAIN
in[16] => out[19].DATAIN
in[16] => out[20].DATAIN
in[16] => out[21].DATAIN
in[16] => out[22].DATAIN
in[16] => out[23].DATAIN
in[16] => out[24].DATAIN
in[16] => out[25].DATAIN
in[16] => out[26].DATAIN
in[16] => out[27].DATAIN
in[16] => out[28].DATAIN
in[16] => out[29].DATAIN
in[16] => out[30].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[16].DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|mux21:muxreadA
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|mux21:muxreadB
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|mux21:muxNOP
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx
out_type[0] <= dflipflop:t0.q
out_type[1] <= dflipflop:t1.q
outA[0] <= register32:pipe_regA.data_output
outA[1] <= register32:pipe_regA.data_output
outA[2] <= register32:pipe_regA.data_output
outA[3] <= register32:pipe_regA.data_output
outA[4] <= register32:pipe_regA.data_output
outA[5] <= register32:pipe_regA.data_output
outA[6] <= register32:pipe_regA.data_output
outA[7] <= register32:pipe_regA.data_output
outA[8] <= register32:pipe_regA.data_output
outA[9] <= register32:pipe_regA.data_output
outA[10] <= register32:pipe_regA.data_output
outA[11] <= register32:pipe_regA.data_output
outA[12] <= register32:pipe_regA.data_output
outA[13] <= register32:pipe_regA.data_output
outA[14] <= register32:pipe_regA.data_output
outA[15] <= register32:pipe_regA.data_output
outA[16] <= register32:pipe_regA.data_output
outA[17] <= register32:pipe_regA.data_output
outA[18] <= register32:pipe_regA.data_output
outA[19] <= register32:pipe_regA.data_output
outA[20] <= register32:pipe_regA.data_output
outA[21] <= register32:pipe_regA.data_output
outA[22] <= register32:pipe_regA.data_output
outA[23] <= register32:pipe_regA.data_output
outA[24] <= register32:pipe_regA.data_output
outA[25] <= register32:pipe_regA.data_output
outA[26] <= register32:pipe_regA.data_output
outA[27] <= register32:pipe_regA.data_output
outA[28] <= register32:pipe_regA.data_output
outA[29] <= register32:pipe_regA.data_output
outA[30] <= register32:pipe_regA.data_output
outA[31] <= register32:pipe_regA.data_output
outB[0] <= register32:pipe_regB.data_output
outB[1] <= register32:pipe_regB.data_output
outB[2] <= register32:pipe_regB.data_output
outB[3] <= register32:pipe_regB.data_output
outB[4] <= register32:pipe_regB.data_output
outB[5] <= register32:pipe_regB.data_output
outB[6] <= register32:pipe_regB.data_output
outB[7] <= register32:pipe_regB.data_output
outB[8] <= register32:pipe_regB.data_output
outB[9] <= register32:pipe_regB.data_output
outB[10] <= register32:pipe_regB.data_output
outB[11] <= register32:pipe_regB.data_output
outB[12] <= register32:pipe_regB.data_output
outB[13] <= register32:pipe_regB.data_output
outB[14] <= register32:pipe_regB.data_output
outB[15] <= register32:pipe_regB.data_output
outB[16] <= register32:pipe_regB.data_output
outB[17] <= register32:pipe_regB.data_output
outB[18] <= register32:pipe_regB.data_output
outB[19] <= register32:pipe_regB.data_output
outB[20] <= register32:pipe_regB.data_output
outB[21] <= register32:pipe_regB.data_output
outB[22] <= register32:pipe_regB.data_output
outB[23] <= register32:pipe_regB.data_output
outB[24] <= register32:pipe_regB.data_output
outB[25] <= register32:pipe_regB.data_output
outB[26] <= register32:pipe_regB.data_output
outB[27] <= register32:pipe_regB.data_output
outB[28] <= register32:pipe_regB.data_output
outB[29] <= register32:pipe_regB.data_output
outB[30] <= register32:pipe_regB.data_output
outB[31] <= register32:pipe_regB.data_output
pc_out[0] <= register32:pipe_regPC.data_output
pc_out[1] <= register32:pipe_regPC.data_output
pc_out[2] <= register32:pipe_regPC.data_output
pc_out[3] <= register32:pipe_regPC.data_output
pc_out[4] <= register32:pipe_regPC.data_output
pc_out[5] <= register32:pipe_regPC.data_output
pc_out[6] <= register32:pipe_regPC.data_output
pc_out[7] <= register32:pipe_regPC.data_output
pc_out[8] <= register32:pipe_regPC.data_output
pc_out[9] <= register32:pipe_regPC.data_output
pc_out[10] <= register32:pipe_regPC.data_output
pc_out[11] <= register32:pipe_regPC.data_output
pc_out[12] <= register32:pipe_regPC.data_output
pc_out[13] <= register32:pipe_regPC.data_output
pc_out[14] <= register32:pipe_regPC.data_output
pc_out[15] <= register32:pipe_regPC.data_output
pc_out[16] <= register32:pipe_regPC.data_output
pc_out[17] <= register32:pipe_regPC.data_output
pc_out[18] <= register32:pipe_regPC.data_output
pc_out[19] <= register32:pipe_regPC.data_output
pc_out[20] <= register32:pipe_regPC.data_output
pc_out[21] <= register32:pipe_regPC.data_output
pc_out[22] <= register32:pipe_regPC.data_output
pc_out[23] <= register32:pipe_regPC.data_output
pc_out[24] <= register32:pipe_regPC.data_output
pc_out[25] <= register32:pipe_regPC.data_output
pc_out[26] <= register32:pipe_regPC.data_output
pc_out[27] <= register32:pipe_regPC.data_output
pc_out[28] <= register32:pipe_regPC.data_output
pc_out[29] <= register32:pipe_regPC.data_output
pc_out[30] <= register32:pipe_regPC.data_output
pc_out[31] <= register32:pipe_regPC.data_output
immediate_out[0] <= register32:pipe_regIM.data_output
immediate_out[1] <= register32:pipe_regIM.data_output
immediate_out[2] <= register32:pipe_regIM.data_output
immediate_out[3] <= register32:pipe_regIM.data_output
immediate_out[4] <= register32:pipe_regIM.data_output
immediate_out[5] <= register32:pipe_regIM.data_output
immediate_out[6] <= register32:pipe_regIM.data_output
immediate_out[7] <= register32:pipe_regIM.data_output
immediate_out[8] <= register32:pipe_regIM.data_output
immediate_out[9] <= register32:pipe_regIM.data_output
immediate_out[10] <= register32:pipe_regIM.data_output
immediate_out[11] <= register32:pipe_regIM.data_output
immediate_out[12] <= register32:pipe_regIM.data_output
immediate_out[13] <= register32:pipe_regIM.data_output
immediate_out[14] <= register32:pipe_regIM.data_output
immediate_out[15] <= register32:pipe_regIM.data_output
immediate_out[16] <= register32:pipe_regIM.data_output
immediate_out[17] <= register32:pipe_regIM.data_output
immediate_out[18] <= register32:pipe_regIM.data_output
immediate_out[19] <= register32:pipe_regIM.data_output
immediate_out[20] <= register32:pipe_regIM.data_output
immediate_out[21] <= register32:pipe_regIM.data_output
immediate_out[22] <= register32:pipe_regIM.data_output
immediate_out[23] <= register32:pipe_regIM.data_output
immediate_out[24] <= register32:pipe_regIM.data_output
immediate_out[25] <= register32:pipe_regIM.data_output
immediate_out[26] <= register32:pipe_regIM.data_output
immediate_out[27] <= register32:pipe_regIM.data_output
immediate_out[28] <= register32:pipe_regIM.data_output
immediate_out[29] <= register32:pipe_regIM.data_output
immediate_out[30] <= register32:pipe_regIM.data_output
immediate_out[31] <= register32:pipe_regIM.data_output
immediate_in[0] => immediate_in[0].IN1
immediate_in[1] => immediate_in[1].IN1
immediate_in[2] => immediate_in[2].IN1
immediate_in[3] => immediate_in[3].IN1
immediate_in[4] => immediate_in[4].IN1
immediate_in[5] => immediate_in[5].IN1
immediate_in[6] => immediate_in[6].IN1
immediate_in[7] => immediate_in[7].IN1
immediate_in[8] => immediate_in[8].IN1
immediate_in[9] => immediate_in[9].IN1
immediate_in[10] => immediate_in[10].IN1
immediate_in[11] => immediate_in[11].IN1
immediate_in[12] => immediate_in[12].IN1
immediate_in[13] => immediate_in[13].IN1
immediate_in[14] => immediate_in[14].IN1
immediate_in[15] => immediate_in[15].IN1
immediate_in[16] => immediate_in[16].IN1
immediate_in[17] => immediate_in[17].IN1
immediate_in[18] => immediate_in[18].IN1
immediate_in[19] => immediate_in[19].IN1
immediate_in[20] => immediate_in[20].IN1
immediate_in[21] => immediate_in[21].IN1
immediate_in[22] => immediate_in[22].IN1
immediate_in[23] => immediate_in[23].IN1
immediate_in[24] => immediate_in[24].IN1
immediate_in[25] => immediate_in[25].IN1
immediate_in[26] => immediate_in[26].IN1
immediate_in[27] => immediate_in[27].IN1
immediate_in[28] => immediate_in[28].IN1
immediate_in[29] => immediate_in[29].IN1
immediate_in[30] => immediate_in[30].IN1
immediate_in[31] => immediate_in[31].IN1
ir_out[0] <= register32:pipe_regIR.data_output
ir_out[1] <= register32:pipe_regIR.data_output
ir_out[2] <= register32:pipe_regIR.data_output
ir_out[3] <= register32:pipe_regIR.data_output
ir_out[4] <= register32:pipe_regIR.data_output
ir_out[5] <= register32:pipe_regIR.data_output
ir_out[6] <= register32:pipe_regIR.data_output
ir_out[7] <= register32:pipe_regIR.data_output
ir_out[8] <= register32:pipe_regIR.data_output
ir_out[9] <= register32:pipe_regIR.data_output
ir_out[10] <= register32:pipe_regIR.data_output
ir_out[11] <= register32:pipe_regIR.data_output
ir_out[12] <= register32:pipe_regIR.data_output
ir_out[13] <= register32:pipe_regIR.data_output
ir_out[14] <= register32:pipe_regIR.data_output
ir_out[15] <= register32:pipe_regIR.data_output
ir_out[16] <= register32:pipe_regIR.data_output
ir_out[17] <= register32:pipe_regIR.data_output
ir_out[18] <= register32:pipe_regIR.data_output
ir_out[19] <= register32:pipe_regIR.data_output
ir_out[20] <= register32:pipe_regIR.data_output
ir_out[21] <= register32:pipe_regIR.data_output
ir_out[22] <= register32:pipe_regIR.data_output
ir_out[23] <= register32:pipe_regIR.data_output
ir_out[24] <= register32:pipe_regIR.data_output
ir_out[25] <= register32:pipe_regIR.data_output
ir_out[26] <= register32:pipe_regIR.data_output
ir_out[27] <= register32:pipe_regIR.data_output
ir_out[28] <= register32:pipe_regIR.data_output
ir_out[29] <= register32:pipe_regIR.data_output
ir_out[30] <= register32:pipe_regIR.data_output
ir_out[31] <= register32:pipe_regIR.data_output
in_type[0] => in_type[0].IN1
in_type[1] => in_type[1].IN1
inA[0] => inA[0].IN1
inA[1] => inA[1].IN1
inA[2] => inA[2].IN1
inA[3] => inA[3].IN1
inA[4] => inA[4].IN1
inA[5] => inA[5].IN1
inA[6] => inA[6].IN1
inA[7] => inA[7].IN1
inA[8] => inA[8].IN1
inA[9] => inA[9].IN1
inA[10] => inA[10].IN1
inA[11] => inA[11].IN1
inA[12] => inA[12].IN1
inA[13] => inA[13].IN1
inA[14] => inA[14].IN1
inA[15] => inA[15].IN1
inA[16] => inA[16].IN1
inA[17] => inA[17].IN1
inA[18] => inA[18].IN1
inA[19] => inA[19].IN1
inA[20] => inA[20].IN1
inA[21] => inA[21].IN1
inA[22] => inA[22].IN1
inA[23] => inA[23].IN1
inA[24] => inA[24].IN1
inA[25] => inA[25].IN1
inA[26] => inA[26].IN1
inA[27] => inA[27].IN1
inA[28] => inA[28].IN1
inA[29] => inA[29].IN1
inA[30] => inA[30].IN1
inA[31] => inA[31].IN1
inB[0] => inB[0].IN1
inB[1] => inB[1].IN1
inB[2] => inB[2].IN1
inB[3] => inB[3].IN1
inB[4] => inB[4].IN1
inB[5] => inB[5].IN1
inB[6] => inB[6].IN1
inB[7] => inB[7].IN1
inB[8] => inB[8].IN1
inB[9] => inB[9].IN1
inB[10] => inB[10].IN1
inB[11] => inB[11].IN1
inB[12] => inB[12].IN1
inB[13] => inB[13].IN1
inB[14] => inB[14].IN1
inB[15] => inB[15].IN1
inB[16] => inB[16].IN1
inB[17] => inB[17].IN1
inB[18] => inB[18].IN1
inB[19] => inB[19].IN1
inB[20] => inB[20].IN1
inB[21] => inB[21].IN1
inB[22] => inB[22].IN1
inB[23] => inB[23].IN1
inB[24] => inB[24].IN1
inB[25] => inB[25].IN1
inB[26] => inB[26].IN1
inB[27] => inB[27].IN1
inB[28] => inB[28].IN1
inB[29] => inB[29].IN1
inB[30] => inB[30].IN1
inB[31] => inB[31].IN1
pc_in[0] => pc_in[0].IN1
pc_in[1] => pc_in[1].IN1
pc_in[2] => pc_in[2].IN1
pc_in[3] => pc_in[3].IN1
pc_in[4] => pc_in[4].IN1
pc_in[5] => pc_in[5].IN1
pc_in[6] => pc_in[6].IN1
pc_in[7] => pc_in[7].IN1
pc_in[8] => pc_in[8].IN1
pc_in[9] => pc_in[9].IN1
pc_in[10] => pc_in[10].IN1
pc_in[11] => pc_in[11].IN1
pc_in[12] => pc_in[12].IN1
pc_in[13] => pc_in[13].IN1
pc_in[14] => pc_in[14].IN1
pc_in[15] => pc_in[15].IN1
pc_in[16] => pc_in[16].IN1
pc_in[17] => pc_in[17].IN1
pc_in[18] => pc_in[18].IN1
pc_in[19] => pc_in[19].IN1
pc_in[20] => pc_in[20].IN1
pc_in[21] => pc_in[21].IN1
pc_in[22] => pc_in[22].IN1
pc_in[23] => pc_in[23].IN1
pc_in[24] => pc_in[24].IN1
pc_in[25] => pc_in[25].IN1
pc_in[26] => pc_in[26].IN1
pc_in[27] => pc_in[27].IN1
pc_in[28] => pc_in[28].IN1
pc_in[29] => pc_in[29].IN1
pc_in[30] => pc_in[30].IN1
pc_in[31] => pc_in[31].IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_in[4] => ir_in[4].IN1
ir_in[5] => ir_in[5].IN1
ir_in[6] => ir_in[6].IN1
ir_in[7] => ir_in[7].IN1
ir_in[8] => ir_in[8].IN1
ir_in[9] => ir_in[9].IN1
ir_in[10] => ir_in[10].IN1
ir_in[11] => ir_in[11].IN1
ir_in[12] => ir_in[12].IN1
ir_in[13] => ir_in[13].IN1
ir_in[14] => ir_in[14].IN1
ir_in[15] => ir_in[15].IN1
ir_in[16] => ir_in[16].IN1
ir_in[17] => ir_in[17].IN1
ir_in[18] => ir_in[18].IN1
ir_in[19] => ir_in[19].IN1
ir_in[20] => ir_in[20].IN1
ir_in[21] => ir_in[21].IN1
ir_in[22] => ir_in[22].IN1
ir_in[23] => ir_in[23].IN1
ir_in[24] => ir_in[24].IN1
ir_in[25] => ir_in[25].IN1
ir_in[26] => ir_in[26].IN1
ir_in[27] => ir_in[27].IN1
ir_in[28] => ir_in[28].IN1
ir_in[29] => ir_in[29].IN1
ir_in[30] => ir_in[30].IN1
ir_in[31] => ir_in[31].IN1
clock => clock.IN7
flush => flush.IN7
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
clock => clock.IN32


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regA|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
clock => clock.IN32


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regB|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
clock => clock.IN32


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regPC|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
clock => clock.IN32


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIR|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
clock => clock.IN32


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|register32:pipe_regIM|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|dflipflop:t0
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX:dx|dflipflop:t1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|DX_control:dx_ctrl
setx <= setx.DB_MAX_OUTPUT_PORT_TYPE
jal <= jal.DB_MAX_OUTPUT_PORT_TYPE
ALU_exception[0] <= ALU_exception[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_exception[1] <= ALU_exception[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_exception[2] <= ALU_exception[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_ovf => ALU_exception.IN1
ALU_ovf => ALU_exception.IN1
ALU_ovf => ALU_exception.IN1
ALU_ovf => ALU_exception[0].OE
ALU_ovf => ALU_exception[1].OE
ALU_ovf => ALU_exception[2].OE
ctrl_MULT <= ctrl_MULT.DB_MAX_OUTPUT_PORT_TYPE
ctrl_DIV <= ctrl_DIV.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[0] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[1] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[2] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[3] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[4] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[5] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[6] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[7] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[8] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[9] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[10] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[11] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[12] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[13] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[14] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[15] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[16] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[17] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[18] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[19] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[20] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[21] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[22] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[23] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[24] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[25] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[26] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[27] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[28] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[29] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[30] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
ALU_B[31] <= ALU_B.DB_MAX_OUTPUT_PORT_TYPE
B_read[0] => ALU_B.DATAA
B_read[1] => ALU_B.DATAA
B_read[2] => ALU_B.DATAA
B_read[3] => ALU_B.DATAA
B_read[4] => ALU_B.DATAA
B_read[5] => ALU_B.DATAA
B_read[6] => ALU_B.DATAA
B_read[7] => ALU_B.DATAA
B_read[8] => ALU_B.DATAA
B_read[9] => ALU_B.DATAA
B_read[10] => ALU_B.DATAA
B_read[11] => ALU_B.DATAA
B_read[12] => ALU_B.DATAA
B_read[13] => ALU_B.DATAA
B_read[14] => ALU_B.DATAA
B_read[15] => ALU_B.DATAA
B_read[16] => ALU_B.DATAA
B_read[17] => ALU_B.DATAA
B_read[18] => ALU_B.DATAA
B_read[19] => ALU_B.DATAA
B_read[20] => ALU_B.DATAA
B_read[21] => ALU_B.DATAA
B_read[22] => ALU_B.DATAA
B_read[23] => ALU_B.DATAA
B_read[24] => ALU_B.DATAA
B_read[25] => ALU_B.DATAA
B_read[26] => ALU_B.DATAA
B_read[27] => ALU_B.DATAA
B_read[28] => ALU_B.DATAA
B_read[29] => ALU_B.DATAA
B_read[30] => ALU_B.DATAA
B_read[31] => ALU_B.DATAA
type[0] => i.IN0
type[0] => r.IN0
type[0] => ji.IN0
type[1] => ji.IN1
type[1] => r.IN1
type[1] => i.IN1
ir[0] => jump_target[0].DATAIN
ir[1] => jump_target[1].DATAIN
ir[2] => ctrl_DIV.IN1
ir[2] => ALU_exception.IN1
ir[2] => jump_target[2].DATAIN
ir[2] => ALUop[0].DATAIN
ir[2] => ALU_exception.IN1
ir[2] => ctrl_MULT.IN1
ir[3] => ctrl_MULT.IN1
ir[3] => jump_target[3].DATAIN
ir[3] => ALUop[1].DATAIN
ir[3] => ALU_exception.IN1
ir[3] => ALU_exception.IN1
ir[4] => ctrl_MULT.IN1
ir[4] => jump_target[4].DATAIN
ir[4] => ALUop[2].DATAIN
ir[4] => ALU_exception.IN1
ir[4] => ALU_exception.IN1
ir[5] => jump_target[5].DATAIN
ir[5] => ALUop[3].DATAIN
ir[5] => ALU_exception.IN0
ir[5] => ctrl_MULT.IN1
ir[5] => ALU_exception.IN0
ir[6] => jump_target[6].DATAIN
ir[6] => ALUop[4].DATAIN
ir[6] => ALU_exception.IN1
ir[6] => ctrl_MULT.IN1
ir[6] => ALU_exception.IN1
ir[7] => jump_target[7].DATAIN
ir[7] => shamt[0].DATAIN
ir[8] => jump_target[8].DATAIN
ir[8] => shamt[1].DATAIN
ir[9] => jump_target[9].DATAIN
ir[9] => shamt[2].DATAIN
ir[10] => jump_target[10].DATAIN
ir[10] => shamt[3].DATAIN
ir[11] => jump_target[11].DATAIN
ir[11] => shamt[4].DATAIN
ir[12] => jump_target[12].DATAIN
ir[13] => jump_target[13].DATAIN
ir[14] => jump_target[14].DATAIN
ir[15] => jump_target[15].DATAIN
ir[16] => jump_target[16].DATAIN
ir[17] => jump_target[17].DATAIN
ir[18] => jump_target[18].DATAIN
ir[19] => jump_target[19].DATAIN
ir[20] => jump_target[20].DATAIN
ir[21] => jump_target[21].DATAIN
ir[22] => jump_target[22].DATAIN
ir[23] => jump_target[23].DATAIN
ir[24] => jump_target[24].DATAIN
ir[25] => jump_target[25].DATAIN
ir[26] => jump_target[26].DATAIN
ir[27] => jal.IN1
ir[27] => setx.IN1
ir[27] => addi.IN1
ir[27] => sw.IN1
ir[27] => lw.IN1
ir[27] => comb.IN1
ir[27] => comb.IN1
ir[28] => jal.IN1
ir[28] => comb.IN1
ir[28] => comb.IN1
ir[28] => setx.IN1
ir[28] => comb.IN1
ir[28] => comb.IN1
ir[29] => setx.IN1
ir[29] => comb.IN1
ir[29] => comb.IN1
ir[29] => comb.IN1
ir[29] => jal.IN1
ir[29] => comb.IN1
ir[30] => comb.IN0
ir[30] => setx.IN0
ir[30] => jal.IN0
ir[30] => comb.IN0
ir[30] => comb.IN0
ir[31] => setx.IN1
ir[31] => jal.IN1
ir[31] => comb.IN1
ir[31] => comb.IN1
ir[31] => comb.IN1
ALUop[0] <= ALUop[0].DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= ALUop[1].DB_MAX_OUTPUT_PORT_TYPE
ALUop[2] <= ALUop[2].DB_MAX_OUTPUT_PORT_TYPE
ALUop[3] <= ALUop[3].DB_MAX_OUTPUT_PORT_TYPE
ALUop[4] <= ALUop[4].DB_MAX_OUTPUT_PORT_TYPE
shamt[0] <= shamt[0].DB_MAX_OUTPUT_PORT_TYPE
shamt[1] <= shamt[1].DB_MAX_OUTPUT_PORT_TYPE
shamt[2] <= shamt[2].DB_MAX_OUTPUT_PORT_TYPE
shamt[3] <= shamt[3].DB_MAX_OUTPUT_PORT_TYPE
shamt[4] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
extended[0] => ALU_B.DATAB
extended[1] => ALU_B.DATAB
extended[2] => ALU_B.DATAB
extended[3] => ALU_B.DATAB
extended[4] => ALU_B.DATAB
extended[5] => ALU_B.DATAB
extended[6] => ALU_B.DATAB
extended[7] => ALU_B.DATAB
extended[8] => ALU_B.DATAB
extended[9] => ALU_B.DATAB
extended[10] => ALU_B.DATAB
extended[11] => ALU_B.DATAB
extended[12] => ALU_B.DATAB
extended[13] => ALU_B.DATAB
extended[14] => ALU_B.DATAB
extended[15] => ALU_B.DATAB
extended[16] => ALU_B.DATAB
extended[17] => ALU_B.DATAB
extended[18] => ALU_B.DATAB
extended[19] => ALU_B.DATAB
extended[20] => ALU_B.DATAB
extended[21] => ALU_B.DATAB
extended[22] => ALU_B.DATAB
extended[23] => ALU_B.DATAB
extended[24] => ALU_B.DATAB
extended[25] => ALU_B.DATAB
extended[26] => ALU_B.DATAB
extended[27] => ALU_B.DATAB
extended[28] => ALU_B.DATAB
extended[29] => ALU_B.DATAB
extended[30] => ALU_B.DATAB
extended[31] => ALU_B.DATAB
jump_target[0] <= jump_target[0].DB_MAX_OUTPUT_PORT_TYPE
jump_target[1] <= jump_target[1].DB_MAX_OUTPUT_PORT_TYPE
jump_target[2] <= jump_target[2].DB_MAX_OUTPUT_PORT_TYPE
jump_target[3] <= jump_target[3].DB_MAX_OUTPUT_PORT_TYPE
jump_target[4] <= jump_target[4].DB_MAX_OUTPUT_PORT_TYPE
jump_target[5] <= jump_target[5].DB_MAX_OUTPUT_PORT_TYPE
jump_target[6] <= jump_target[6].DB_MAX_OUTPUT_PORT_TYPE
jump_target[7] <= jump_target[7].DB_MAX_OUTPUT_PORT_TYPE
jump_target[8] <= jump_target[8].DB_MAX_OUTPUT_PORT_TYPE
jump_target[9] <= jump_target[9].DB_MAX_OUTPUT_PORT_TYPE
jump_target[10] <= jump_target[10].DB_MAX_OUTPUT_PORT_TYPE
jump_target[11] <= jump_target[11].DB_MAX_OUTPUT_PORT_TYPE
jump_target[12] <= jump_target[12].DB_MAX_OUTPUT_PORT_TYPE
jump_target[13] <= jump_target[13].DB_MAX_OUTPUT_PORT_TYPE
jump_target[14] <= jump_target[14].DB_MAX_OUTPUT_PORT_TYPE
jump_target[15] <= jump_target[15].DB_MAX_OUTPUT_PORT_TYPE
jump_target[16] <= jump_target[16].DB_MAX_OUTPUT_PORT_TYPE
jump_target[17] <= jump_target[17].DB_MAX_OUTPUT_PORT_TYPE
jump_target[18] <= jump_target[18].DB_MAX_OUTPUT_PORT_TYPE
jump_target[19] <= jump_target[19].DB_MAX_OUTPUT_PORT_TYPE
jump_target[20] <= jump_target[20].DB_MAX_OUTPUT_PORT_TYPE
jump_target[21] <= jump_target[21].DB_MAX_OUTPUT_PORT_TYPE
jump_target[22] <= jump_target[22].DB_MAX_OUTPUT_PORT_TYPE
jump_target[23] <= jump_target[23].DB_MAX_OUTPUT_PORT_TYPE
jump_target[24] <= jump_target[24].DB_MAX_OUTPUT_PORT_TYPE
jump_target[25] <= jump_target[25].DB_MAX_OUTPUT_PORT_TYPE
jump_target[26] <= jump_target[26].DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching
setx => branch_ctrl.IN0
N_extended[0] => N_extended[0].IN1
N_extended[1] => N_extended[1].IN1
N_extended[2] => N_extended[2].IN1
N_extended[3] => N_extended[3].IN1
N_extended[4] => N_extended[4].IN1
N_extended[5] => N_extended[5].IN1
N_extended[6] => N_extended[6].IN1
N_extended[7] => N_extended[7].IN1
N_extended[8] => N_extended[8].IN1
N_extended[9] => N_extended[9].IN1
N_extended[10] => N_extended[10].IN1
N_extended[11] => N_extended[11].IN1
N_extended[12] => N_extended[12].IN1
N_extended[13] => N_extended[13].IN1
N_extended[14] => N_extended[14].IN1
N_extended[15] => N_extended[15].IN1
N_extended[16] => N_extended[16].IN1
N_extended[17] => N_extended[17].IN1
N_extended[18] => N_extended[18].IN1
N_extended[19] => N_extended[19].IN1
N_extended[20] => N_extended[20].IN1
N_extended[21] => N_extended[21].IN1
N_extended[22] => N_extended[22].IN1
N_extended[23] => N_extended[23].IN1
N_extended[24] => N_extended[24].IN1
N_extended[25] => N_extended[25].IN1
N_extended[26] => N_extended[26].IN1
N_extended[27] => N_extended[27].IN1
N_extended[28] => N_extended[28].IN1
N_extended[29] => N_extended[29].IN1
N_extended[30] => N_extended[30].IN1
N_extended[31] => N_extended[31].IN1
target[0] => shifted_T[0].IN1
target[1] => shifted_T[1].IN1
target[2] => shifted_T[2].IN1
target[3] => shifted_T[3].IN1
target[4] => shifted_T[4].IN1
target[5] => shifted_T[5].IN1
target[6] => shifted_T[6].IN1
target[7] => shifted_T[7].IN1
target[8] => shifted_T[8].IN1
target[9] => shifted_T[9].IN1
target[10] => shifted_T[10].IN1
target[11] => shifted_T[11].IN1
target[12] => shifted_T[12].IN1
target[13] => shifted_T[13].IN1
target[14] => shifted_T[14].IN1
target[15] => shifted_T[15].IN1
target[16] => shifted_T[16].IN1
target[17] => shifted_T[17].IN1
target[18] => shifted_T[18].IN1
target[19] => shifted_T[19].IN1
target[20] => shifted_T[20].IN1
target[21] => shifted_T[21].IN1
target[22] => shifted_T[22].IN1
target[23] => shifted_T[23].IN1
target[24] => shifted_T[24].IN1
target[25] => shifted_T[25].IN1
target[26] => shifted_T[26].IN1
B_read[0] => B_read[0].IN2
B_read[1] => B_read[1].IN2
B_read[2] => B_read[2].IN2
B_read[3] => B_read[3].IN2
B_read[4] => B_read[4].IN2
B_read[5] => B_read[5].IN2
B_read[6] => B_read[6].IN2
B_read[7] => B_read[7].IN2
B_read[8] => B_read[8].IN2
B_read[9] => B_read[9].IN2
B_read[10] => B_read[10].IN2
B_read[11] => B_read[11].IN2
B_read[12] => B_read[12].IN2
B_read[13] => B_read[13].IN2
B_read[14] => B_read[14].IN2
B_read[15] => B_read[15].IN2
B_read[16] => B_read[16].IN2
B_read[17] => B_read[17].IN2
B_read[18] => B_read[18].IN2
B_read[19] => B_read[19].IN2
B_read[20] => B_read[20].IN2
B_read[21] => B_read[21].IN2
B_read[22] => B_read[22].IN2
B_read[23] => B_read[23].IN2
B_read[24] => B_read[24].IN2
B_read[25] => B_read[25].IN2
B_read[26] => B_read[26].IN2
B_read[27] => B_read[27].IN2
B_read[28] => B_read[28].IN2
B_read[29] => B_read[29].IN2
B_read[30] => B_read[30].IN2
B_read[31] => B_read[31].IN2
op[0] => use_shifted_T.IN1
op[0] => use_shifted_T.IN1
op[0] => use_shifted_T.IN1
op[0] => use_ALU_out.IN1
op[0] => use_ALU_out.IN1
op[0] => use_shifted_T.IN1
op[0] => use_readB.IN1
op[1] => use_shifted_T.IN1
op[1] => use_ALU_out.IN1
op[1] => use_ALU_out.IN1
op[1] => use_shifted_T.IN1
op[1] => use_shifted_T.IN1
op[1] => use_readB.IN1
op[2] => use_shifted_T.IN1
op[2] => use_ALU_out.IN1
op[2] => use_ALU_out.IN1
op[3] => use_ALU_out.IN0
op[3] => use_shifted_T.IN0
op[4] => use_shifted_T.IN1
op[4] => use_ALU_out.IN1
branch_ctrl <= branch_ctrl.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual => use_ALU_out.IN1
isLessThan => use_ALU_out.IN1
jump_address[0] <= jump_address[0].DB_MAX_OUTPUT_PORT_TYPE
jump_address[1] <= jump_address[1].DB_MAX_OUTPUT_PORT_TYPE
jump_address[2] <= jump_address[2].DB_MAX_OUTPUT_PORT_TYPE
jump_address[3] <= jump_address[3].DB_MAX_OUTPUT_PORT_TYPE
jump_address[4] <= jump_address[4].DB_MAX_OUTPUT_PORT_TYPE
jump_address[5] <= jump_address[5].DB_MAX_OUTPUT_PORT_TYPE
jump_address[6] <= jump_address[6].DB_MAX_OUTPUT_PORT_TYPE
jump_address[7] <= jump_address[7].DB_MAX_OUTPUT_PORT_TYPE
jump_address[8] <= jump_address[8].DB_MAX_OUTPUT_PORT_TYPE
jump_address[9] <= jump_address[9].DB_MAX_OUTPUT_PORT_TYPE
jump_address[10] <= jump_address[10].DB_MAX_OUTPUT_PORT_TYPE
jump_address[11] <= jump_address[11].DB_MAX_OUTPUT_PORT_TYPE
jump_address[12] <= jump_address[12].DB_MAX_OUTPUT_PORT_TYPE
jump_address[13] <= jump_address[13].DB_MAX_OUTPUT_PORT_TYPE
jump_address[14] <= jump_address[14].DB_MAX_OUTPUT_PORT_TYPE
jump_address[15] <= jump_address[15].DB_MAX_OUTPUT_PORT_TYPE
jump_address[16] <= jump_address[16].DB_MAX_OUTPUT_PORT_TYPE
jump_address[17] <= jump_address[17].DB_MAX_OUTPUT_PORT_TYPE
jump_address[18] <= jump_address[18].DB_MAX_OUTPUT_PORT_TYPE
jump_address[19] <= jump_address[19].DB_MAX_OUTPUT_PORT_TYPE
jump_address[20] <= jump_address[20].DB_MAX_OUTPUT_PORT_TYPE
jump_address[21] <= jump_address[21].DB_MAX_OUTPUT_PORT_TYPE
jump_address[22] <= jump_address[22].DB_MAX_OUTPUT_PORT_TYPE
jump_address[23] <= jump_address[23].DB_MAX_OUTPUT_PORT_TYPE
jump_address[24] <= jump_address[24].DB_MAX_OUTPUT_PORT_TYPE
jump_address[25] <= jump_address[25].DB_MAX_OUTPUT_PORT_TYPE
jump_address[26] <= jump_address[26].DB_MAX_OUTPUT_PORT_TYPE
jump_address[27] <= jump_address[27].DB_MAX_OUTPUT_PORT_TYPE
jump_address[28] <= jump_address[28].DB_MAX_OUTPUT_PORT_TYPE
jump_address[29] <= jump_address[29].DB_MAX_OUTPUT_PORT_TYPE
jump_address[30] <= jump_address[30].DB_MAX_OUTPUT_PORT_TYPE
jump_address[31] <= jump_address[31].DB_MAX_OUTPUT_PORT_TYPE
pc_dx[0] => pc_dx[0].IN1
pc_dx[1] => pc_dx[1].IN1
pc_dx[2] => pc_dx[2].IN1
pc_dx[3] => pc_dx[3].IN1
pc_dx[4] => pc_dx[4].IN1
pc_dx[5] => pc_dx[5].IN1
pc_dx[6] => pc_dx[6].IN1
pc_dx[7] => pc_dx[7].IN1
pc_dx[8] => pc_dx[8].IN1
pc_dx[9] => pc_dx[9].IN1
pc_dx[10] => pc_dx[10].IN1
pc_dx[11] => pc_dx[11].IN1
pc_dx[12] => pc_dx[12].IN1
pc_dx[13] => pc_dx[13].IN1
pc_dx[14] => pc_dx[14].IN1
pc_dx[15] => pc_dx[15].IN1
pc_dx[16] => pc_dx[16].IN1
pc_dx[17] => pc_dx[17].IN1
pc_dx[18] => pc_dx[18].IN1
pc_dx[19] => pc_dx[19].IN1
pc_dx[20] => pc_dx[20].IN1
pc_dx[21] => pc_dx[21].IN1
pc_dx[22] => pc_dx[22].IN1
pc_dx[23] => pc_dx[23].IN1
pc_dx[24] => pc_dx[24].IN1
pc_dx[25] => pc_dx[25].IN1
pc_dx[26] => pc_dx[26].IN1
pc_dx[27] => pc_dx[27].IN1
pc_dx[28] => pc_dx[28].IN1
pc_dx[29] => pc_dx[29].IN1
pc_dx[30] => pc_dx[30].IN1
pc_dx[31] => pc_dx[31].IN1


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_operandA[0] => data_operandA[0].IN4
data_operandA[1] => data_operandA[1].IN4
data_operandA[2] => data_operandA[2].IN4
data_operandA[3] => data_operandA[3].IN4
data_operandA[4] => data_operandA[4].IN4
data_operandA[5] => data_operandA[5].IN4
data_operandA[6] => data_operandA[6].IN4
data_operandA[7] => data_operandA[7].IN4
data_operandA[8] => data_operandA[8].IN4
data_operandA[9] => data_operandA[9].IN4
data_operandA[10] => data_operandA[10].IN4
data_operandA[11] => data_operandA[11].IN4
data_operandA[12] => data_operandA[12].IN4
data_operandA[13] => data_operandA[13].IN4
data_operandA[14] => data_operandA[14].IN4
data_operandA[15] => data_operandA[15].IN4
data_operandA[16] => data_operandA[16].IN4
data_operandA[17] => data_operandA[17].IN4
data_operandA[18] => data_operandA[18].IN4
data_operandA[19] => data_operandA[19].IN4
data_operandA[20] => data_operandA[20].IN4
data_operandA[21] => data_operandA[21].IN4
data_operandA[22] => data_operandA[22].IN4
data_operandA[23] => data_operandA[23].IN4
data_operandA[24] => data_operandA[24].IN4
data_operandA[25] => data_operandA[25].IN4
data_operandA[26] => data_operandA[26].IN4
data_operandA[27] => data_operandA[27].IN4
data_operandA[28] => data_operandA[28].IN4
data_operandA[29] => data_operandA[29].IN4
data_operandA[30] => data_operandA[30].IN4
data_operandA[31] => data_operandA[31].IN4
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
isLessThan <= ilt.DB_MAX_OUTPUT_PORT_TYPE
isNotZero <= notZero:ine.port0
overflow <= andovf.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|operandsZero:zero
flag <= f.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|operandsZero:zero|notZero:a0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|operandsZero:zero|notZero:b0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|minidecode:op
ADD <= add_on.DB_MAX_OUTPUT_PORT_TYPE
SUB <= subtract_on.DB_MAX_OUTPUT_PORT_TYPE
NOTHING <= nothing_on.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => subtract_on.IN0
opcode[0] => add_on.IN0
opcode[0] => nothing_on.IN0
opcode[1] => nothing_on.IN1
opcode[1] => add_on.IN1
opcode[1] => subtract_on.IN1
ZERO => add_on.IN2
ZERO => subtract_on.IN2
ZERO => nothing_on.IN2


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|and32:andab
out[0] <= loop[0].and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop[1].and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop[2].and1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop[3].and1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop[4].and1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop[5].and1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop[6].and1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop[7].and1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop[8].and1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop[9].and1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop[10].and1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop[11].and1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop[12].and1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop[13].and1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop[14].and1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop[15].and1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop[16].and1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop[17].and1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop[18].and1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop[19].and1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop[20].and1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop[21].and1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop[22].and1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop[23].and1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop[24].and1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop[25].and1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop[26].and1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop[27].and1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop[28].and1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop[29].and1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop[30].and1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop[31].and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => loop[0].and1.IN0
in1[1] => loop[1].and1.IN0
in1[2] => loop[2].and1.IN0
in1[3] => loop[3].and1.IN0
in1[4] => loop[4].and1.IN0
in1[5] => loop[5].and1.IN0
in1[6] => loop[6].and1.IN0
in1[7] => loop[7].and1.IN0
in1[8] => loop[8].and1.IN0
in1[9] => loop[9].and1.IN0
in1[10] => loop[10].and1.IN0
in1[11] => loop[11].and1.IN0
in1[12] => loop[12].and1.IN0
in1[13] => loop[13].and1.IN0
in1[14] => loop[14].and1.IN0
in1[15] => loop[15].and1.IN0
in1[16] => loop[16].and1.IN0
in1[17] => loop[17].and1.IN0
in1[18] => loop[18].and1.IN0
in1[19] => loop[19].and1.IN0
in1[20] => loop[20].and1.IN0
in1[21] => loop[21].and1.IN0
in1[22] => loop[22].and1.IN0
in1[23] => loop[23].and1.IN0
in1[24] => loop[24].and1.IN0
in1[25] => loop[25].and1.IN0
in1[26] => loop[26].and1.IN0
in1[27] => loop[27].and1.IN0
in1[28] => loop[28].and1.IN0
in1[29] => loop[29].and1.IN0
in1[30] => loop[30].and1.IN0
in1[31] => loop[31].and1.IN0
in2[0] => loop[0].and1.IN1
in2[1] => loop[1].and1.IN1
in2[2] => loop[2].and1.IN1
in2[3] => loop[3].and1.IN1
in2[4] => loop[4].and1.IN1
in2[5] => loop[5].and1.IN1
in2[6] => loop[6].and1.IN1
in2[7] => loop[7].and1.IN1
in2[8] => loop[8].and1.IN1
in2[9] => loop[9].and1.IN1
in2[10] => loop[10].and1.IN1
in2[11] => loop[11].and1.IN1
in2[12] => loop[12].and1.IN1
in2[13] => loop[13].and1.IN1
in2[14] => loop[14].and1.IN1
in2[15] => loop[15].and1.IN1
in2[16] => loop[16].and1.IN1
in2[17] => loop[17].and1.IN1
in2[18] => loop[18].and1.IN1
in2[19] => loop[19].and1.IN1
in2[20] => loop[20].and1.IN1
in2[21] => loop[21].and1.IN1
in2[22] => loop[22].and1.IN1
in2[23] => loop[23].and1.IN1
in2[24] => loop[24].and1.IN1
in2[25] => loop[25].and1.IN1
in2[26] => loop[26].and1.IN1
in2[27] => loop[27].and1.IN1
in2[28] => loop[28].and1.IN1
in2[29] => loop[29].and1.IN1
in2[30] => loop[30].and1.IN1
in2[31] => loop[31].and1.IN1


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|xorB:bis
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|xor32:xorab
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2[0] => comb.IN1
in2[1] => comb.IN1
in2[2] => comb.IN1
in2[3] => comb.IN1
in2[4] => comb.IN1
in2[5] => comb.IN1
in2[6] => comb.IN1
in2[7] => comb.IN1
in2[8] => comb.IN1
in2[9] => comb.IN1
in2[10] => comb.IN1
in2[11] => comb.IN1
in2[12] => comb.IN1
in2[13] => comb.IN1
in2[14] => comb.IN1
in2[15] => comb.IN1
in2[16] => comb.IN1
in2[17] => comb.IN1
in2[18] => comb.IN1
in2[19] => comb.IN1
in2[20] => comb.IN1
in2[21] => comb.IN1
in2[22] => comb.IN1
in2[23] => comb.IN1
in2[24] => comb.IN1
in2[25] => comb.IN1
in2[26] => comb.IN1
in2[27] => comb.IN1
in2[28] => comb.IN1
in2[29] => comb.IN1
in2[30] => comb.IN1
in2[31] => comb.IN1


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|add32:addab
sum[0] <= sum32:SUMxor.port0
sum[1] <= sum32:SUMxor.port0
sum[2] <= sum32:SUMxor.port0
sum[3] <= sum32:SUMxor.port0
sum[4] <= sum32:SUMxor.port0
sum[5] <= sum32:SUMxor.port0
sum[6] <= sum32:SUMxor.port0
sum[7] <= sum32:SUMxor.port0
sum[8] <= sum32:SUMxor.port0
sum[9] <= sum32:SUMxor.port0
sum[10] <= sum32:SUMxor.port0
sum[11] <= sum32:SUMxor.port0
sum[12] <= sum32:SUMxor.port0
sum[13] <= sum32:SUMxor.port0
sum[14] <= sum32:SUMxor.port0
sum[15] <= sum32:SUMxor.port0
sum[16] <= sum32:SUMxor.port0
sum[17] <= sum32:SUMxor.port0
sum[18] <= sum32:SUMxor.port0
sum[19] <= sum32:SUMxor.port0
sum[20] <= sum32:SUMxor.port0
sum[21] <= sum32:SUMxor.port0
sum[22] <= sum32:SUMxor.port0
sum[23] <= sum32:SUMxor.port0
sum[24] <= sum32:SUMxor.port0
sum[25] <= sum32:SUMxor.port0
sum[26] <= sum32:SUMxor.port0
sum[27] <= sum32:SUMxor.port0
sum[28] <= sum32:SUMxor.port0
sum[29] <= sum32:SUMxor.port0
sum[30] <= sum32:SUMxor.port0
sum[31] <= sum32:SUMxor.port0
overflow <= ovflw.DB_MAX_OUTPUT_PORT_TYPE
p[0] => p[0].IN2
p[1] => p[1].IN2
p[2] => p[2].IN2
p[3] => p[3].IN2
p[4] => p[4].IN2
p[5] => p[5].IN2
p[6] => p[6].IN2
p[7] => p[7].IN2
p[8] => p[8].IN2
p[9] => p[9].IN2
p[10] => p[10].IN2
p[11] => p[11].IN2
p[12] => p[12].IN2
p[13] => p[13].IN2
p[14] => p[14].IN2
p[15] => p[15].IN2
p[16] => p[16].IN2
p[17] => p[17].IN2
p[18] => p[18].IN2
p[19] => p[19].IN2
p[20] => p[20].IN2
p[21] => p[21].IN2
p[22] => p[22].IN2
p[23] => p[23].IN2
p[24] => p[24].IN2
p[25] => p[25].IN2
p[26] => p[26].IN2
p[27] => p[27].IN2
p[28] => p[28].IN2
p[29] => p[29].IN2
p[30] => p[30].IN2
p[31] => p[31].IN2
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
g[16] => g[16].IN1
g[17] => g[17].IN1
g[18] => g[18].IN1
g[19] => g[19].IN1
g[20] => g[20].IN1
g[21] => g[21].IN1
g[22] => g[22].IN1
g[23] => g[23].IN1
g[24] => g[24].IN1
g[25] => g[25].IN1
g[26] => g[26].IN1
g[27] => g[27].IN1
g[28] => g[28].IN1
g[29] => g[29].IN1
g[30] => g[30].IN1
g[31] => g[31].IN1
carryin => carryin.IN2


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|add32:addab|cla_8bit:add1
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|add32:addab|cla_8bit:add2
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|add32:addab|cla_8bit:add3
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|add32:addab|cla_8bit:add4
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|add32:addab|sum32:SUMxor
sum[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
p[0] => xor1.IN0
p[1] => xor2.IN0
p[2] => xor3.IN0
p[3] => xor4.IN0
p[4] => xor5.IN0
p[5] => xor6.IN0
p[6] => xor7.IN0
p[7] => xor8.IN0
p[8] => xor9.IN0
p[9] => xor10.IN0
p[10] => xor11.IN0
p[11] => xor12.IN0
p[12] => xor13.IN0
p[13] => xor14.IN0
p[14] => xor15.IN0
p[15] => xor16.IN0
p[16] => xor17.IN0
p[17] => xor18.IN0
p[18] => xor19.IN0
p[19] => xor20.IN0
p[20] => xor21.IN0
p[21] => xor22.IN0
p[22] => xor23.IN0
p[23] => xor24.IN0
p[24] => xor25.IN0
p[25] => xor26.IN0
p[26] => xor27.IN0
p[27] => xor28.IN0
p[28] => xor29.IN0
p[29] => xor30.IN0
p[30] => xor31.IN0
p[31] => xor32.IN0
c[0] => xor2.IN1
c[1] => xor3.IN1
c[2] => xor4.IN1
c[3] => xor5.IN1
c[4] => xor6.IN1
c[5] => xor7.IN1
c[6] => xor8.IN1
c[7] => xor9.IN1
c[8] => xor10.IN1
c[9] => xor11.IN1
c[10] => xor12.IN1
c[11] => xor13.IN1
c[12] => xor14.IN1
c[13] => xor15.IN1
c[14] => xor16.IN1
c[15] => xor17.IN1
c[16] => xor18.IN1
c[17] => xor19.IN1
c[18] => xor20.IN1
c[19] => xor21.IN1
c[20] => xor22.IN1
c[21] => xor23.IN1
c[22] => xor24.IN1
c[23] => xor25.IN1
c[24] => xor26.IN1
c[25] => xor27.IN1
c[26] => xor28.IN1
c[27] => xor29.IN1
c[28] => xor30.IN1
c[29] => xor31.IN1
c[30] => xor32.IN1
c[31] => ~NO_FANOUT~
cin => xor1.IN1


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|mytri32:out0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|mytri32:out1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|mytri32:out2
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|mytri32:out3
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mini_ALU:compute|notZero:ine
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|notZero:Bnzero
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mytri32:mytri0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mytri32:mytri1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|branch_ctrl:branching|mytri32:mytri2
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxA
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
e0 => e0.IN1
e1 => e1.IN1
e2 => e2.IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|graphics|skeleton:processor|processor:my_processor|mux31:muxA|mytri32:tria
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxA|mytri32:trib
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxA|mytri32:tric
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxB
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
e0 => e0.IN1
e1 => e1.IN1
e2 => e2.IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|graphics|skeleton:processor|processor:my_processor|mux31:muxB|mytri32:tria
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxB|mytri32:trib
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxB|mytri32:tric
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|alu:ALU
data_operandA[0] => data_operandA[0].IN6
data_operandA[1] => data_operandA[1].IN6
data_operandA[2] => data_operandA[2].IN6
data_operandA[3] => data_operandA[3].IN6
data_operandA[4] => data_operandA[4].IN6
data_operandA[5] => data_operandA[5].IN6
data_operandA[6] => data_operandA[6].IN6
data_operandA[7] => data_operandA[7].IN6
data_operandA[8] => data_operandA[8].IN6
data_operandA[9] => data_operandA[9].IN6
data_operandA[10] => data_operandA[10].IN6
data_operandA[11] => data_operandA[11].IN6
data_operandA[12] => data_operandA[12].IN6
data_operandA[13] => data_operandA[13].IN6
data_operandA[14] => data_operandA[14].IN6
data_operandA[15] => data_operandA[15].IN6
data_operandA[16] => data_operandA[16].IN6
data_operandA[17] => data_operandA[17].IN6
data_operandA[18] => data_operandA[18].IN6
data_operandA[19] => data_operandA[19].IN6
data_operandA[20] => data_operandA[20].IN6
data_operandA[21] => data_operandA[21].IN6
data_operandA[22] => data_operandA[22].IN6
data_operandA[23] => data_operandA[23].IN6
data_operandA[24] => data_operandA[24].IN6
data_operandA[25] => data_operandA[25].IN6
data_operandA[26] => data_operandA[26].IN6
data_operandA[27] => data_operandA[27].IN6
data_operandA[28] => data_operandA[28].IN6
data_operandA[29] => data_operandA[29].IN6
data_operandA[30] => data_operandA[30].IN6
data_operandA[31] => data_operandA[31].IN6
data_operandB[0] => data_operandB[0].IN3
data_operandB[1] => data_operandB[1].IN3
data_operandB[2] => data_operandB[2].IN3
data_operandB[3] => data_operandB[3].IN3
data_operandB[4] => data_operandB[4].IN3
data_operandB[5] => data_operandB[5].IN3
data_operandB[6] => data_operandB[6].IN3
data_operandB[7] => data_operandB[7].IN3
data_operandB[8] => data_operandB[8].IN3
data_operandB[9] => data_operandB[9].IN3
data_operandB[10] => data_operandB[10].IN3
data_operandB[11] => data_operandB[11].IN3
data_operandB[12] => data_operandB[12].IN3
data_operandB[13] => data_operandB[13].IN3
data_operandB[14] => data_operandB[14].IN3
data_operandB[15] => data_operandB[15].IN3
data_operandB[16] => data_operandB[16].IN3
data_operandB[17] => data_operandB[17].IN3
data_operandB[18] => data_operandB[18].IN3
data_operandB[19] => data_operandB[19].IN3
data_operandB[20] => data_operandB[20].IN3
data_operandB[21] => data_operandB[21].IN3
data_operandB[22] => data_operandB[22].IN3
data_operandB[23] => data_operandB[23].IN3
data_operandB[24] => data_operandB[24].IN3
data_operandB[25] => data_operandB[25].IN3
data_operandB[26] => data_operandB[26].IN3
data_operandB[27] => data_operandB[27].IN3
data_operandB[28] => data_operandB[28].IN3
data_operandB[29] => data_operandB[29].IN3
data_operandB[30] => data_operandB[30].IN3
data_operandB[31] => data_operandB[31].IN3
ctrl_ALUopcode[0] => ctrl_ALUopcode[0].IN1
ctrl_ALUopcode[1] => ctrl_ALUopcode[1].IN1
ctrl_ALUopcode[2] => ctrl_ALUopcode[2].IN1
ctrl_ALUopcode[3] => ctrl_ALUopcode[3].IN1
ctrl_ALUopcode[4] => ctrl_ALUopcode[4].IN1
ctrl_shiftamt[0] => ctrl_shiftamt[0].IN2
ctrl_shiftamt[1] => ctrl_shiftamt[1].IN2
ctrl_shiftamt[2] => ctrl_shiftamt[2].IN2
ctrl_shiftamt[3] => ctrl_shiftamt[3].IN2
ctrl_shiftamt[4] => ctrl_shiftamt[4].IN2
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= comb.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= ilt.DB_MAX_OUTPUT_PORT_TYPE
overflow <= andovf.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|operandsZero:zero
flag <= f.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|graphics|skeleton:processor|processor:my_processor|alu:ALU|operandsZero:zero|notZero:a0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|alu:ALU|operandsZero:zero|notZero:b0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|alu:ALU|opdecode:opc
add <= add_on.DB_MAX_OUTPUT_PORT_TYPE
subtract <= subtract_on.DB_MAX_OUTPUT_PORT_TYPE
AND <= AND_on.DB_MAX_OUTPUT_PORT_TYPE
OR <= OR_on.DB_MAX_OUTPUT_PORT_TYPE
sll <= sll_on.DB_MAX_OUTPUT_PORT_TYPE
sra <= sra_on.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => subtract_on.IN0
opcode[0] => OR_on.IN0
opcode[0] => sra_on.IN0
opcode[0] => add_on.IN0
opcode[0] => AND_on.IN0
opcode[0] => sll_on.IN0
opcode[1] => AND_on.IN1
opcode[1] => OR_on.IN1
opcode[1] => add_on.IN1
opcode[1] => subtract_on.IN1
opcode[1] => sll_on.IN1
opcode[1] => sra_on.IN1
opcode[2] => sll_on.IN2
opcode[2] => sra_on.IN2
opcode[2] => add_on.IN2
opcode[2] => subtract_on.IN2
opcode[2] => AND_on.IN2
opcode[2] => OR_on.IN2
opcode[3] => ~NO_FANOUT~
opcode[4] => ~NO_FANOUT~
ZERO => add_on.IN3
ZERO => subtract_on.IN3
ZERO => AND_on.IN3
ZERO => OR_on.IN3
ZERO => sll_on.IN3
ZERO => sra_on.IN3


|graphics|skeleton:processor|processor:my_processor|alu:ALU|and32:andab
out[0] <= loop[0].and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop[1].and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop[2].and1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop[3].and1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop[4].and1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop[5].and1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop[6].and1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop[7].and1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop[8].and1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop[9].and1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop[10].and1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop[11].and1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop[12].and1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop[13].and1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop[14].and1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop[15].and1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop[16].and1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop[17].and1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop[18].and1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop[19].and1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop[20].and1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop[21].and1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop[22].and1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop[23].and1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop[24].and1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop[25].and1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop[26].and1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop[27].and1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop[28].and1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop[29].and1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop[30].and1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop[31].and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => loop[0].and1.IN0
in1[1] => loop[1].and1.IN0
in1[2] => loop[2].and1.IN0
in1[3] => loop[3].and1.IN0
in1[4] => loop[4].and1.IN0
in1[5] => loop[5].and1.IN0
in1[6] => loop[6].and1.IN0
in1[7] => loop[7].and1.IN0
in1[8] => loop[8].and1.IN0
in1[9] => loop[9].and1.IN0
in1[10] => loop[10].and1.IN0
in1[11] => loop[11].and1.IN0
in1[12] => loop[12].and1.IN0
in1[13] => loop[13].and1.IN0
in1[14] => loop[14].and1.IN0
in1[15] => loop[15].and1.IN0
in1[16] => loop[16].and1.IN0
in1[17] => loop[17].and1.IN0
in1[18] => loop[18].and1.IN0
in1[19] => loop[19].and1.IN0
in1[20] => loop[20].and1.IN0
in1[21] => loop[21].and1.IN0
in1[22] => loop[22].and1.IN0
in1[23] => loop[23].and1.IN0
in1[24] => loop[24].and1.IN0
in1[25] => loop[25].and1.IN0
in1[26] => loop[26].and1.IN0
in1[27] => loop[27].and1.IN0
in1[28] => loop[28].and1.IN0
in1[29] => loop[29].and1.IN0
in1[30] => loop[30].and1.IN0
in1[31] => loop[31].and1.IN0
in2[0] => loop[0].and1.IN1
in2[1] => loop[1].and1.IN1
in2[2] => loop[2].and1.IN1
in2[3] => loop[3].and1.IN1
in2[4] => loop[4].and1.IN1
in2[5] => loop[5].and1.IN1
in2[6] => loop[6].and1.IN1
in2[7] => loop[7].and1.IN1
in2[8] => loop[8].and1.IN1
in2[9] => loop[9].and1.IN1
in2[10] => loop[10].and1.IN1
in2[11] => loop[11].and1.IN1
in2[12] => loop[12].and1.IN1
in2[13] => loop[13].and1.IN1
in2[14] => loop[14].and1.IN1
in2[15] => loop[15].and1.IN1
in2[16] => loop[16].and1.IN1
in2[17] => loop[17].and1.IN1
in2[18] => loop[18].and1.IN1
in2[19] => loop[19].and1.IN1
in2[20] => loop[20].and1.IN1
in2[21] => loop[21].and1.IN1
in2[22] => loop[22].and1.IN1
in2[23] => loop[23].and1.IN1
in2[24] => loop[24].and1.IN1
in2[25] => loop[25].and1.IN1
in2[26] => loop[26].and1.IN1
in2[27] => loop[27].and1.IN1
in2[28] => loop[28].and1.IN1
in2[29] => loop[29].and1.IN1
in2[30] => loop[30].and1.IN1
in2[31] => loop[31].and1.IN1


|graphics|skeleton:processor|processor:my_processor|alu:ALU|or32:orab
out[0] <= loop[0].or1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop[1].or1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop[2].or1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop[3].or1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop[4].or1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop[5].or1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop[6].or1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop[7].or1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop[8].or1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop[9].or1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop[10].or1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop[11].or1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop[12].or1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop[13].or1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop[14].or1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop[15].or1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop[16].or1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop[17].or1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop[18].or1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop[19].or1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop[20].or1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop[21].or1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop[22].or1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop[23].or1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop[24].or1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop[25].or1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop[26].or1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop[27].or1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop[28].or1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop[29].or1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop[30].or1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop[31].or1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => loop[0].or1.IN0
in1[1] => loop[1].or1.IN0
in1[2] => loop[2].or1.IN0
in1[3] => loop[3].or1.IN0
in1[4] => loop[4].or1.IN0
in1[5] => loop[5].or1.IN0
in1[6] => loop[6].or1.IN0
in1[7] => loop[7].or1.IN0
in1[8] => loop[8].or1.IN0
in1[9] => loop[9].or1.IN0
in1[10] => loop[10].or1.IN0
in1[11] => loop[11].or1.IN0
in1[12] => loop[12].or1.IN0
in1[13] => loop[13].or1.IN0
in1[14] => loop[14].or1.IN0
in1[15] => loop[15].or1.IN0
in1[16] => loop[16].or1.IN0
in1[17] => loop[17].or1.IN0
in1[18] => loop[18].or1.IN0
in1[19] => loop[19].or1.IN0
in1[20] => loop[20].or1.IN0
in1[21] => loop[21].or1.IN0
in1[22] => loop[22].or1.IN0
in1[23] => loop[23].or1.IN0
in1[24] => loop[24].or1.IN0
in1[25] => loop[25].or1.IN0
in1[26] => loop[26].or1.IN0
in1[27] => loop[27].or1.IN0
in1[28] => loop[28].or1.IN0
in1[29] => loop[29].or1.IN0
in1[30] => loop[30].or1.IN0
in1[31] => loop[31].or1.IN0
in2[0] => loop[0].or1.IN1
in2[1] => loop[1].or1.IN1
in2[2] => loop[2].or1.IN1
in2[3] => loop[3].or1.IN1
in2[4] => loop[4].or1.IN1
in2[5] => loop[5].or1.IN1
in2[6] => loop[6].or1.IN1
in2[7] => loop[7].or1.IN1
in2[8] => loop[8].or1.IN1
in2[9] => loop[9].or1.IN1
in2[10] => loop[10].or1.IN1
in2[11] => loop[11].or1.IN1
in2[12] => loop[12].or1.IN1
in2[13] => loop[13].or1.IN1
in2[14] => loop[14].or1.IN1
in2[15] => loop[15].or1.IN1
in2[16] => loop[16].or1.IN1
in2[17] => loop[17].or1.IN1
in2[18] => loop[18].or1.IN1
in2[19] => loop[19].or1.IN1
in2[20] => loop[20].or1.IN1
in2[21] => loop[21].or1.IN1
in2[22] => loop[22].or1.IN1
in2[23] => loop[23].or1.IN1
in2[24] => loop[24].or1.IN1
in2[25] => loop[25].or1.IN1
in2[26] => loop[26].or1.IN1
in2[27] => loop[27].or1.IN1
in2[28] => loop[28].or1.IN1
in2[29] => loop[29].or1.IN1
in2[30] => loop[30].or1.IN1
in2[31] => loop[31].or1.IN1


|graphics|skeleton:processor|processor:my_processor|alu:ALU|xorB:bis
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1


|graphics|skeleton:processor|processor:my_processor|alu:ALU|xor32:xorab
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2[0] => comb.IN1
in2[1] => comb.IN1
in2[2] => comb.IN1
in2[3] => comb.IN1
in2[4] => comb.IN1
in2[5] => comb.IN1
in2[6] => comb.IN1
in2[7] => comb.IN1
in2[8] => comb.IN1
in2[9] => comb.IN1
in2[10] => comb.IN1
in2[11] => comb.IN1
in2[12] => comb.IN1
in2[13] => comb.IN1
in2[14] => comb.IN1
in2[15] => comb.IN1
in2[16] => comb.IN1
in2[17] => comb.IN1
in2[18] => comb.IN1
in2[19] => comb.IN1
in2[20] => comb.IN1
in2[21] => comb.IN1
in2[22] => comb.IN1
in2[23] => comb.IN1
in2[24] => comb.IN1
in2[25] => comb.IN1
in2[26] => comb.IN1
in2[27] => comb.IN1
in2[28] => comb.IN1
in2[29] => comb.IN1
in2[30] => comb.IN1
in2[31] => comb.IN1


|graphics|skeleton:processor|processor:my_processor|alu:ALU|add32:addab
sum[0] <= sum32:SUMxor.port0
sum[1] <= sum32:SUMxor.port0
sum[2] <= sum32:SUMxor.port0
sum[3] <= sum32:SUMxor.port0
sum[4] <= sum32:SUMxor.port0
sum[5] <= sum32:SUMxor.port0
sum[6] <= sum32:SUMxor.port0
sum[7] <= sum32:SUMxor.port0
sum[8] <= sum32:SUMxor.port0
sum[9] <= sum32:SUMxor.port0
sum[10] <= sum32:SUMxor.port0
sum[11] <= sum32:SUMxor.port0
sum[12] <= sum32:SUMxor.port0
sum[13] <= sum32:SUMxor.port0
sum[14] <= sum32:SUMxor.port0
sum[15] <= sum32:SUMxor.port0
sum[16] <= sum32:SUMxor.port0
sum[17] <= sum32:SUMxor.port0
sum[18] <= sum32:SUMxor.port0
sum[19] <= sum32:SUMxor.port0
sum[20] <= sum32:SUMxor.port0
sum[21] <= sum32:SUMxor.port0
sum[22] <= sum32:SUMxor.port0
sum[23] <= sum32:SUMxor.port0
sum[24] <= sum32:SUMxor.port0
sum[25] <= sum32:SUMxor.port0
sum[26] <= sum32:SUMxor.port0
sum[27] <= sum32:SUMxor.port0
sum[28] <= sum32:SUMxor.port0
sum[29] <= sum32:SUMxor.port0
sum[30] <= sum32:SUMxor.port0
sum[31] <= sum32:SUMxor.port0
overflow <= ovflw.DB_MAX_OUTPUT_PORT_TYPE
p[0] => p[0].IN2
p[1] => p[1].IN2
p[2] => p[2].IN2
p[3] => p[3].IN2
p[4] => p[4].IN2
p[5] => p[5].IN2
p[6] => p[6].IN2
p[7] => p[7].IN2
p[8] => p[8].IN2
p[9] => p[9].IN2
p[10] => p[10].IN2
p[11] => p[11].IN2
p[12] => p[12].IN2
p[13] => p[13].IN2
p[14] => p[14].IN2
p[15] => p[15].IN2
p[16] => p[16].IN2
p[17] => p[17].IN2
p[18] => p[18].IN2
p[19] => p[19].IN2
p[20] => p[20].IN2
p[21] => p[21].IN2
p[22] => p[22].IN2
p[23] => p[23].IN2
p[24] => p[24].IN2
p[25] => p[25].IN2
p[26] => p[26].IN2
p[27] => p[27].IN2
p[28] => p[28].IN2
p[29] => p[29].IN2
p[30] => p[30].IN2
p[31] => p[31].IN2
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
g[16] => g[16].IN1
g[17] => g[17].IN1
g[18] => g[18].IN1
g[19] => g[19].IN1
g[20] => g[20].IN1
g[21] => g[21].IN1
g[22] => g[22].IN1
g[23] => g[23].IN1
g[24] => g[24].IN1
g[25] => g[25].IN1
g[26] => g[26].IN1
g[27] => g[27].IN1
g[28] => g[28].IN1
g[29] => g[29].IN1
g[30] => g[30].IN1
g[31] => g[31].IN1
carryin => carryin.IN2


|graphics|skeleton:processor|processor:my_processor|alu:ALU|add32:addab|cla_8bit:add1
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|alu:ALU|add32:addab|cla_8bit:add2
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|alu:ALU|add32:addab|cla_8bit:add3
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|alu:ALU|add32:addab|cla_8bit:add4
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|alu:ALU|add32:addab|sum32:SUMxor
sum[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
p[0] => xor1.IN0
p[1] => xor2.IN0
p[2] => xor3.IN0
p[3] => xor4.IN0
p[4] => xor5.IN0
p[5] => xor6.IN0
p[6] => xor7.IN0
p[7] => xor8.IN0
p[8] => xor9.IN0
p[9] => xor10.IN0
p[10] => xor11.IN0
p[11] => xor12.IN0
p[12] => xor13.IN0
p[13] => xor14.IN0
p[14] => xor15.IN0
p[15] => xor16.IN0
p[16] => xor17.IN0
p[17] => xor18.IN0
p[18] => xor19.IN0
p[19] => xor20.IN0
p[20] => xor21.IN0
p[21] => xor22.IN0
p[22] => xor23.IN0
p[23] => xor24.IN0
p[24] => xor25.IN0
p[25] => xor26.IN0
p[26] => xor27.IN0
p[27] => xor28.IN0
p[28] => xor29.IN0
p[29] => xor30.IN0
p[30] => xor31.IN0
p[31] => xor32.IN0
c[0] => xor2.IN1
c[1] => xor3.IN1
c[2] => xor4.IN1
c[3] => xor5.IN1
c[4] => xor6.IN1
c[5] => xor7.IN1
c[6] => xor8.IN1
c[7] => xor9.IN1
c[8] => xor10.IN1
c[9] => xor11.IN1
c[10] => xor12.IN1
c[11] => xor13.IN1
c[12] => xor14.IN1
c[13] => xor15.IN1
c[14] => xor16.IN1
c[15] => xor17.IN1
c[16] => xor18.IN1
c[17] => xor19.IN1
c[18] => xor20.IN1
c[19] => xor21.IN1
c[20] => xor22.IN1
c[21] => xor23.IN1
c[22] => xor24.IN1
c[23] => xor25.IN1
c[24] => xor26.IN1
c[25] => xor27.IN1
c[26] => xor28.IN1
c[27] => xor29.IN1
c[28] => xor30.IN1
c[29] => xor31.IN1
c[30] => xor32.IN1
c[31] => ~NO_FANOUT~
cin => xor1.IN1


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sra32:sraa
out[0] <= mux21:shift1orno.port3
out[1] <= mux21:shift1orno.port3
out[2] <= mux21:shift1orno.port3
out[3] <= mux21:shift1orno.port3
out[4] <= mux21:shift1orno.port3
out[5] <= mux21:shift1orno.port3
out[6] <= mux21:shift1orno.port3
out[7] <= mux21:shift1orno.port3
out[8] <= mux21:shift1orno.port3
out[9] <= mux21:shift1orno.port3
out[10] <= mux21:shift1orno.port3
out[11] <= mux21:shift1orno.port3
out[12] <= mux21:shift1orno.port3
out[13] <= mux21:shift1orno.port3
out[14] <= mux21:shift1orno.port3
out[15] <= mux21:shift1orno.port3
out[16] <= mux21:shift1orno.port3
out[17] <= mux21:shift1orno.port3
out[18] <= mux21:shift1orno.port3
out[19] <= mux21:shift1orno.port3
out[20] <= mux21:shift1orno.port3
out[21] <= mux21:shift1orno.port3
out[22] <= mux21:shift1orno.port3
out[23] <= mux21:shift1orno.port3
out[24] <= mux21:shift1orno.port3
out[25] <= mux21:shift1orno.port3
out[26] <= mux21:shift1orno.port3
out[27] <= mux21:shift1orno.port3
out[28] <= mux21:shift1orno.port3
out[29] <= mux21:shift1orno.port3
out[30] <= mux21:shift1orno.port3
out[31] <= mux21:shift1orno.port3
in[0] => in[0].IN1
in[1] => in[1].IN1
in[2] => in[2].IN1
in[3] => in[3].IN1
in[4] => in[4].IN1
in[5] => in[5].IN1
in[6] => in[6].IN1
in[7] => in[7].IN1
in[8] => in[8].IN1
in[9] => in[9].IN1
in[10] => in[10].IN1
in[11] => in[11].IN1
in[12] => in[12].IN1
in[13] => in[13].IN1
in[14] => in[14].IN1
in[15] => in[15].IN1
in[16] => shift16[0].IN2
in[17] => shift16[1].IN2
in[18] => shift16[2].IN2
in[19] => shift16[3].IN2
in[20] => shift16[4].IN2
in[21] => shift16[5].IN2
in[22] => shift16[6].IN2
in[23] => shift16[7].IN2
in[24] => shift16[8].IN2
in[25] => shift16[9].IN2
in[26] => shift16[10].IN2
in[27] => shift16[11].IN2
in[28] => shift16[12].IN2
in[29] => shift16[13].IN2
in[30] => shift16[14].IN2
in[31] => in[31].IN2
amt[0] => amt[0].IN1
amt[1] => amt[1].IN1
amt[2] => amt[2].IN1
amt[3] => amt[3].IN1
amt[4] => amt[4].IN1


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sra32:sraa|mux21:shift16orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sra32:sraa|mux21:shift8orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sra32:sraa|mux21:shift4orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sra32:sraa|mux21:shift2orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sra32:sraa|mux21:shift1orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sll32:slla
out[0] <= mux21:shift1orno.port3
out[1] <= mux21:shift1orno.port3
out[2] <= mux21:shift1orno.port3
out[3] <= mux21:shift1orno.port3
out[4] <= mux21:shift1orno.port3
out[5] <= mux21:shift1orno.port3
out[6] <= mux21:shift1orno.port3
out[7] <= mux21:shift1orno.port3
out[8] <= mux21:shift1orno.port3
out[9] <= mux21:shift1orno.port3
out[10] <= mux21:shift1orno.port3
out[11] <= mux21:shift1orno.port3
out[12] <= mux21:shift1orno.port3
out[13] <= mux21:shift1orno.port3
out[14] <= mux21:shift1orno.port3
out[15] <= mux21:shift1orno.port3
out[16] <= mux21:shift1orno.port3
out[17] <= mux21:shift1orno.port3
out[18] <= mux21:shift1orno.port3
out[19] <= mux21:shift1orno.port3
out[20] <= mux21:shift1orno.port3
out[21] <= mux21:shift1orno.port3
out[22] <= mux21:shift1orno.port3
out[23] <= mux21:shift1orno.port3
out[24] <= mux21:shift1orno.port3
out[25] <= mux21:shift1orno.port3
out[26] <= mux21:shift1orno.port3
out[27] <= mux21:shift1orno.port3
out[28] <= mux21:shift1orno.port3
out[29] <= mux21:shift1orno.port3
out[30] <= mux21:shift1orno.port3
out[31] <= mux21:shift1orno.port3
in[0] => shift16[16].IN2
in[1] => shift16[17].IN2
in[2] => shift16[18].IN2
in[3] => shift16[19].IN2
in[4] => shift16[20].IN2
in[5] => shift16[21].IN2
in[6] => shift16[22].IN2
in[7] => shift16[23].IN2
in[8] => shift16[24].IN2
in[9] => shift16[25].IN2
in[10] => shift16[26].IN2
in[11] => shift16[27].IN2
in[12] => shift16[28].IN2
in[13] => shift16[29].IN2
in[14] => shift16[30].IN2
in[15] => shift16[31].IN2
in[16] => in[16].IN1
in[17] => in[17].IN1
in[18] => in[18].IN1
in[19] => in[19].IN1
in[20] => in[20].IN1
in[21] => in[21].IN1
in[22] => in[22].IN1
in[23] => in[23].IN1
in[24] => in[24].IN1
in[25] => in[25].IN1
in[26] => in[26].IN1
in[27] => in[27].IN1
in[28] => in[28].IN1
in[29] => in[29].IN1
in[30] => in[30].IN1
in[31] => in[31].IN1
amt[0] => amt[0].IN1
amt[1] => amt[1].IN1
amt[2] => amt[2].IN1
amt[3] => amt[3].IN1
amt[4] => amt[4].IN1


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sll32:slla|mux21:shift16orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sll32:slla|mux21:shift8orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sll32:slla|mux21:shift4orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sll32:slla|mux21:shift2orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|sll32:slla|mux21:shift1orno
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|mytri32:out0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|mytri32:out2
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|mytri32:out3
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|mytri32:out4
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|mytri32:out5
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|mytri32:out1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|mytri32:out6
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|alu:ALU|notZero:ine
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|mux31:muxDXout
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
e0 => e0.IN1
e1 => e1.IN1
e2 => e2.IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|graphics|skeleton:processor|processor:my_processor|mux31:muxDXout|mytri32:tria
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxDXout|mytri32:trib
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxDXout|mytri32:tric
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md
data_operandA[0] => data_operandA[0].IN2
data_operandA[1] => data_operandA[1].IN2
data_operandA[2] => data_operandA[2].IN2
data_operandA[3] => data_operandA[3].IN2
data_operandA[4] => data_operandA[4].IN2
data_operandA[5] => data_operandA[5].IN2
data_operandA[6] => data_operandA[6].IN2
data_operandA[7] => data_operandA[7].IN2
data_operandA[8] => data_operandA[8].IN2
data_operandA[9] => data_operandA[9].IN2
data_operandA[10] => data_operandA[10].IN2
data_operandA[11] => data_operandA[11].IN2
data_operandA[12] => data_operandA[12].IN2
data_operandA[13] => data_operandA[13].IN2
data_operandA[14] => data_operandA[14].IN2
data_operandA[15] => data_operandA[15].IN2
data_operandA[16] => data_operandA[16].IN2
data_operandA[17] => data_operandA[17].IN2
data_operandA[18] => data_operandA[18].IN2
data_operandA[19] => data_operandA[19].IN2
data_operandA[20] => data_operandA[20].IN2
data_operandA[21] => data_operandA[21].IN2
data_operandA[22] => data_operandA[22].IN2
data_operandA[23] => data_operandA[23].IN2
data_operandA[24] => data_operandA[24].IN2
data_operandA[25] => data_operandA[25].IN2
data_operandA[26] => data_operandA[26].IN2
data_operandA[27] => data_operandA[27].IN2
data_operandA[28] => data_operandA[28].IN2
data_operandA[29] => data_operandA[29].IN2
data_operandA[30] => data_operandA[30].IN2
data_operandA[31] => data_operandA[31].IN2
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
ctrl_MULT => ctrl_MULT.IN3
ctrl_DIV => ctrl_DIV.IN3
clock => clock.IN4
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_exception <= data_exception.DB_MAX_OUTPUT_PORT_TYPE
data_resultRDY <= rdy.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|dflipflop:MULT
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply
product[0] <= mytri32:out.port0
product[1] <= mytri32:out.port0
product[2] <= mytri32:out.port0
product[3] <= mytri32:out.port0
product[4] <= mytri32:out.port0
product[5] <= mytri32:out.port0
product[6] <= mytri32:out.port0
product[7] <= mytri32:out.port0
product[8] <= mytri32:out.port0
product[9] <= mytri32:out.port0
product[10] <= mytri32:out.port0
product[11] <= mytri32:out.port0
product[12] <= mytri32:out.port0
product[13] <= mytri32:out.port0
product[14] <= mytri32:out.port0
product[15] <= mytri32:out.port0
product[16] <= mytri32:out.port0
product[17] <= mytri32:out.port0
product[18] <= mytri32:out.port0
product[19] <= mytri32:out.port0
product[20] <= mytri32:out.port0
product[21] <= mytri32:out.port0
product[22] <= mytri32:out.port0
product[23] <= mytri32:out.port0
product[24] <= mytri32:out.port0
product[25] <= mytri32:out.port0
product[26] <= mytri32:out.port0
product[27] <= mytri32:out.port0
product[28] <= mytri32:out.port0
product[29] <= mytri32:out.port0
product[30] <= mytri32:out.port0
product[31] <= mytri32:out.port0
clock => clock.IN3
reset_counter => reset_counter.IN1
ctrl_MULT => ctrl_MULT.IN3
ctrl_resultRDY <= ctrl_resultRDY.DB_MAX_OUTPUT_PORT_TYPE
data_exception <= data_ex.DB_MAX_OUTPUT_PORT_TYPE
multiplicand[0] => multiplicand[0].IN3
multiplicand[1] => multiplicand[1].IN3
multiplicand[2] => multiplicand[2].IN3
multiplicand[3] => multiplicand[3].IN3
multiplicand[4] => multiplicand[4].IN3
multiplicand[5] => multiplicand[5].IN3
multiplicand[6] => multiplicand[6].IN3
multiplicand[7] => multiplicand[7].IN3
multiplicand[8] => multiplicand[8].IN3
multiplicand[9] => multiplicand[9].IN3
multiplicand[10] => multiplicand[10].IN3
multiplicand[11] => multiplicand[11].IN3
multiplicand[12] => multiplicand[12].IN3
multiplicand[13] => multiplicand[13].IN3
multiplicand[14] => multiplicand[14].IN3
multiplicand[15] => multiplicand[15].IN3
multiplicand[16] => multiplicand[16].IN3
multiplicand[17] => multiplicand[17].IN3
multiplicand[18] => multiplicand[18].IN3
multiplicand[19] => multiplicand[19].IN3
multiplicand[20] => multiplicand[20].IN3
multiplicand[21] => multiplicand[21].IN3
multiplicand[22] => multiplicand[22].IN3
multiplicand[23] => multiplicand[23].IN3
multiplicand[24] => multiplicand[24].IN3
multiplicand[25] => multiplicand[25].IN3
multiplicand[26] => multiplicand[26].IN3
multiplicand[27] => multiplicand[27].IN3
multiplicand[28] => multiplicand[28].IN3
multiplicand[29] => multiplicand[29].IN3
multiplicand[30] => multiplicand[30].IN3
multiplicand[31] => multiplicand[31].IN3
multiplier[0] => multiplier[0].IN2
multiplier[1] => multiplier[1].IN2
multiplier[2] => multiplier[2].IN2
multiplier[3] => multiplier[3].IN2
multiplier[4] => multiplier[4].IN2
multiplier[5] => multiplier[5].IN2
multiplier[6] => multiplier[6].IN2
multiplier[7] => multiplier[7].IN2
multiplier[8] => multiplier[8].IN2
multiplier[9] => multiplier[9].IN2
multiplier[10] => multiplier[10].IN2
multiplier[11] => multiplier[11].IN2
multiplier[12] => multiplier[12].IN2
multiplier[13] => multiplier[13].IN2
multiplier[14] => multiplier[14].IN2
multiplier[15] => multiplier[15].IN2
multiplier[16] => multiplier[16].IN2
multiplier[17] => multiplier[17].IN2
multiplier[18] => multiplier[18].IN2
multiplier[19] => multiplier[19].IN2
multiplier[20] => multiplier[20].IN2
multiplier[21] => multiplier[21].IN2
multiplier[22] => multiplier[22].IN2
multiplier[23] => multiplier[23].IN2
multiplier[24] => multiplier[24].IN2
multiplier[25] => multiplier[25].IN2
multiplier[26] => multiplier[26].IN2
multiplier[27] => multiplier[27].IN2
multiplier[28] => multiplier[28].IN2
multiplier[29] => multiplier[29].IN2
multiplier[30] => multiplier[30].IN2
multiplier[31] => multiplier[31].IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|shift_32bit_leftby_1:shiftM
out[0] <= <GND>
out[1] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[29].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[30].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[1].DATAIN
in[1] => out[2].DATAIN
in[2] => out[3].DATAIN
in[3] => out[4].DATAIN
in[4] => out[5].DATAIN
in[5] => out[6].DATAIN
in[6] => out[7].DATAIN
in[7] => out[8].DATAIN
in[8] => out[9].DATAIN
in[9] => out[10].DATAIN
in[10] => out[11].DATAIN
in[11] => out[12].DATAIN
in[12] => out[13].DATAIN
in[13] => out[14].DATAIN
in[14] => out[15].DATAIN
in[15] => out[16].DATAIN
in[16] => out[17].DATAIN
in[17] => out[18].DATAIN
in[18] => out[19].DATAIN
in[19] => out[20].DATAIN
in[20] => out[21].DATAIN
in[21] => out[22].DATAIN
in[22] => out[23].DATAIN
in[23] => out[24].DATAIN
in[24] => out[25].DATAIN
in[25] => out[26].DATAIN
in[26] => out[27].DATAIN
in[27] => out[28].DATAIN
in[28] => out[29].DATAIN
in[29] => out[30].DATAIN
in[30] => out[31].DATAIN
in[31] => ~NO_FANOUT~


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mux21:MormS
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count
counter[0] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[8] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[9] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[10] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[11] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[12] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[13] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[14] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[15] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[16] <= dflipflop:dffh.port5
data_resultRDY <= dflipflop:dffh.port5
clk => clk.IN17
reset => reset.IN16
ctrl_MULT => ctrl_MULT.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dff3
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dff4
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dff5
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dff6
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dff7
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dff8
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dff9
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dffa
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dffb
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dffc
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dffd
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dfff
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dffg
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|count_16:count|dflipflop:dffh
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth
SHIFT_out <= SHIFT_out.DB_MAX_OUTPUT_PORT_TYPE
SUB_out <= SUB_out.DB_MAX_OUTPUT_PORT_TYPE
NOTHING_out <= NOTHING_out.DB_MAX_OUTPUT_PORT_TYPE
counter[0] => NOTHING_out.OE
counter[0] => SUB_out.OE
counter[0] => SHIFT_out.OE
counter[1] => NOTHING_out.OE
counter[1] => SUB_out.OE
counter[1] => SHIFT_out.OE
counter[2] => NOTHING_out.OE
counter[2] => SUB_out.OE
counter[2] => SHIFT_out.OE
counter[3] => NOTHING_out.OE
counter[3] => SUB_out.OE
counter[3] => SHIFT_out.OE
counter[4] => NOTHING_out.OE
counter[4] => SUB_out.OE
counter[4] => SHIFT_out.OE
counter[5] => NOTHING_out.OE
counter[5] => SUB_out.OE
counter[5] => SHIFT_out.OE
counter[6] => NOTHING_out.OE
counter[6] => SUB_out.OE
counter[6] => SHIFT_out.OE
counter[7] => NOTHING_out.OE
counter[7] => SUB_out.OE
counter[7] => SHIFT_out.OE
counter[8] => NOTHING_out.OE
counter[8] => SUB_out.OE
counter[8] => SHIFT_out.OE
counter[9] => NOTHING_out.OE
counter[9] => SUB_out.OE
counter[9] => SHIFT_out.OE
counter[10] => NOTHING_out.OE
counter[10] => SUB_out.OE
counter[10] => SHIFT_out.OE
counter[11] => NOTHING_out.OE
counter[11] => SUB_out.OE
counter[11] => SHIFT_out.OE
counter[12] => NOTHING_out.OE
counter[12] => SUB_out.OE
counter[12] => SHIFT_out.OE
counter[13] => NOTHING_out.OE
counter[13] => SUB_out.OE
counter[13] => SHIFT_out.OE
counter[14] => NOTHING_out.OE
counter[14] => SUB_out.OE
counter[14] => SHIFT_out.OE
counter[15] => NOTHING_out.OE
counter[15] => SUB_out.OE
counter[15] => SHIFT_out.OE
counter[16] => ~NO_FANOUT~
multiplier[0] => multiplier[0].IN1
multiplier[1] => multiplier[1].IN1
multiplier[2] => multiplier[2].IN1
multiplier[3] => multiplier[3].IN1
multiplier[4] => multiplier[4].IN1
multiplier[5] => multiplier[5].IN1
multiplier[6] => multiplier[6].IN1
multiplier[7] => multiplier[7].IN1
multiplier[8] => multiplier[8].IN1
multiplier[9] => multiplier[9].IN1
multiplier[10] => multiplier[10].IN1
multiplier[11] => multiplier[11].IN1
multiplier[12] => multiplier[12].IN1
multiplier[13] => multiplier[13].IN1
multiplier[14] => multiplier[14].IN1
multiplier[15] => multiplier[15].IN1
multiplier[16] => multiplier[16].IN1
multiplier[17] => multiplier[17].IN1
multiplier[18] => multiplier[18].IN1
multiplier[19] => multiplier[19].IN1
multiplier[20] => multiplier[20].IN1
multiplier[21] => multiplier[21].IN1
multiplier[22] => multiplier[22].IN1
multiplier[23] => multiplier[23].IN1
multiplier[24] => multiplier[24].IN1
multiplier[25] => multiplier[25].IN1
multiplier[26] => multiplier[26].IN1
multiplier[27] => multiplier[27].IN1
multiplier[28] => multiplier[28].IN1
multiplier[29] => multiplier[29].IN1
multiplier[30] => multiplier[30].IN1
multiplier[31] => multiplier[31].IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth
SHIFT[0] <= booth:booth0.port0
SHIFT[1] <= booth:booth1.port0
SHIFT[2] <= booth:booth2.port0
SHIFT[3] <= booth:booth3.port0
SHIFT[4] <= booth:booth4.port0
SHIFT[5] <= booth:booth5.port0
SHIFT[6] <= booth:booth6.port0
SHIFT[7] <= booth:booth7.port0
SHIFT[8] <= booth:booth8.port0
SHIFT[9] <= booth:booth9.port0
SHIFT[10] <= booth:bootha.port0
SHIFT[11] <= booth:boothb.port0
SHIFT[12] <= booth:boothc.port0
SHIFT[13] <= booth:boothd.port0
SHIFT[14] <= booth:boothe.port0
SHIFT[15] <= booth:boothf.port0
SUB[0] <= booth:booth0.port1
SUB[1] <= booth:booth1.port1
SUB[2] <= booth:booth2.port1
SUB[3] <= booth:booth3.port1
SUB[4] <= booth:booth4.port1
SUB[5] <= booth:booth5.port1
SUB[6] <= booth:booth6.port1
SUB[7] <= booth:booth7.port1
SUB[8] <= booth:booth8.port1
SUB[9] <= booth:booth9.port1
SUB[10] <= booth:bootha.port1
SUB[11] <= booth:boothb.port1
SUB[12] <= booth:boothc.port1
SUB[13] <= booth:boothd.port1
SUB[14] <= booth:boothe.port1
SUB[15] <= booth:boothf.port1
NOTHING[0] <= booth:booth0.port2
NOTHING[1] <= booth:booth1.port2
NOTHING[2] <= booth:booth2.port2
NOTHING[3] <= booth:booth3.port2
NOTHING[4] <= booth:booth4.port2
NOTHING[5] <= booth:booth5.port2
NOTHING[6] <= booth:booth6.port2
NOTHING[7] <= booth:booth7.port2
NOTHING[8] <= booth:booth8.port2
NOTHING[9] <= booth:booth9.port2
NOTHING[10] <= booth:bootha.port2
NOTHING[11] <= booth:boothb.port2
NOTHING[12] <= booth:boothc.port2
NOTHING[13] <= booth:boothd.port2
NOTHING[14] <= booth:boothe.port2
NOTHING[15] <= booth:boothf.port2
multiplier[0] => extend_multiplier[1].IN1
multiplier[1] => extend_multiplier[2].IN2
multiplier[2] => extend_multiplier[3].IN1
multiplier[3] => extend_multiplier[4].IN2
multiplier[4] => extend_multiplier[5].IN1
multiplier[5] => extend_multiplier[6].IN2
multiplier[6] => extend_multiplier[7].IN1
multiplier[7] => extend_multiplier[8].IN2
multiplier[8] => extend_multiplier[9].IN1
multiplier[9] => extend_multiplier[10].IN2
multiplier[10] => extend_multiplier[11].IN1
multiplier[11] => extend_multiplier[12].IN2
multiplier[12] => extend_multiplier[13].IN1
multiplier[13] => extend_multiplier[14].IN2
multiplier[14] => extend_multiplier[15].IN1
multiplier[15] => extend_multiplier[16].IN2
multiplier[16] => extend_multiplier[17].IN1
multiplier[17] => extend_multiplier[18].IN2
multiplier[18] => extend_multiplier[19].IN1
multiplier[19] => extend_multiplier[20].IN2
multiplier[20] => extend_multiplier[21].IN1
multiplier[21] => extend_multiplier[22].IN2
multiplier[22] => extend_multiplier[23].IN1
multiplier[23] => extend_multiplier[24].IN2
multiplier[24] => extend_multiplier[25].IN1
multiplier[25] => extend_multiplier[26].IN2
multiplier[26] => extend_multiplier[27].IN1
multiplier[27] => extend_multiplier[28].IN2
multiplier[28] => extend_multiplier[29].IN1
multiplier[29] => extend_multiplier[30].IN2
multiplier[30] => extend_multiplier[31].IN1
multiplier[31] => extend_multiplier[32].IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth0
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth1
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth2
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth3
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth4
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth5
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth6
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth7
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth8
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:booth9
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:bootha
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:boothb
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:boothc
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:boothd
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:boothe
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|control:booth|booth_ctrl:booth|booth:boothf
shift <= or_shift.DB_MAX_OUTPUT_PORT_TYPE
sub <= or_sub.DB_MAX_OUTPUT_PORT_TYPE
nothing <= or_nothing.DB_MAX_OUTPUT_PORT_TYPE
lsb_multiplier[0] => and3.IN0
lsb_multiplier[0] => and5.IN0
lsb_multiplier[0] => and7.IN0
lsb_multiplier[0] => and0.IN0
lsb_multiplier[0] => and4.IN0
lsb_multiplier[0] => and6.IN0
lsb_multiplier[1] => and3.IN1
lsb_multiplier[1] => and6.IN1
lsb_multiplier[1] => and7.IN1
lsb_multiplier[1] => and0.IN1
lsb_multiplier[1] => and4.IN1
lsb_multiplier[1] => and5.IN1
lsb_multiplier[2] => and4.IN2
lsb_multiplier[2] => and5.IN2
lsb_multiplier[2] => and6.IN2
lsb_multiplier[2] => and7.IN2
lsb_multiplier[2] => and0.IN2
lsb_multiplier[2] => and3.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_operandA[0] => data_operandA[0].IN4
data_operandA[1] => data_operandA[1].IN4
data_operandA[2] => data_operandA[2].IN4
data_operandA[3] => data_operandA[3].IN4
data_operandA[4] => data_operandA[4].IN4
data_operandA[5] => data_operandA[5].IN4
data_operandA[6] => data_operandA[6].IN4
data_operandA[7] => data_operandA[7].IN4
data_operandA[8] => data_operandA[8].IN4
data_operandA[9] => data_operandA[9].IN4
data_operandA[10] => data_operandA[10].IN4
data_operandA[11] => data_operandA[11].IN4
data_operandA[12] => data_operandA[12].IN4
data_operandA[13] => data_operandA[13].IN4
data_operandA[14] => data_operandA[14].IN4
data_operandA[15] => data_operandA[15].IN4
data_operandA[16] => data_operandA[16].IN4
data_operandA[17] => data_operandA[17].IN4
data_operandA[18] => data_operandA[18].IN4
data_operandA[19] => data_operandA[19].IN4
data_operandA[20] => data_operandA[20].IN4
data_operandA[21] => data_operandA[21].IN4
data_operandA[22] => data_operandA[22].IN4
data_operandA[23] => data_operandA[23].IN4
data_operandA[24] => data_operandA[24].IN4
data_operandA[25] => data_operandA[25].IN4
data_operandA[26] => data_operandA[26].IN4
data_operandA[27] => data_operandA[27].IN4
data_operandA[28] => data_operandA[28].IN4
data_operandA[29] => data_operandA[29].IN4
data_operandA[30] => data_operandA[30].IN4
data_operandA[31] => data_operandA[31].IN4
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
isLessThan <= ilt.DB_MAX_OUTPUT_PORT_TYPE
isNotZero <= notZero:ine.port0
overflow <= andovf.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|operandsZero:zero
flag <= f.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|operandsZero:zero|notZero:a0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|operandsZero:zero|notZero:b0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|minidecode:op
ADD <= add_on.DB_MAX_OUTPUT_PORT_TYPE
SUB <= subtract_on.DB_MAX_OUTPUT_PORT_TYPE
NOTHING <= nothing_on.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => subtract_on.IN0
opcode[0] => add_on.IN0
opcode[0] => nothing_on.IN0
opcode[1] => nothing_on.IN1
opcode[1] => add_on.IN1
opcode[1] => subtract_on.IN1
ZERO => add_on.IN2
ZERO => subtract_on.IN2
ZERO => nothing_on.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|and32:andab
out[0] <= loop[0].and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop[1].and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop[2].and1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop[3].and1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop[4].and1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop[5].and1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop[6].and1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop[7].and1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop[8].and1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop[9].and1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop[10].and1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop[11].and1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop[12].and1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop[13].and1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop[14].and1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop[15].and1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop[16].and1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop[17].and1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop[18].and1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop[19].and1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop[20].and1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop[21].and1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop[22].and1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop[23].and1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop[24].and1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop[25].and1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop[26].and1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop[27].and1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop[28].and1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop[29].and1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop[30].and1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop[31].and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => loop[0].and1.IN0
in1[1] => loop[1].and1.IN0
in1[2] => loop[2].and1.IN0
in1[3] => loop[3].and1.IN0
in1[4] => loop[4].and1.IN0
in1[5] => loop[5].and1.IN0
in1[6] => loop[6].and1.IN0
in1[7] => loop[7].and1.IN0
in1[8] => loop[8].and1.IN0
in1[9] => loop[9].and1.IN0
in1[10] => loop[10].and1.IN0
in1[11] => loop[11].and1.IN0
in1[12] => loop[12].and1.IN0
in1[13] => loop[13].and1.IN0
in1[14] => loop[14].and1.IN0
in1[15] => loop[15].and1.IN0
in1[16] => loop[16].and1.IN0
in1[17] => loop[17].and1.IN0
in1[18] => loop[18].and1.IN0
in1[19] => loop[19].and1.IN0
in1[20] => loop[20].and1.IN0
in1[21] => loop[21].and1.IN0
in1[22] => loop[22].and1.IN0
in1[23] => loop[23].and1.IN0
in1[24] => loop[24].and1.IN0
in1[25] => loop[25].and1.IN0
in1[26] => loop[26].and1.IN0
in1[27] => loop[27].and1.IN0
in1[28] => loop[28].and1.IN0
in1[29] => loop[29].and1.IN0
in1[30] => loop[30].and1.IN0
in1[31] => loop[31].and1.IN0
in2[0] => loop[0].and1.IN1
in2[1] => loop[1].and1.IN1
in2[2] => loop[2].and1.IN1
in2[3] => loop[3].and1.IN1
in2[4] => loop[4].and1.IN1
in2[5] => loop[5].and1.IN1
in2[6] => loop[6].and1.IN1
in2[7] => loop[7].and1.IN1
in2[8] => loop[8].and1.IN1
in2[9] => loop[9].and1.IN1
in2[10] => loop[10].and1.IN1
in2[11] => loop[11].and1.IN1
in2[12] => loop[12].and1.IN1
in2[13] => loop[13].and1.IN1
in2[14] => loop[14].and1.IN1
in2[15] => loop[15].and1.IN1
in2[16] => loop[16].and1.IN1
in2[17] => loop[17].and1.IN1
in2[18] => loop[18].and1.IN1
in2[19] => loop[19].and1.IN1
in2[20] => loop[20].and1.IN1
in2[21] => loop[21].and1.IN1
in2[22] => loop[22].and1.IN1
in2[23] => loop[23].and1.IN1
in2[24] => loop[24].and1.IN1
in2[25] => loop[25].and1.IN1
in2[26] => loop[26].and1.IN1
in2[27] => loop[27].and1.IN1
in2[28] => loop[28].and1.IN1
in2[29] => loop[29].and1.IN1
in2[30] => loop[30].and1.IN1
in2[31] => loop[31].and1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|xorB:bis
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|xor32:xorab
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2[0] => comb.IN1
in2[1] => comb.IN1
in2[2] => comb.IN1
in2[3] => comb.IN1
in2[4] => comb.IN1
in2[5] => comb.IN1
in2[6] => comb.IN1
in2[7] => comb.IN1
in2[8] => comb.IN1
in2[9] => comb.IN1
in2[10] => comb.IN1
in2[11] => comb.IN1
in2[12] => comb.IN1
in2[13] => comb.IN1
in2[14] => comb.IN1
in2[15] => comb.IN1
in2[16] => comb.IN1
in2[17] => comb.IN1
in2[18] => comb.IN1
in2[19] => comb.IN1
in2[20] => comb.IN1
in2[21] => comb.IN1
in2[22] => comb.IN1
in2[23] => comb.IN1
in2[24] => comb.IN1
in2[25] => comb.IN1
in2[26] => comb.IN1
in2[27] => comb.IN1
in2[28] => comb.IN1
in2[29] => comb.IN1
in2[30] => comb.IN1
in2[31] => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|add32:addab
sum[0] <= sum32:SUMxor.port0
sum[1] <= sum32:SUMxor.port0
sum[2] <= sum32:SUMxor.port0
sum[3] <= sum32:SUMxor.port0
sum[4] <= sum32:SUMxor.port0
sum[5] <= sum32:SUMxor.port0
sum[6] <= sum32:SUMxor.port0
sum[7] <= sum32:SUMxor.port0
sum[8] <= sum32:SUMxor.port0
sum[9] <= sum32:SUMxor.port0
sum[10] <= sum32:SUMxor.port0
sum[11] <= sum32:SUMxor.port0
sum[12] <= sum32:SUMxor.port0
sum[13] <= sum32:SUMxor.port0
sum[14] <= sum32:SUMxor.port0
sum[15] <= sum32:SUMxor.port0
sum[16] <= sum32:SUMxor.port0
sum[17] <= sum32:SUMxor.port0
sum[18] <= sum32:SUMxor.port0
sum[19] <= sum32:SUMxor.port0
sum[20] <= sum32:SUMxor.port0
sum[21] <= sum32:SUMxor.port0
sum[22] <= sum32:SUMxor.port0
sum[23] <= sum32:SUMxor.port0
sum[24] <= sum32:SUMxor.port0
sum[25] <= sum32:SUMxor.port0
sum[26] <= sum32:SUMxor.port0
sum[27] <= sum32:SUMxor.port0
sum[28] <= sum32:SUMxor.port0
sum[29] <= sum32:SUMxor.port0
sum[30] <= sum32:SUMxor.port0
sum[31] <= sum32:SUMxor.port0
overflow <= ovflw.DB_MAX_OUTPUT_PORT_TYPE
p[0] => p[0].IN2
p[1] => p[1].IN2
p[2] => p[2].IN2
p[3] => p[3].IN2
p[4] => p[4].IN2
p[5] => p[5].IN2
p[6] => p[6].IN2
p[7] => p[7].IN2
p[8] => p[8].IN2
p[9] => p[9].IN2
p[10] => p[10].IN2
p[11] => p[11].IN2
p[12] => p[12].IN2
p[13] => p[13].IN2
p[14] => p[14].IN2
p[15] => p[15].IN2
p[16] => p[16].IN2
p[17] => p[17].IN2
p[18] => p[18].IN2
p[19] => p[19].IN2
p[20] => p[20].IN2
p[21] => p[21].IN2
p[22] => p[22].IN2
p[23] => p[23].IN2
p[24] => p[24].IN2
p[25] => p[25].IN2
p[26] => p[26].IN2
p[27] => p[27].IN2
p[28] => p[28].IN2
p[29] => p[29].IN2
p[30] => p[30].IN2
p[31] => p[31].IN2
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
g[16] => g[16].IN1
g[17] => g[17].IN1
g[18] => g[18].IN1
g[19] => g[19].IN1
g[20] => g[20].IN1
g[21] => g[21].IN1
g[22] => g[22].IN1
g[23] => g[23].IN1
g[24] => g[24].IN1
g[25] => g[25].IN1
g[26] => g[26].IN1
g[27] => g[27].IN1
g[28] => g[28].IN1
g[29] => g[29].IN1
g[30] => g[30].IN1
g[31] => g[31].IN1
carryin => carryin.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|add32:addab|cla_8bit:add1
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|add32:addab|cla_8bit:add2
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|add32:addab|cla_8bit:add3
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|add32:addab|cla_8bit:add4
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|add32:addab|sum32:SUMxor
sum[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
p[0] => xor1.IN0
p[1] => xor2.IN0
p[2] => xor3.IN0
p[3] => xor4.IN0
p[4] => xor5.IN0
p[5] => xor6.IN0
p[6] => xor7.IN0
p[7] => xor8.IN0
p[8] => xor9.IN0
p[9] => xor10.IN0
p[10] => xor11.IN0
p[11] => xor12.IN0
p[12] => xor13.IN0
p[13] => xor14.IN0
p[14] => xor15.IN0
p[15] => xor16.IN0
p[16] => xor17.IN0
p[17] => xor18.IN0
p[18] => xor19.IN0
p[19] => xor20.IN0
p[20] => xor21.IN0
p[21] => xor22.IN0
p[22] => xor23.IN0
p[23] => xor24.IN0
p[24] => xor25.IN0
p[25] => xor26.IN0
p[26] => xor27.IN0
p[27] => xor28.IN0
p[28] => xor29.IN0
p[29] => xor30.IN0
p[30] => xor31.IN0
p[31] => xor32.IN0
c[0] => xor2.IN1
c[1] => xor3.IN1
c[2] => xor4.IN1
c[3] => xor5.IN1
c[4] => xor6.IN1
c[5] => xor7.IN1
c[6] => xor8.IN1
c[7] => xor9.IN1
c[8] => xor10.IN1
c[9] => xor11.IN1
c[10] => xor12.IN1
c[11] => xor13.IN1
c[12] => xor14.IN1
c[13] => xor15.IN1
c[14] => xor16.IN1
c[15] => xor17.IN1
c[16] => xor18.IN1
c[17] => xor19.IN1
c[18] => xor20.IN1
c[19] => xor21.IN1
c[20] => xor22.IN1
c[21] => xor23.IN1
c[22] => xor24.IN1
c[23] => xor25.IN1
c[24] => xor26.IN1
c[25] => xor27.IN1
c[26] => xor28.IN1
c[27] => xor29.IN1
c[28] => xor30.IN1
c[29] => xor31.IN1
c[30] => xor32.IN1
c[31] => ~NO_FANOUT~
cin => xor1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|mytri32:out0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|mytri32:out1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|mytri32:out2
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|mytri32:out3
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mini_ALU:alu|notZero:ine
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_output[32] <= dflipflop:dff_loop[32].dff1.port5
data_output[33] <= dflipflop:dff_loop[33].dff1.port5
data_output[34] <= dflipflop:dff_loop[34].dff1.port5
data_output[35] <= dflipflop:dff_loop[35].dff1.port5
data_output[36] <= dflipflop:dff_loop[36].dff1.port5
data_output[37] <= dflipflop:dff_loop[37].dff1.port5
data_output[38] <= dflipflop:dff_loop[38].dff1.port5
data_output[39] <= dflipflop:dff_loop[39].dff1.port5
data_output[40] <= dflipflop:dff_loop[40].dff1.port5
data_output[41] <= dflipflop:dff_loop[41].dff1.port5
data_output[42] <= dflipflop:dff_loop[42].dff1.port5
data_output[43] <= dflipflop:dff_loop[43].dff1.port5
data_output[44] <= dflipflop:dff_loop[44].dff1.port5
data_output[45] <= dflipflop:dff_loop[45].dff1.port5
data_output[46] <= dflipflop:dff_loop[46].dff1.port5
data_output[47] <= dflipflop:dff_loop[47].dff1.port5
data_output[48] <= dflipflop:dff_loop[48].dff1.port5
data_output[49] <= dflipflop:dff_loop[49].dff1.port5
data_output[50] <= dflipflop:dff_loop[50].dff1.port5
data_output[51] <= dflipflop:dff_loop[51].dff1.port5
data_output[52] <= dflipflop:dff_loop[52].dff1.port5
data_output[53] <= dflipflop:dff_loop[53].dff1.port5
data_output[54] <= dflipflop:dff_loop[54].dff1.port5
data_output[55] <= dflipflop:dff_loop[55].dff1.port5
data_output[56] <= dflipflop:dff_loop[56].dff1.port5
data_output[57] <= dflipflop:dff_loop[57].dff1.port5
data_output[58] <= dflipflop:dff_loop[58].dff1.port5
data_output[59] <= dflipflop:dff_loop[59].dff1.port5
data_output[60] <= dflipflop:dff_loop[60].dff1.port5
data_output[61] <= dflipflop:dff_loop[61].dff1.port5
data_output[62] <= dflipflop:dff62.port5
data_output[63] <= dflipflop:dff63.port5
data_input[0] => ~NO_FANOUT~
data_input[1] => ~NO_FANOUT~
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_input[32] => data_input[32].IN1
data_input[33] => data_input[33].IN1
data_input[34] => data_input[34].IN1
data_input[35] => data_input[35].IN1
data_input[36] => data_input[36].IN1
data_input[37] => data_input[37].IN1
data_input[38] => data_input[38].IN1
data_input[39] => data_input[39].IN1
data_input[40] => data_input[40].IN1
data_input[41] => data_input[41].IN1
data_input[42] => data_input[42].IN1
data_input[43] => data_input[43].IN1
data_input[44] => data_input[44].IN1
data_input[45] => data_input[45].IN1
data_input[46] => data_input[46].IN1
data_input[47] => data_input[47].IN1
data_input[48] => data_input[48].IN1
data_input[49] => data_input[49].IN1
data_input[50] => data_input[50].IN1
data_input[51] => data_input[51].IN1
data_input[52] => data_input[52].IN1
data_input[53] => data_input[53].IN1
data_input[54] => data_input[54].IN1
data_input[55] => data_input[55].IN1
data_input[56] => data_input[56].IN1
data_input[57] => data_input[57].IN1
data_input[58] => data_input[58].IN1
data_input[59] => data_input[59].IN1
data_input[60] => data_input[60].IN1
data_input[61] => data_input[61].IN1
data_input[62] => data_input[62].IN1
data_input[63] => data_input[63].IN3
ctrl_writeEnable => ctrl_writeEnable.IN64
clear => clear.IN64
clock => clock.IN64


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[32].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[33].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[34].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[35].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[36].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[37].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[38].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[39].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[40].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[41].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[42].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[43].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[44].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[45].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[46].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[47].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[48].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[49].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[50].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[51].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[52].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[53].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[54].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[55].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[56].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[57].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[58].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[59].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[60].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff_loop[61].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff62
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|register64_mult:prod|dflipflop:dff63
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|mytri32:out
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|dflipflop:ovf
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|notZero:A
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mult:multiply|notZero:B
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|dflipflop:DIV
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide
data_result[0] <= mux21:muxQ.port3
data_result[1] <= mux21:muxQ.port3
data_result[2] <= mux21:muxQ.port3
data_result[3] <= mux21:muxQ.port3
data_result[4] <= mux21:muxQ.port3
data_result[5] <= mux21:muxQ.port3
data_result[6] <= mux21:muxQ.port3
data_result[7] <= mux21:muxQ.port3
data_result[8] <= mux21:muxQ.port3
data_result[9] <= mux21:muxQ.port3
data_result[10] <= mux21:muxQ.port3
data_result[11] <= mux21:muxQ.port3
data_result[12] <= mux21:muxQ.port3
data_result[13] <= mux21:muxQ.port3
data_result[14] <= mux21:muxQ.port3
data_result[15] <= mux21:muxQ.port3
data_result[16] <= mux21:muxQ.port3
data_result[17] <= mux21:muxQ.port3
data_result[18] <= mux21:muxQ.port3
data_result[19] <= mux21:muxQ.port3
data_result[20] <= mux21:muxQ.port3
data_result[21] <= mux21:muxQ.port3
data_result[22] <= mux21:muxQ.port3
data_result[23] <= mux21:muxQ.port3
data_result[24] <= mux21:muxQ.port3
data_result[25] <= mux21:muxQ.port3
data_result[26] <= mux21:muxQ.port3
data_result[27] <= mux21:muxQ.port3
data_result[28] <= mux21:muxQ.port3
data_result[29] <= mux21:muxQ.port3
data_result[30] <= mux21:muxQ.port3
data_result[31] <= mux21:muxQ.port3
data_opA[0] => data_opA[0].IN2
data_opA[1] => data_opA[1].IN2
data_opA[2] => data_opA[2].IN2
data_opA[3] => data_opA[3].IN2
data_opA[4] => data_opA[4].IN2
data_opA[5] => data_opA[5].IN2
data_opA[6] => data_opA[6].IN2
data_opA[7] => data_opA[7].IN2
data_opA[8] => data_opA[8].IN2
data_opA[9] => data_opA[9].IN2
data_opA[10] => data_opA[10].IN2
data_opA[11] => data_opA[11].IN2
data_opA[12] => data_opA[12].IN2
data_opA[13] => data_opA[13].IN2
data_opA[14] => data_opA[14].IN2
data_opA[15] => data_opA[15].IN2
data_opA[16] => data_opA[16].IN2
data_opA[17] => data_opA[17].IN2
data_opA[18] => data_opA[18].IN2
data_opA[19] => data_opA[19].IN2
data_opA[20] => data_opA[20].IN2
data_opA[21] => data_opA[21].IN2
data_opA[22] => data_opA[22].IN2
data_opA[23] => data_opA[23].IN2
data_opA[24] => data_opA[24].IN2
data_opA[25] => data_opA[25].IN2
data_opA[26] => data_opA[26].IN2
data_opA[27] => data_opA[27].IN2
data_opA[28] => data_opA[28].IN2
data_opA[29] => data_opA[29].IN2
data_opA[30] => data_opA[30].IN2
data_opA[31] => data_opA[31].IN3
data_opB[0] => data_opB[0].IN3
data_opB[1] => data_opB[1].IN3
data_opB[2] => data_opB[2].IN3
data_opB[3] => data_opB[3].IN3
data_opB[4] => data_opB[4].IN3
data_opB[5] => data_opB[5].IN3
data_opB[6] => data_opB[6].IN3
data_opB[7] => data_opB[7].IN3
data_opB[8] => data_opB[8].IN3
data_opB[9] => data_opB[9].IN3
data_opB[10] => data_opB[10].IN3
data_opB[11] => data_opB[11].IN3
data_opB[12] => data_opB[12].IN3
data_opB[13] => data_opB[13].IN3
data_opB[14] => data_opB[14].IN3
data_opB[15] => data_opB[15].IN3
data_opB[16] => data_opB[16].IN3
data_opB[17] => data_opB[17].IN3
data_opB[18] => data_opB[18].IN3
data_opB[19] => data_opB[19].IN3
data_opB[20] => data_opB[20].IN3
data_opB[21] => data_opB[21].IN3
data_opB[22] => data_opB[22].IN3
data_opB[23] => data_opB[23].IN3
data_opB[24] => data_opB[24].IN3
data_opB[25] => data_opB[25].IN3
data_opB[26] => data_opB[26].IN3
data_opB[27] => data_opB[27].IN3
data_opB[28] => data_opB[28].IN3
data_opB[29] => data_opB[29].IN3
data_opB[30] => data_opB[30].IN3
data_opB[31] => data_opB[31].IN4
ctrl_DIV => ctrl_DIV.IN2
data_exception <= notZero:divideby0.port0
ctrl_resultRDY <= count_32:count.port1
clock => clock.IN2
reset_counter => reset_counter.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|notZero:divideby0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count
counter[0] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[8] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[9] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[10] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[11] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[12] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[13] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[14] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[15] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[16] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[17] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[18] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[19] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[20] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[21] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[22] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[23] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[24] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[25] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[26] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[27] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[28] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[29] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[30] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[31] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[32] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[33] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[34] <= counter.DB_MAX_OUTPUT_PORT_TYPE
counter[35] <= dflipflop:dffW.port5
data_resultRDY <= dflipflop:dffW.port5
clk => clk.IN36
reset => reset.IN35
ctrl_DIV => ctrl_DIV.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dff3
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dff4
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dff5
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dff6
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dff7
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dff8
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dff9
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffa
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffb
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffc
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffd
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffe
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dfff
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffg
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffh
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffi
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffj
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffk
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffl
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffm
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffn
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffo
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffp
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffq
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffr
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffs
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dfft
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffu
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffv
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffw
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffx
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffy
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffz
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|count_32:count|dflipflop:dffW
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_operandA[0] => data_operandA[0].IN4
data_operandA[1] => data_operandA[1].IN4
data_operandA[2] => data_operandA[2].IN4
data_operandA[3] => data_operandA[3].IN4
data_operandA[4] => data_operandA[4].IN4
data_operandA[5] => data_operandA[5].IN4
data_operandA[6] => data_operandA[6].IN4
data_operandA[7] => data_operandA[7].IN4
data_operandA[8] => data_operandA[8].IN4
data_operandA[9] => data_operandA[9].IN4
data_operandA[10] => data_operandA[10].IN4
data_operandA[11] => data_operandA[11].IN4
data_operandA[12] => data_operandA[12].IN4
data_operandA[13] => data_operandA[13].IN4
data_operandA[14] => data_operandA[14].IN4
data_operandA[15] => data_operandA[15].IN4
data_operandA[16] => data_operandA[16].IN4
data_operandA[17] => data_operandA[17].IN4
data_operandA[18] => data_operandA[18].IN4
data_operandA[19] => data_operandA[19].IN4
data_operandA[20] => data_operandA[20].IN4
data_operandA[21] => data_operandA[21].IN4
data_operandA[22] => data_operandA[22].IN4
data_operandA[23] => data_operandA[23].IN4
data_operandA[24] => data_operandA[24].IN4
data_operandA[25] => data_operandA[25].IN4
data_operandA[26] => data_operandA[26].IN4
data_operandA[27] => data_operandA[27].IN4
data_operandA[28] => data_operandA[28].IN4
data_operandA[29] => data_operandA[29].IN4
data_operandA[30] => data_operandA[30].IN4
data_operandA[31] => data_operandA[31].IN4
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
isLessThan <= ilt.DB_MAX_OUTPUT_PORT_TYPE
isNotZero <= notZero:ine.port0
overflow <= andovf.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|operandsZero:zero
flag <= f.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|operandsZero:zero|notZero:a0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|operandsZero:zero|notZero:b0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|minidecode:op
ADD <= add_on.DB_MAX_OUTPUT_PORT_TYPE
SUB <= subtract_on.DB_MAX_OUTPUT_PORT_TYPE
NOTHING <= nothing_on.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => subtract_on.IN0
opcode[0] => add_on.IN0
opcode[0] => nothing_on.IN0
opcode[1] => nothing_on.IN1
opcode[1] => add_on.IN1
opcode[1] => subtract_on.IN1
ZERO => add_on.IN2
ZERO => subtract_on.IN2
ZERO => nothing_on.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|and32:andab
out[0] <= loop[0].and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop[1].and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop[2].and1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop[3].and1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop[4].and1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop[5].and1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop[6].and1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop[7].and1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop[8].and1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop[9].and1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop[10].and1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop[11].and1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop[12].and1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop[13].and1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop[14].and1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop[15].and1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop[16].and1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop[17].and1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop[18].and1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop[19].and1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop[20].and1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop[21].and1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop[22].and1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop[23].and1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop[24].and1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop[25].and1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop[26].and1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop[27].and1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop[28].and1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop[29].and1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop[30].and1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop[31].and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => loop[0].and1.IN0
in1[1] => loop[1].and1.IN0
in1[2] => loop[2].and1.IN0
in1[3] => loop[3].and1.IN0
in1[4] => loop[4].and1.IN0
in1[5] => loop[5].and1.IN0
in1[6] => loop[6].and1.IN0
in1[7] => loop[7].and1.IN0
in1[8] => loop[8].and1.IN0
in1[9] => loop[9].and1.IN0
in1[10] => loop[10].and1.IN0
in1[11] => loop[11].and1.IN0
in1[12] => loop[12].and1.IN0
in1[13] => loop[13].and1.IN0
in1[14] => loop[14].and1.IN0
in1[15] => loop[15].and1.IN0
in1[16] => loop[16].and1.IN0
in1[17] => loop[17].and1.IN0
in1[18] => loop[18].and1.IN0
in1[19] => loop[19].and1.IN0
in1[20] => loop[20].and1.IN0
in1[21] => loop[21].and1.IN0
in1[22] => loop[22].and1.IN0
in1[23] => loop[23].and1.IN0
in1[24] => loop[24].and1.IN0
in1[25] => loop[25].and1.IN0
in1[26] => loop[26].and1.IN0
in1[27] => loop[27].and1.IN0
in1[28] => loop[28].and1.IN0
in1[29] => loop[29].and1.IN0
in1[30] => loop[30].and1.IN0
in1[31] => loop[31].and1.IN0
in2[0] => loop[0].and1.IN1
in2[1] => loop[1].and1.IN1
in2[2] => loop[2].and1.IN1
in2[3] => loop[3].and1.IN1
in2[4] => loop[4].and1.IN1
in2[5] => loop[5].and1.IN1
in2[6] => loop[6].and1.IN1
in2[7] => loop[7].and1.IN1
in2[8] => loop[8].and1.IN1
in2[9] => loop[9].and1.IN1
in2[10] => loop[10].and1.IN1
in2[11] => loop[11].and1.IN1
in2[12] => loop[12].and1.IN1
in2[13] => loop[13].and1.IN1
in2[14] => loop[14].and1.IN1
in2[15] => loop[15].and1.IN1
in2[16] => loop[16].and1.IN1
in2[17] => loop[17].and1.IN1
in2[18] => loop[18].and1.IN1
in2[19] => loop[19].and1.IN1
in2[20] => loop[20].and1.IN1
in2[21] => loop[21].and1.IN1
in2[22] => loop[22].and1.IN1
in2[23] => loop[23].and1.IN1
in2[24] => loop[24].and1.IN1
in2[25] => loop[25].and1.IN1
in2[26] => loop[26].and1.IN1
in2[27] => loop[27].and1.IN1
in2[28] => loop[28].and1.IN1
in2[29] => loop[29].and1.IN1
in2[30] => loop[30].and1.IN1
in2[31] => loop[31].and1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|xorB:bis
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|xor32:xorab
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2[0] => comb.IN1
in2[1] => comb.IN1
in2[2] => comb.IN1
in2[3] => comb.IN1
in2[4] => comb.IN1
in2[5] => comb.IN1
in2[6] => comb.IN1
in2[7] => comb.IN1
in2[8] => comb.IN1
in2[9] => comb.IN1
in2[10] => comb.IN1
in2[11] => comb.IN1
in2[12] => comb.IN1
in2[13] => comb.IN1
in2[14] => comb.IN1
in2[15] => comb.IN1
in2[16] => comb.IN1
in2[17] => comb.IN1
in2[18] => comb.IN1
in2[19] => comb.IN1
in2[20] => comb.IN1
in2[21] => comb.IN1
in2[22] => comb.IN1
in2[23] => comb.IN1
in2[24] => comb.IN1
in2[25] => comb.IN1
in2[26] => comb.IN1
in2[27] => comb.IN1
in2[28] => comb.IN1
in2[29] => comb.IN1
in2[30] => comb.IN1
in2[31] => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|add32:addab
sum[0] <= sum32:SUMxor.port0
sum[1] <= sum32:SUMxor.port0
sum[2] <= sum32:SUMxor.port0
sum[3] <= sum32:SUMxor.port0
sum[4] <= sum32:SUMxor.port0
sum[5] <= sum32:SUMxor.port0
sum[6] <= sum32:SUMxor.port0
sum[7] <= sum32:SUMxor.port0
sum[8] <= sum32:SUMxor.port0
sum[9] <= sum32:SUMxor.port0
sum[10] <= sum32:SUMxor.port0
sum[11] <= sum32:SUMxor.port0
sum[12] <= sum32:SUMxor.port0
sum[13] <= sum32:SUMxor.port0
sum[14] <= sum32:SUMxor.port0
sum[15] <= sum32:SUMxor.port0
sum[16] <= sum32:SUMxor.port0
sum[17] <= sum32:SUMxor.port0
sum[18] <= sum32:SUMxor.port0
sum[19] <= sum32:SUMxor.port0
sum[20] <= sum32:SUMxor.port0
sum[21] <= sum32:SUMxor.port0
sum[22] <= sum32:SUMxor.port0
sum[23] <= sum32:SUMxor.port0
sum[24] <= sum32:SUMxor.port0
sum[25] <= sum32:SUMxor.port0
sum[26] <= sum32:SUMxor.port0
sum[27] <= sum32:SUMxor.port0
sum[28] <= sum32:SUMxor.port0
sum[29] <= sum32:SUMxor.port0
sum[30] <= sum32:SUMxor.port0
sum[31] <= sum32:SUMxor.port0
overflow <= ovflw.DB_MAX_OUTPUT_PORT_TYPE
p[0] => p[0].IN2
p[1] => p[1].IN2
p[2] => p[2].IN2
p[3] => p[3].IN2
p[4] => p[4].IN2
p[5] => p[5].IN2
p[6] => p[6].IN2
p[7] => p[7].IN2
p[8] => p[8].IN2
p[9] => p[9].IN2
p[10] => p[10].IN2
p[11] => p[11].IN2
p[12] => p[12].IN2
p[13] => p[13].IN2
p[14] => p[14].IN2
p[15] => p[15].IN2
p[16] => p[16].IN2
p[17] => p[17].IN2
p[18] => p[18].IN2
p[19] => p[19].IN2
p[20] => p[20].IN2
p[21] => p[21].IN2
p[22] => p[22].IN2
p[23] => p[23].IN2
p[24] => p[24].IN2
p[25] => p[25].IN2
p[26] => p[26].IN2
p[27] => p[27].IN2
p[28] => p[28].IN2
p[29] => p[29].IN2
p[30] => p[30].IN2
p[31] => p[31].IN2
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
g[16] => g[16].IN1
g[17] => g[17].IN1
g[18] => g[18].IN1
g[19] => g[19].IN1
g[20] => g[20].IN1
g[21] => g[21].IN1
g[22] => g[22].IN1
g[23] => g[23].IN1
g[24] => g[24].IN1
g[25] => g[25].IN1
g[26] => g[26].IN1
g[27] => g[27].IN1
g[28] => g[28].IN1
g[29] => g[29].IN1
g[30] => g[30].IN1
g[31] => g[31].IN1
carryin => carryin.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|add32:addab|cla_8bit:add1
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|add32:addab|cla_8bit:add2
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|add32:addab|cla_8bit:add3
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|add32:addab|cla_8bit:add4
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|add32:addab|sum32:SUMxor
sum[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
p[0] => xor1.IN0
p[1] => xor2.IN0
p[2] => xor3.IN0
p[3] => xor4.IN0
p[4] => xor5.IN0
p[5] => xor6.IN0
p[6] => xor7.IN0
p[7] => xor8.IN0
p[8] => xor9.IN0
p[9] => xor10.IN0
p[10] => xor11.IN0
p[11] => xor12.IN0
p[12] => xor13.IN0
p[13] => xor14.IN0
p[14] => xor15.IN0
p[15] => xor16.IN0
p[16] => xor17.IN0
p[17] => xor18.IN0
p[18] => xor19.IN0
p[19] => xor20.IN0
p[20] => xor21.IN0
p[21] => xor22.IN0
p[22] => xor23.IN0
p[23] => xor24.IN0
p[24] => xor25.IN0
p[25] => xor26.IN0
p[26] => xor27.IN0
p[27] => xor28.IN0
p[28] => xor29.IN0
p[29] => xor30.IN0
p[30] => xor31.IN0
p[31] => xor32.IN0
c[0] => xor2.IN1
c[1] => xor3.IN1
c[2] => xor4.IN1
c[3] => xor5.IN1
c[4] => xor6.IN1
c[5] => xor7.IN1
c[6] => xor8.IN1
c[7] => xor9.IN1
c[8] => xor10.IN1
c[9] => xor11.IN1
c[10] => xor12.IN1
c[11] => xor13.IN1
c[12] => xor14.IN1
c[13] => xor15.IN1
c[14] => xor16.IN1
c[15] => xor17.IN1
c[16] => xor18.IN1
c[17] => xor19.IN1
c[18] => xor20.IN1
c[19] => xor21.IN1
c[20] => xor22.IN1
c[21] => xor23.IN1
c[22] => xor24.IN1
c[23] => xor25.IN1
c[24] => xor26.IN1
c[25] => xor27.IN1
c[26] => xor28.IN1
c[27] => xor29.IN1
c[28] => xor30.IN1
c[29] => xor31.IN1
c[30] => xor32.IN1
c[31] => ~NO_FANOUT~
cin => xor1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|mytri32:out0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|mytri32:out1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|mytri32:out2
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|mytri32:out3
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUA|notZero:ine
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux21:mux_dividend
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_operandA[0] => data_operandA[0].IN4
data_operandA[1] => data_operandA[1].IN4
data_operandA[2] => data_operandA[2].IN4
data_operandA[3] => data_operandA[3].IN4
data_operandA[4] => data_operandA[4].IN4
data_operandA[5] => data_operandA[5].IN4
data_operandA[6] => data_operandA[6].IN4
data_operandA[7] => data_operandA[7].IN4
data_operandA[8] => data_operandA[8].IN4
data_operandA[9] => data_operandA[9].IN4
data_operandA[10] => data_operandA[10].IN4
data_operandA[11] => data_operandA[11].IN4
data_operandA[12] => data_operandA[12].IN4
data_operandA[13] => data_operandA[13].IN4
data_operandA[14] => data_operandA[14].IN4
data_operandA[15] => data_operandA[15].IN4
data_operandA[16] => data_operandA[16].IN4
data_operandA[17] => data_operandA[17].IN4
data_operandA[18] => data_operandA[18].IN4
data_operandA[19] => data_operandA[19].IN4
data_operandA[20] => data_operandA[20].IN4
data_operandA[21] => data_operandA[21].IN4
data_operandA[22] => data_operandA[22].IN4
data_operandA[23] => data_operandA[23].IN4
data_operandA[24] => data_operandA[24].IN4
data_operandA[25] => data_operandA[25].IN4
data_operandA[26] => data_operandA[26].IN4
data_operandA[27] => data_operandA[27].IN4
data_operandA[28] => data_operandA[28].IN4
data_operandA[29] => data_operandA[29].IN4
data_operandA[30] => data_operandA[30].IN4
data_operandA[31] => data_operandA[31].IN4
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
isLessThan <= ilt.DB_MAX_OUTPUT_PORT_TYPE
isNotZero <= notZero:ine.port0
overflow <= andovf.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|operandsZero:zero
flag <= f.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|operandsZero:zero|notZero:a0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|operandsZero:zero|notZero:b0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|minidecode:op
ADD <= add_on.DB_MAX_OUTPUT_PORT_TYPE
SUB <= subtract_on.DB_MAX_OUTPUT_PORT_TYPE
NOTHING <= nothing_on.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => subtract_on.IN0
opcode[0] => add_on.IN0
opcode[0] => nothing_on.IN0
opcode[1] => nothing_on.IN1
opcode[1] => add_on.IN1
opcode[1] => subtract_on.IN1
ZERO => add_on.IN2
ZERO => subtract_on.IN2
ZERO => nothing_on.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|and32:andab
out[0] <= loop[0].and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop[1].and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop[2].and1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop[3].and1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop[4].and1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop[5].and1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop[6].and1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop[7].and1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop[8].and1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop[9].and1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop[10].and1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop[11].and1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop[12].and1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop[13].and1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop[14].and1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop[15].and1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop[16].and1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop[17].and1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop[18].and1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop[19].and1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop[20].and1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop[21].and1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop[22].and1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop[23].and1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop[24].and1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop[25].and1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop[26].and1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop[27].and1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop[28].and1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop[29].and1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop[30].and1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop[31].and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => loop[0].and1.IN0
in1[1] => loop[1].and1.IN0
in1[2] => loop[2].and1.IN0
in1[3] => loop[3].and1.IN0
in1[4] => loop[4].and1.IN0
in1[5] => loop[5].and1.IN0
in1[6] => loop[6].and1.IN0
in1[7] => loop[7].and1.IN0
in1[8] => loop[8].and1.IN0
in1[9] => loop[9].and1.IN0
in1[10] => loop[10].and1.IN0
in1[11] => loop[11].and1.IN0
in1[12] => loop[12].and1.IN0
in1[13] => loop[13].and1.IN0
in1[14] => loop[14].and1.IN0
in1[15] => loop[15].and1.IN0
in1[16] => loop[16].and1.IN0
in1[17] => loop[17].and1.IN0
in1[18] => loop[18].and1.IN0
in1[19] => loop[19].and1.IN0
in1[20] => loop[20].and1.IN0
in1[21] => loop[21].and1.IN0
in1[22] => loop[22].and1.IN0
in1[23] => loop[23].and1.IN0
in1[24] => loop[24].and1.IN0
in1[25] => loop[25].and1.IN0
in1[26] => loop[26].and1.IN0
in1[27] => loop[27].and1.IN0
in1[28] => loop[28].and1.IN0
in1[29] => loop[29].and1.IN0
in1[30] => loop[30].and1.IN0
in1[31] => loop[31].and1.IN0
in2[0] => loop[0].and1.IN1
in2[1] => loop[1].and1.IN1
in2[2] => loop[2].and1.IN1
in2[3] => loop[3].and1.IN1
in2[4] => loop[4].and1.IN1
in2[5] => loop[5].and1.IN1
in2[6] => loop[6].and1.IN1
in2[7] => loop[7].and1.IN1
in2[8] => loop[8].and1.IN1
in2[9] => loop[9].and1.IN1
in2[10] => loop[10].and1.IN1
in2[11] => loop[11].and1.IN1
in2[12] => loop[12].and1.IN1
in2[13] => loop[13].and1.IN1
in2[14] => loop[14].and1.IN1
in2[15] => loop[15].and1.IN1
in2[16] => loop[16].and1.IN1
in2[17] => loop[17].and1.IN1
in2[18] => loop[18].and1.IN1
in2[19] => loop[19].and1.IN1
in2[20] => loop[20].and1.IN1
in2[21] => loop[21].and1.IN1
in2[22] => loop[22].and1.IN1
in2[23] => loop[23].and1.IN1
in2[24] => loop[24].and1.IN1
in2[25] => loop[25].and1.IN1
in2[26] => loop[26].and1.IN1
in2[27] => loop[27].and1.IN1
in2[28] => loop[28].and1.IN1
in2[29] => loop[29].and1.IN1
in2[30] => loop[30].and1.IN1
in2[31] => loop[31].and1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|xorB:bis
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|xor32:xorab
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2[0] => comb.IN1
in2[1] => comb.IN1
in2[2] => comb.IN1
in2[3] => comb.IN1
in2[4] => comb.IN1
in2[5] => comb.IN1
in2[6] => comb.IN1
in2[7] => comb.IN1
in2[8] => comb.IN1
in2[9] => comb.IN1
in2[10] => comb.IN1
in2[11] => comb.IN1
in2[12] => comb.IN1
in2[13] => comb.IN1
in2[14] => comb.IN1
in2[15] => comb.IN1
in2[16] => comb.IN1
in2[17] => comb.IN1
in2[18] => comb.IN1
in2[19] => comb.IN1
in2[20] => comb.IN1
in2[21] => comb.IN1
in2[22] => comb.IN1
in2[23] => comb.IN1
in2[24] => comb.IN1
in2[25] => comb.IN1
in2[26] => comb.IN1
in2[27] => comb.IN1
in2[28] => comb.IN1
in2[29] => comb.IN1
in2[30] => comb.IN1
in2[31] => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|add32:addab
sum[0] <= sum32:SUMxor.port0
sum[1] <= sum32:SUMxor.port0
sum[2] <= sum32:SUMxor.port0
sum[3] <= sum32:SUMxor.port0
sum[4] <= sum32:SUMxor.port0
sum[5] <= sum32:SUMxor.port0
sum[6] <= sum32:SUMxor.port0
sum[7] <= sum32:SUMxor.port0
sum[8] <= sum32:SUMxor.port0
sum[9] <= sum32:SUMxor.port0
sum[10] <= sum32:SUMxor.port0
sum[11] <= sum32:SUMxor.port0
sum[12] <= sum32:SUMxor.port0
sum[13] <= sum32:SUMxor.port0
sum[14] <= sum32:SUMxor.port0
sum[15] <= sum32:SUMxor.port0
sum[16] <= sum32:SUMxor.port0
sum[17] <= sum32:SUMxor.port0
sum[18] <= sum32:SUMxor.port0
sum[19] <= sum32:SUMxor.port0
sum[20] <= sum32:SUMxor.port0
sum[21] <= sum32:SUMxor.port0
sum[22] <= sum32:SUMxor.port0
sum[23] <= sum32:SUMxor.port0
sum[24] <= sum32:SUMxor.port0
sum[25] <= sum32:SUMxor.port0
sum[26] <= sum32:SUMxor.port0
sum[27] <= sum32:SUMxor.port0
sum[28] <= sum32:SUMxor.port0
sum[29] <= sum32:SUMxor.port0
sum[30] <= sum32:SUMxor.port0
sum[31] <= sum32:SUMxor.port0
overflow <= ovflw.DB_MAX_OUTPUT_PORT_TYPE
p[0] => p[0].IN2
p[1] => p[1].IN2
p[2] => p[2].IN2
p[3] => p[3].IN2
p[4] => p[4].IN2
p[5] => p[5].IN2
p[6] => p[6].IN2
p[7] => p[7].IN2
p[8] => p[8].IN2
p[9] => p[9].IN2
p[10] => p[10].IN2
p[11] => p[11].IN2
p[12] => p[12].IN2
p[13] => p[13].IN2
p[14] => p[14].IN2
p[15] => p[15].IN2
p[16] => p[16].IN2
p[17] => p[17].IN2
p[18] => p[18].IN2
p[19] => p[19].IN2
p[20] => p[20].IN2
p[21] => p[21].IN2
p[22] => p[22].IN2
p[23] => p[23].IN2
p[24] => p[24].IN2
p[25] => p[25].IN2
p[26] => p[26].IN2
p[27] => p[27].IN2
p[28] => p[28].IN2
p[29] => p[29].IN2
p[30] => p[30].IN2
p[31] => p[31].IN2
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
g[16] => g[16].IN1
g[17] => g[17].IN1
g[18] => g[18].IN1
g[19] => g[19].IN1
g[20] => g[20].IN1
g[21] => g[21].IN1
g[22] => g[22].IN1
g[23] => g[23].IN1
g[24] => g[24].IN1
g[25] => g[25].IN1
g[26] => g[26].IN1
g[27] => g[27].IN1
g[28] => g[28].IN1
g[29] => g[29].IN1
g[30] => g[30].IN1
g[31] => g[31].IN1
carryin => carryin.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|add32:addab|cla_8bit:add1
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|add32:addab|cla_8bit:add2
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|add32:addab|cla_8bit:add3
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|add32:addab|cla_8bit:add4
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|add32:addab|sum32:SUMxor
sum[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
p[0] => xor1.IN0
p[1] => xor2.IN0
p[2] => xor3.IN0
p[3] => xor4.IN0
p[4] => xor5.IN0
p[5] => xor6.IN0
p[6] => xor7.IN0
p[7] => xor8.IN0
p[8] => xor9.IN0
p[9] => xor10.IN0
p[10] => xor11.IN0
p[11] => xor12.IN0
p[12] => xor13.IN0
p[13] => xor14.IN0
p[14] => xor15.IN0
p[15] => xor16.IN0
p[16] => xor17.IN0
p[17] => xor18.IN0
p[18] => xor19.IN0
p[19] => xor20.IN0
p[20] => xor21.IN0
p[21] => xor22.IN0
p[22] => xor23.IN0
p[23] => xor24.IN0
p[24] => xor25.IN0
p[25] => xor26.IN0
p[26] => xor27.IN0
p[27] => xor28.IN0
p[28] => xor29.IN0
p[29] => xor30.IN0
p[30] => xor31.IN0
p[31] => xor32.IN0
c[0] => xor2.IN1
c[1] => xor3.IN1
c[2] => xor4.IN1
c[3] => xor5.IN1
c[4] => xor6.IN1
c[5] => xor7.IN1
c[6] => xor8.IN1
c[7] => xor9.IN1
c[8] => xor10.IN1
c[9] => xor11.IN1
c[10] => xor12.IN1
c[11] => xor13.IN1
c[12] => xor14.IN1
c[13] => xor15.IN1
c[14] => xor16.IN1
c[15] => xor17.IN1
c[16] => xor18.IN1
c[17] => xor19.IN1
c[18] => xor20.IN1
c[19] => xor21.IN1
c[20] => xor22.IN1
c[21] => xor23.IN1
c[22] => xor24.IN1
c[23] => xor25.IN1
c[24] => xor26.IN1
c[25] => xor27.IN1
c[26] => xor28.IN1
c[27] => xor29.IN1
c[28] => xor30.IN1
c[29] => xor31.IN1
c[30] => xor32.IN1
c[31] => ~NO_FANOUT~
cin => xor1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|mytri32:out0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|mytri32:out1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|mytri32:out2
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|mytri32:out3
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUB|notZero:ine
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux21:mux_divisor
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux21:mux_reg_in
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux31:mux_remainder
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
e0 => e0.IN1
e1 => e1.IN1
e2 => e2.IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux31:mux_remainder|mytri32:tria
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux31:mux_remainder|mytri32:trib
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux31:mux_remainder|mytri32:tric
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux21:mux_lsb
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64
data_output[0] <= dflipflop:dff1.port5
data_output[1] <= dflipflop:dff_loop[0].dff2.port5
data_output[2] <= dflipflop:dff_loop[1].dff2.port5
data_output[3] <= dflipflop:dff_loop[2].dff2.port5
data_output[4] <= dflipflop:dff_loop[3].dff2.port5
data_output[5] <= dflipflop:dff_loop[4].dff2.port5
data_output[6] <= dflipflop:dff_loop[5].dff2.port5
data_output[7] <= dflipflop:dff_loop[6].dff2.port5
data_output[8] <= dflipflop:dff_loop[7].dff2.port5
data_output[9] <= dflipflop:dff_loop[8].dff2.port5
data_output[10] <= dflipflop:dff_loop[9].dff2.port5
data_output[11] <= dflipflop:dff_loop[10].dff2.port5
data_output[12] <= dflipflop:dff_loop[11].dff2.port5
data_output[13] <= dflipflop:dff_loop[12].dff2.port5
data_output[14] <= dflipflop:dff_loop[13].dff2.port5
data_output[15] <= dflipflop:dff_loop[14].dff2.port5
data_output[16] <= dflipflop:dff_loop[15].dff2.port5
data_output[17] <= dflipflop:dff_loop[16].dff2.port5
data_output[18] <= dflipflop:dff_loop[17].dff2.port5
data_output[19] <= dflipflop:dff_loop[18].dff2.port5
data_output[20] <= dflipflop:dff_loop[19].dff2.port5
data_output[21] <= dflipflop:dff_loop[20].dff2.port5
data_output[22] <= dflipflop:dff_loop[21].dff2.port5
data_output[23] <= dflipflop:dff_loop[22].dff2.port5
data_output[24] <= dflipflop:dff_loop[23].dff2.port5
data_output[25] <= dflipflop:dff_loop[24].dff2.port5
data_output[26] <= dflipflop:dff_loop[25].dff2.port5
data_output[27] <= dflipflop:dff_loop[26].dff2.port5
data_output[28] <= dflipflop:dff_loop[27].dff2.port5
data_output[29] <= dflipflop:dff_loop[28].dff2.port5
data_output[30] <= dflipflop:dff_loop[29].dff2.port5
data_output[31] <= dflipflop:dff_loop[30].dff2.port5
data_output[32] <= dflipflop:dff_loop[31].dff2.port5
data_output[33] <= dflipflop:dff_loop[32].dff2.port5
data_output[34] <= dflipflop:dff_loop[33].dff2.port5
data_output[35] <= dflipflop:dff_loop[34].dff2.port5
data_output[36] <= dflipflop:dff_loop[35].dff2.port5
data_output[37] <= dflipflop:dff_loop[36].dff2.port5
data_output[38] <= dflipflop:dff_loop[37].dff2.port5
data_output[39] <= dflipflop:dff_loop[38].dff2.port5
data_output[40] <= dflipflop:dff_loop[39].dff2.port5
data_output[41] <= dflipflop:dff_loop[40].dff2.port5
data_output[42] <= dflipflop:dff_loop[41].dff2.port5
data_output[43] <= dflipflop:dff_loop[42].dff2.port5
data_output[44] <= dflipflop:dff_loop[43].dff2.port5
data_output[45] <= dflipflop:dff_loop[44].dff2.port5
data_output[46] <= dflipflop:dff_loop[45].dff2.port5
data_output[47] <= dflipflop:dff_loop[46].dff2.port5
data_output[48] <= dflipflop:dff_loop[47].dff2.port5
data_output[49] <= dflipflop:dff_loop[48].dff2.port5
data_output[50] <= dflipflop:dff_loop[49].dff2.port5
data_output[51] <= dflipflop:dff_loop[50].dff2.port5
data_output[52] <= dflipflop:dff_loop[51].dff2.port5
data_output[53] <= dflipflop:dff_loop[52].dff2.port5
data_output[54] <= dflipflop:dff_loop[53].dff2.port5
data_output[55] <= dflipflop:dff_loop[54].dff2.port5
data_output[56] <= dflipflop:dff_loop[55].dff2.port5
data_output[57] <= dflipflop:dff_loop[56].dff2.port5
data_output[58] <= dflipflop:dff_loop[57].dff2.port5
data_output[59] <= dflipflop:dff_loop[58].dff2.port5
data_output[60] <= dflipflop:dff_loop[59].dff2.port5
data_output[61] <= dflipflop:dff_loop[60].dff2.port5
data_output[62] <= dflipflop:dff_loop[61].dff2.port5
data_output[63] <= dflipflop:dff_loop[62].dff2.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_input[32] => data_input[32].IN1
data_input[33] => data_input[33].IN1
data_input[34] => data_input[34].IN1
data_input[35] => data_input[35].IN1
data_input[36] => data_input[36].IN1
data_input[37] => data_input[37].IN1
data_input[38] => data_input[38].IN1
data_input[39] => data_input[39].IN1
data_input[40] => data_input[40].IN1
data_input[41] => data_input[41].IN1
data_input[42] => data_input[42].IN1
data_input[43] => data_input[43].IN1
data_input[44] => data_input[44].IN1
data_input[45] => data_input[45].IN1
data_input[46] => data_input[46].IN1
data_input[47] => data_input[47].IN1
data_input[48] => data_input[48].IN1
data_input[49] => data_input[49].IN1
data_input[50] => data_input[50].IN1
data_input[51] => data_input[51].IN1
data_input[52] => data_input[52].IN1
data_input[53] => data_input[53].IN1
data_input[54] => data_input[54].IN1
data_input[55] => data_input[55].IN1
data_input[56] => data_input[56].IN1
data_input[57] => data_input[57].IN1
data_input[58] => data_input[58].IN1
data_input[59] => data_input[59].IN1
data_input[60] => data_input[60].IN1
data_input[61] => data_input[61].IN1
data_input[62] => data_input[62].IN1
data_input[63] => ~NO_FANOUT~
new_lsb => new_lsb.IN1
ctrl_writeEnable => ctrl_writeEnable.IN64
clear => clear.IN64
clock => clock.IN64


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[0].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[1].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[2].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[3].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[4].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[5].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[6].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[7].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[8].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[9].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[10].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[11].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[12].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[13].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[14].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[15].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[16].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[17].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[18].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[19].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[20].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[21].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[22].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[23].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[24].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[25].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[26].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[27].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[28].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[29].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[30].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[31].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[32].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[33].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[34].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[35].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[36].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[37].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[38].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[39].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[40].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[41].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[42].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[43].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[44].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[45].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[46].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[47].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[48].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[49].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[50].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[51].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[52].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[53].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[54].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[55].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[56].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[57].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[58].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[59].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[60].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[61].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|register64_div:reg64|dflipflop:dff_loop[62].dff2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_operandA[0] => data_operandA[0].IN4
data_operandA[1] => data_operandA[1].IN4
data_operandA[2] => data_operandA[2].IN4
data_operandA[3] => data_operandA[3].IN4
data_operandA[4] => data_operandA[4].IN4
data_operandA[5] => data_operandA[5].IN4
data_operandA[6] => data_operandA[6].IN4
data_operandA[7] => data_operandA[7].IN4
data_operandA[8] => data_operandA[8].IN4
data_operandA[9] => data_operandA[9].IN4
data_operandA[10] => data_operandA[10].IN4
data_operandA[11] => data_operandA[11].IN4
data_operandA[12] => data_operandA[12].IN4
data_operandA[13] => data_operandA[13].IN4
data_operandA[14] => data_operandA[14].IN4
data_operandA[15] => data_operandA[15].IN4
data_operandA[16] => data_operandA[16].IN4
data_operandA[17] => data_operandA[17].IN4
data_operandA[18] => data_operandA[18].IN4
data_operandA[19] => data_operandA[19].IN4
data_operandA[20] => data_operandA[20].IN4
data_operandA[21] => data_operandA[21].IN4
data_operandA[22] => data_operandA[22].IN4
data_operandA[23] => data_operandA[23].IN4
data_operandA[24] => data_operandA[24].IN4
data_operandA[25] => data_operandA[25].IN4
data_operandA[26] => data_operandA[26].IN4
data_operandA[27] => data_operandA[27].IN4
data_operandA[28] => data_operandA[28].IN4
data_operandA[29] => data_operandA[29].IN4
data_operandA[30] => data_operandA[30].IN4
data_operandA[31] => data_operandA[31].IN4
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
isLessThan <= ilt.DB_MAX_OUTPUT_PORT_TYPE
isNotZero <= notZero:ine.port0
overflow <= andovf.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|operandsZero:zero
flag <= f.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|operandsZero:zero|notZero:a0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|operandsZero:zero|notZero:b0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|minidecode:op
ADD <= add_on.DB_MAX_OUTPUT_PORT_TYPE
SUB <= subtract_on.DB_MAX_OUTPUT_PORT_TYPE
NOTHING <= nothing_on.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => subtract_on.IN0
opcode[0] => add_on.IN0
opcode[0] => nothing_on.IN0
opcode[1] => nothing_on.IN1
opcode[1] => add_on.IN1
opcode[1] => subtract_on.IN1
ZERO => add_on.IN2
ZERO => subtract_on.IN2
ZERO => nothing_on.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|and32:andab
out[0] <= loop[0].and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop[1].and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop[2].and1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop[3].and1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop[4].and1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop[5].and1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop[6].and1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop[7].and1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop[8].and1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop[9].and1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop[10].and1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop[11].and1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop[12].and1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop[13].and1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop[14].and1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop[15].and1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop[16].and1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop[17].and1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop[18].and1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop[19].and1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop[20].and1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop[21].and1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop[22].and1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop[23].and1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop[24].and1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop[25].and1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop[26].and1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop[27].and1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop[28].and1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop[29].and1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop[30].and1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop[31].and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => loop[0].and1.IN0
in1[1] => loop[1].and1.IN0
in1[2] => loop[2].and1.IN0
in1[3] => loop[3].and1.IN0
in1[4] => loop[4].and1.IN0
in1[5] => loop[5].and1.IN0
in1[6] => loop[6].and1.IN0
in1[7] => loop[7].and1.IN0
in1[8] => loop[8].and1.IN0
in1[9] => loop[9].and1.IN0
in1[10] => loop[10].and1.IN0
in1[11] => loop[11].and1.IN0
in1[12] => loop[12].and1.IN0
in1[13] => loop[13].and1.IN0
in1[14] => loop[14].and1.IN0
in1[15] => loop[15].and1.IN0
in1[16] => loop[16].and1.IN0
in1[17] => loop[17].and1.IN0
in1[18] => loop[18].and1.IN0
in1[19] => loop[19].and1.IN0
in1[20] => loop[20].and1.IN0
in1[21] => loop[21].and1.IN0
in1[22] => loop[22].and1.IN0
in1[23] => loop[23].and1.IN0
in1[24] => loop[24].and1.IN0
in1[25] => loop[25].and1.IN0
in1[26] => loop[26].and1.IN0
in1[27] => loop[27].and1.IN0
in1[28] => loop[28].and1.IN0
in1[29] => loop[29].and1.IN0
in1[30] => loop[30].and1.IN0
in1[31] => loop[31].and1.IN0
in2[0] => loop[0].and1.IN1
in2[1] => loop[1].and1.IN1
in2[2] => loop[2].and1.IN1
in2[3] => loop[3].and1.IN1
in2[4] => loop[4].and1.IN1
in2[5] => loop[5].and1.IN1
in2[6] => loop[6].and1.IN1
in2[7] => loop[7].and1.IN1
in2[8] => loop[8].and1.IN1
in2[9] => loop[9].and1.IN1
in2[10] => loop[10].and1.IN1
in2[11] => loop[11].and1.IN1
in2[12] => loop[12].and1.IN1
in2[13] => loop[13].and1.IN1
in2[14] => loop[14].and1.IN1
in2[15] => loop[15].and1.IN1
in2[16] => loop[16].and1.IN1
in2[17] => loop[17].and1.IN1
in2[18] => loop[18].and1.IN1
in2[19] => loop[19].and1.IN1
in2[20] => loop[20].and1.IN1
in2[21] => loop[21].and1.IN1
in2[22] => loop[22].and1.IN1
in2[23] => loop[23].and1.IN1
in2[24] => loop[24].and1.IN1
in2[25] => loop[25].and1.IN1
in2[26] => loop[26].and1.IN1
in2[27] => loop[27].and1.IN1
in2[28] => loop[28].and1.IN1
in2[29] => loop[29].and1.IN1
in2[30] => loop[30].and1.IN1
in2[31] => loop[31].and1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|xorB:bis
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|xor32:xorab
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2[0] => comb.IN1
in2[1] => comb.IN1
in2[2] => comb.IN1
in2[3] => comb.IN1
in2[4] => comb.IN1
in2[5] => comb.IN1
in2[6] => comb.IN1
in2[7] => comb.IN1
in2[8] => comb.IN1
in2[9] => comb.IN1
in2[10] => comb.IN1
in2[11] => comb.IN1
in2[12] => comb.IN1
in2[13] => comb.IN1
in2[14] => comb.IN1
in2[15] => comb.IN1
in2[16] => comb.IN1
in2[17] => comb.IN1
in2[18] => comb.IN1
in2[19] => comb.IN1
in2[20] => comb.IN1
in2[21] => comb.IN1
in2[22] => comb.IN1
in2[23] => comb.IN1
in2[24] => comb.IN1
in2[25] => comb.IN1
in2[26] => comb.IN1
in2[27] => comb.IN1
in2[28] => comb.IN1
in2[29] => comb.IN1
in2[30] => comb.IN1
in2[31] => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|add32:addab
sum[0] <= sum32:SUMxor.port0
sum[1] <= sum32:SUMxor.port0
sum[2] <= sum32:SUMxor.port0
sum[3] <= sum32:SUMxor.port0
sum[4] <= sum32:SUMxor.port0
sum[5] <= sum32:SUMxor.port0
sum[6] <= sum32:SUMxor.port0
sum[7] <= sum32:SUMxor.port0
sum[8] <= sum32:SUMxor.port0
sum[9] <= sum32:SUMxor.port0
sum[10] <= sum32:SUMxor.port0
sum[11] <= sum32:SUMxor.port0
sum[12] <= sum32:SUMxor.port0
sum[13] <= sum32:SUMxor.port0
sum[14] <= sum32:SUMxor.port0
sum[15] <= sum32:SUMxor.port0
sum[16] <= sum32:SUMxor.port0
sum[17] <= sum32:SUMxor.port0
sum[18] <= sum32:SUMxor.port0
sum[19] <= sum32:SUMxor.port0
sum[20] <= sum32:SUMxor.port0
sum[21] <= sum32:SUMxor.port0
sum[22] <= sum32:SUMxor.port0
sum[23] <= sum32:SUMxor.port0
sum[24] <= sum32:SUMxor.port0
sum[25] <= sum32:SUMxor.port0
sum[26] <= sum32:SUMxor.port0
sum[27] <= sum32:SUMxor.port0
sum[28] <= sum32:SUMxor.port0
sum[29] <= sum32:SUMxor.port0
sum[30] <= sum32:SUMxor.port0
sum[31] <= sum32:SUMxor.port0
overflow <= ovflw.DB_MAX_OUTPUT_PORT_TYPE
p[0] => p[0].IN2
p[1] => p[1].IN2
p[2] => p[2].IN2
p[3] => p[3].IN2
p[4] => p[4].IN2
p[5] => p[5].IN2
p[6] => p[6].IN2
p[7] => p[7].IN2
p[8] => p[8].IN2
p[9] => p[9].IN2
p[10] => p[10].IN2
p[11] => p[11].IN2
p[12] => p[12].IN2
p[13] => p[13].IN2
p[14] => p[14].IN2
p[15] => p[15].IN2
p[16] => p[16].IN2
p[17] => p[17].IN2
p[18] => p[18].IN2
p[19] => p[19].IN2
p[20] => p[20].IN2
p[21] => p[21].IN2
p[22] => p[22].IN2
p[23] => p[23].IN2
p[24] => p[24].IN2
p[25] => p[25].IN2
p[26] => p[26].IN2
p[27] => p[27].IN2
p[28] => p[28].IN2
p[29] => p[29].IN2
p[30] => p[30].IN2
p[31] => p[31].IN2
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
g[16] => g[16].IN1
g[17] => g[17].IN1
g[18] => g[18].IN1
g[19] => g[19].IN1
g[20] => g[20].IN1
g[21] => g[21].IN1
g[22] => g[22].IN1
g[23] => g[23].IN1
g[24] => g[24].IN1
g[25] => g[25].IN1
g[26] => g[26].IN1
g[27] => g[27].IN1
g[28] => g[28].IN1
g[29] => g[29].IN1
g[30] => g[30].IN1
g[31] => g[31].IN1
carryin => carryin.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|add32:addab|cla_8bit:add1
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|add32:addab|cla_8bit:add2
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|add32:addab|cla_8bit:add3
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|add32:addab|cla_8bit:add4
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|add32:addab|sum32:SUMxor
sum[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
p[0] => xor1.IN0
p[1] => xor2.IN0
p[2] => xor3.IN0
p[3] => xor4.IN0
p[4] => xor5.IN0
p[5] => xor6.IN0
p[6] => xor7.IN0
p[7] => xor8.IN0
p[8] => xor9.IN0
p[9] => xor10.IN0
p[10] => xor11.IN0
p[11] => xor12.IN0
p[12] => xor13.IN0
p[13] => xor14.IN0
p[14] => xor15.IN0
p[15] => xor16.IN0
p[16] => xor17.IN0
p[17] => xor18.IN0
p[18] => xor19.IN0
p[19] => xor20.IN0
p[20] => xor21.IN0
p[21] => xor22.IN0
p[22] => xor23.IN0
p[23] => xor24.IN0
p[24] => xor25.IN0
p[25] => xor26.IN0
p[26] => xor27.IN0
p[27] => xor28.IN0
p[28] => xor29.IN0
p[29] => xor30.IN0
p[30] => xor31.IN0
p[31] => xor32.IN0
c[0] => xor2.IN1
c[1] => xor3.IN1
c[2] => xor4.IN1
c[3] => xor5.IN1
c[4] => xor6.IN1
c[5] => xor7.IN1
c[6] => xor8.IN1
c[7] => xor9.IN1
c[8] => xor10.IN1
c[9] => xor11.IN1
c[10] => xor12.IN1
c[11] => xor13.IN1
c[12] => xor14.IN1
c[13] => xor15.IN1
c[14] => xor16.IN1
c[15] => xor17.IN1
c[16] => xor18.IN1
c[17] => xor19.IN1
c[18] => xor20.IN1
c[19] => xor21.IN1
c[20] => xor22.IN1
c[21] => xor23.IN1
c[22] => xor24.IN1
c[23] => xor25.IN1
c[24] => xor26.IN1
c[25] => xor27.IN1
c[26] => xor28.IN1
c[27] => xor29.IN1
c[28] => xor30.IN1
c[29] => xor31.IN1
c[30] => xor32.IN1
c[31] => ~NO_FANOUT~
cin => xor1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|mytri32:out0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|mytri32:out1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|mytri32:out2
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|mytri32:out3
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:subtract|notZero:ine
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux21:quot
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot
data_result[0] <= data_result[0].DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= data_result[1].DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= data_result[2].DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= data_result[3].DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= data_result[4].DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= data_result[5].DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= data_result[6].DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= data_result[7].DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= data_result[8].DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= data_result[9].DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= data_result[10].DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= data_result[11].DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= data_result[12].DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= data_result[13].DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= data_result[14].DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= data_result[15].DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= data_result[16].DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= data_result[17].DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= data_result[18].DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= data_result[19].DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= data_result[20].DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= data_result[21].DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= data_result[22].DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= data_result[23].DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= data_result[24].DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= data_result[25].DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= data_result[26].DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= data_result[27].DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= data_result[28].DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= data_result[29].DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= data_result[30].DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= data_result[31].DB_MAX_OUTPUT_PORT_TYPE
data_operandA[0] => data_operandA[0].IN4
data_operandA[1] => data_operandA[1].IN4
data_operandA[2] => data_operandA[2].IN4
data_operandA[3] => data_operandA[3].IN4
data_operandA[4] => data_operandA[4].IN4
data_operandA[5] => data_operandA[5].IN4
data_operandA[6] => data_operandA[6].IN4
data_operandA[7] => data_operandA[7].IN4
data_operandA[8] => data_operandA[8].IN4
data_operandA[9] => data_operandA[9].IN4
data_operandA[10] => data_operandA[10].IN4
data_operandA[11] => data_operandA[11].IN4
data_operandA[12] => data_operandA[12].IN4
data_operandA[13] => data_operandA[13].IN4
data_operandA[14] => data_operandA[14].IN4
data_operandA[15] => data_operandA[15].IN4
data_operandA[16] => data_operandA[16].IN4
data_operandA[17] => data_operandA[17].IN4
data_operandA[18] => data_operandA[18].IN4
data_operandA[19] => data_operandA[19].IN4
data_operandA[20] => data_operandA[20].IN4
data_operandA[21] => data_operandA[21].IN4
data_operandA[22] => data_operandA[22].IN4
data_operandA[23] => data_operandA[23].IN4
data_operandA[24] => data_operandA[24].IN4
data_operandA[25] => data_operandA[25].IN4
data_operandA[26] => data_operandA[26].IN4
data_operandA[27] => data_operandA[27].IN4
data_operandA[28] => data_operandA[28].IN4
data_operandA[29] => data_operandA[29].IN4
data_operandA[30] => data_operandA[30].IN4
data_operandA[31] => data_operandA[31].IN4
data_operandB[0] => data_operandB[0].IN2
data_operandB[1] => data_operandB[1].IN2
data_operandB[2] => data_operandB[2].IN2
data_operandB[3] => data_operandB[3].IN2
data_operandB[4] => data_operandB[4].IN2
data_operandB[5] => data_operandB[5].IN2
data_operandB[6] => data_operandB[6].IN2
data_operandB[7] => data_operandB[7].IN2
data_operandB[8] => data_operandB[8].IN2
data_operandB[9] => data_operandB[9].IN2
data_operandB[10] => data_operandB[10].IN2
data_operandB[11] => data_operandB[11].IN2
data_operandB[12] => data_operandB[12].IN2
data_operandB[13] => data_operandB[13].IN2
data_operandB[14] => data_operandB[14].IN2
data_operandB[15] => data_operandB[15].IN2
data_operandB[16] => data_operandB[16].IN2
data_operandB[17] => data_operandB[17].IN2
data_operandB[18] => data_operandB[18].IN2
data_operandB[19] => data_operandB[19].IN2
data_operandB[20] => data_operandB[20].IN2
data_operandB[21] => data_operandB[21].IN2
data_operandB[22] => data_operandB[22].IN2
data_operandB[23] => data_operandB[23].IN2
data_operandB[24] => data_operandB[24].IN2
data_operandB[25] => data_operandB[25].IN2
data_operandB[26] => data_operandB[26].IN2
data_operandB[27] => data_operandB[27].IN2
data_operandB[28] => data_operandB[28].IN2
data_operandB[29] => data_operandB[29].IN2
data_operandB[30] => data_operandB[30].IN2
data_operandB[31] => data_operandB[31].IN2
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN1
isLessThan <= ilt.DB_MAX_OUTPUT_PORT_TYPE
isNotZero <= notZero:ine.port0
overflow <= andovf.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|operandsZero:zero
flag <= f.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|operandsZero:zero|notZero:a0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|operandsZero:zero|notZero:b0
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|minidecode:op
ADD <= add_on.DB_MAX_OUTPUT_PORT_TYPE
SUB <= subtract_on.DB_MAX_OUTPUT_PORT_TYPE
NOTHING <= nothing_on.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => subtract_on.IN0
opcode[0] => add_on.IN0
opcode[0] => nothing_on.IN0
opcode[1] => nothing_on.IN1
opcode[1] => add_on.IN1
opcode[1] => subtract_on.IN1
ZERO => add_on.IN2
ZERO => subtract_on.IN2
ZERO => nothing_on.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|and32:andab
out[0] <= loop[0].and1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= loop[1].and1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= loop[2].and1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= loop[3].and1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= loop[4].and1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= loop[5].and1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= loop[6].and1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= loop[7].and1.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= loop[8].and1.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= loop[9].and1.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= loop[10].and1.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= loop[11].and1.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= loop[12].and1.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= loop[13].and1.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= loop[14].and1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= loop[15].and1.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= loop[16].and1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= loop[17].and1.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= loop[18].and1.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= loop[19].and1.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= loop[20].and1.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= loop[21].and1.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= loop[22].and1.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= loop[23].and1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= loop[24].and1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= loop[25].and1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= loop[26].and1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= loop[27].and1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= loop[28].and1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= loop[29].and1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= loop[30].and1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= loop[31].and1.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => loop[0].and1.IN0
in1[1] => loop[1].and1.IN0
in1[2] => loop[2].and1.IN0
in1[3] => loop[3].and1.IN0
in1[4] => loop[4].and1.IN0
in1[5] => loop[5].and1.IN0
in1[6] => loop[6].and1.IN0
in1[7] => loop[7].and1.IN0
in1[8] => loop[8].and1.IN0
in1[9] => loop[9].and1.IN0
in1[10] => loop[10].and1.IN0
in1[11] => loop[11].and1.IN0
in1[12] => loop[12].and1.IN0
in1[13] => loop[13].and1.IN0
in1[14] => loop[14].and1.IN0
in1[15] => loop[15].and1.IN0
in1[16] => loop[16].and1.IN0
in1[17] => loop[17].and1.IN0
in1[18] => loop[18].and1.IN0
in1[19] => loop[19].and1.IN0
in1[20] => loop[20].and1.IN0
in1[21] => loop[21].and1.IN0
in1[22] => loop[22].and1.IN0
in1[23] => loop[23].and1.IN0
in1[24] => loop[24].and1.IN0
in1[25] => loop[25].and1.IN0
in1[26] => loop[26].and1.IN0
in1[27] => loop[27].and1.IN0
in1[28] => loop[28].and1.IN0
in1[29] => loop[29].and1.IN0
in1[30] => loop[30].and1.IN0
in1[31] => loop[31].and1.IN0
in2[0] => loop[0].and1.IN1
in2[1] => loop[1].and1.IN1
in2[2] => loop[2].and1.IN1
in2[3] => loop[3].and1.IN1
in2[4] => loop[4].and1.IN1
in2[5] => loop[5].and1.IN1
in2[6] => loop[6].and1.IN1
in2[7] => loop[7].and1.IN1
in2[8] => loop[8].and1.IN1
in2[9] => loop[9].and1.IN1
in2[10] => loop[10].and1.IN1
in2[11] => loop[11].and1.IN1
in2[12] => loop[12].and1.IN1
in2[13] => loop[13].and1.IN1
in2[14] => loop[14].and1.IN1
in2[15] => loop[15].and1.IN1
in2[16] => loop[16].and1.IN1
in2[17] => loop[17].and1.IN1
in2[18] => loop[18].and1.IN1
in2[19] => loop[19].and1.IN1
in2[20] => loop[20].and1.IN1
in2[21] => loop[21].and1.IN1
in2[22] => loop[22].and1.IN1
in2[23] => loop[23].and1.IN1
in2[24] => loop[24].and1.IN1
in2[25] => loop[25].and1.IN1
in2[26] => loop[26].and1.IN1
in2[27] => loop[27].and1.IN1
in2[28] => loop[28].and1.IN1
in2[29] => loop[29].and1.IN1
in2[30] => loop[30].and1.IN1
in2[31] => loop[31].and1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|xorB:bis
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1
in2 => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|xor32:xorab
out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= comb.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= comb.DB_MAX_OUTPUT_PORT_TYPE
in1[0] => comb.IN0
in1[1] => comb.IN0
in1[2] => comb.IN0
in1[3] => comb.IN0
in1[4] => comb.IN0
in1[5] => comb.IN0
in1[6] => comb.IN0
in1[7] => comb.IN0
in1[8] => comb.IN0
in1[9] => comb.IN0
in1[10] => comb.IN0
in1[11] => comb.IN0
in1[12] => comb.IN0
in1[13] => comb.IN0
in1[14] => comb.IN0
in1[15] => comb.IN0
in1[16] => comb.IN0
in1[17] => comb.IN0
in1[18] => comb.IN0
in1[19] => comb.IN0
in1[20] => comb.IN0
in1[21] => comb.IN0
in1[22] => comb.IN0
in1[23] => comb.IN0
in1[24] => comb.IN0
in1[25] => comb.IN0
in1[26] => comb.IN0
in1[27] => comb.IN0
in1[28] => comb.IN0
in1[29] => comb.IN0
in1[30] => comb.IN0
in1[31] => comb.IN0
in2[0] => comb.IN1
in2[1] => comb.IN1
in2[2] => comb.IN1
in2[3] => comb.IN1
in2[4] => comb.IN1
in2[5] => comb.IN1
in2[6] => comb.IN1
in2[7] => comb.IN1
in2[8] => comb.IN1
in2[9] => comb.IN1
in2[10] => comb.IN1
in2[11] => comb.IN1
in2[12] => comb.IN1
in2[13] => comb.IN1
in2[14] => comb.IN1
in2[15] => comb.IN1
in2[16] => comb.IN1
in2[17] => comb.IN1
in2[18] => comb.IN1
in2[19] => comb.IN1
in2[20] => comb.IN1
in2[21] => comb.IN1
in2[22] => comb.IN1
in2[23] => comb.IN1
in2[24] => comb.IN1
in2[25] => comb.IN1
in2[26] => comb.IN1
in2[27] => comb.IN1
in2[28] => comb.IN1
in2[29] => comb.IN1
in2[30] => comb.IN1
in2[31] => comb.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|add32:addab
sum[0] <= sum32:SUMxor.port0
sum[1] <= sum32:SUMxor.port0
sum[2] <= sum32:SUMxor.port0
sum[3] <= sum32:SUMxor.port0
sum[4] <= sum32:SUMxor.port0
sum[5] <= sum32:SUMxor.port0
sum[6] <= sum32:SUMxor.port0
sum[7] <= sum32:SUMxor.port0
sum[8] <= sum32:SUMxor.port0
sum[9] <= sum32:SUMxor.port0
sum[10] <= sum32:SUMxor.port0
sum[11] <= sum32:SUMxor.port0
sum[12] <= sum32:SUMxor.port0
sum[13] <= sum32:SUMxor.port0
sum[14] <= sum32:SUMxor.port0
sum[15] <= sum32:SUMxor.port0
sum[16] <= sum32:SUMxor.port0
sum[17] <= sum32:SUMxor.port0
sum[18] <= sum32:SUMxor.port0
sum[19] <= sum32:SUMxor.port0
sum[20] <= sum32:SUMxor.port0
sum[21] <= sum32:SUMxor.port0
sum[22] <= sum32:SUMxor.port0
sum[23] <= sum32:SUMxor.port0
sum[24] <= sum32:SUMxor.port0
sum[25] <= sum32:SUMxor.port0
sum[26] <= sum32:SUMxor.port0
sum[27] <= sum32:SUMxor.port0
sum[28] <= sum32:SUMxor.port0
sum[29] <= sum32:SUMxor.port0
sum[30] <= sum32:SUMxor.port0
sum[31] <= sum32:SUMxor.port0
overflow <= ovflw.DB_MAX_OUTPUT_PORT_TYPE
p[0] => p[0].IN2
p[1] => p[1].IN2
p[2] => p[2].IN2
p[3] => p[3].IN2
p[4] => p[4].IN2
p[5] => p[5].IN2
p[6] => p[6].IN2
p[7] => p[7].IN2
p[8] => p[8].IN2
p[9] => p[9].IN2
p[10] => p[10].IN2
p[11] => p[11].IN2
p[12] => p[12].IN2
p[13] => p[13].IN2
p[14] => p[14].IN2
p[15] => p[15].IN2
p[16] => p[16].IN2
p[17] => p[17].IN2
p[18] => p[18].IN2
p[19] => p[19].IN2
p[20] => p[20].IN2
p[21] => p[21].IN2
p[22] => p[22].IN2
p[23] => p[23].IN2
p[24] => p[24].IN2
p[25] => p[25].IN2
p[26] => p[26].IN2
p[27] => p[27].IN2
p[28] => p[28].IN2
p[29] => p[29].IN2
p[30] => p[30].IN2
p[31] => p[31].IN2
g[0] => g[0].IN1
g[1] => g[1].IN1
g[2] => g[2].IN1
g[3] => g[3].IN1
g[4] => g[4].IN1
g[5] => g[5].IN1
g[6] => g[6].IN1
g[7] => g[7].IN1
g[8] => g[8].IN1
g[9] => g[9].IN1
g[10] => g[10].IN1
g[11] => g[11].IN1
g[12] => g[12].IN1
g[13] => g[13].IN1
g[14] => g[14].IN1
g[15] => g[15].IN1
g[16] => g[16].IN1
g[17] => g[17].IN1
g[18] => g[18].IN1
g[19] => g[19].IN1
g[20] => g[20].IN1
g[21] => g[21].IN1
g[22] => g[22].IN1
g[23] => g[23].IN1
g[24] => g[24].IN1
g[25] => g[25].IN1
g[26] => g[26].IN1
g[27] => g[27].IN1
g[28] => g[28].IN1
g[29] => g[29].IN1
g[30] => g[30].IN1
g[31] => g[31].IN1
carryin => carryin.IN2


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|add32:addab|cla_8bit:add1
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|add32:addab|cla_8bit:add2
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|add32:addab|cla_8bit:add3
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|add32:addab|cla_8bit:add4
Pout <= andw35.DB_MAX_OUTPUT_PORT_TYPE
Gout <= orcarry31.DB_MAX_OUTPUT_PORT_TYPE
carry[0] <= orc1.DB_MAX_OUTPUT_PORT_TYPE
carry[1] <= orc2.DB_MAX_OUTPUT_PORT_TYPE
carry[2] <= orc3.DB_MAX_OUTPUT_PORT_TYPE
carry[3] <= orcarry15.DB_MAX_OUTPUT_PORT_TYPE
carry[4] <= orcarry19.DB_MAX_OUTPUT_PORT_TYPE
carry[5] <= orcarry23.DB_MAX_OUTPUT_PORT_TYPE
carry[6] <= orcarry27.DB_MAX_OUTPUT_PORT_TYPE
P[0] => andw0.IN0
P[0] => andw2.IN0
P[0] => andw5.IN0
P[0] => andw9.IN0
P[0] => andw14.IN0
P[0] => andw20.IN0
P[0] => andw27.IN0
P[0] => andw35.IN0
P[1] => andw1.IN0
P[1] => andw2.IN1
P[1] => andw4.IN0
P[1] => andw5.IN1
P[1] => andw8.IN0
P[1] => andw9.IN1
P[1] => andw13.IN0
P[1] => andw14.IN1
P[1] => andw19.IN0
P[1] => andw20.IN1
P[1] => andw26.IN0
P[1] => andw27.IN1
P[1] => andw34.IN0
P[1] => andw35.IN1
P[2] => andw3.IN0
P[2] => andw4.IN1
P[2] => andw5.IN2
P[2] => andw7.IN0
P[2] => andw8.IN1
P[2] => andw9.IN2
P[2] => andw12.IN0
P[2] => andw13.IN1
P[2] => andw14.IN2
P[2] => andw18.IN0
P[2] => andw19.IN1
P[2] => andw20.IN2
P[2] => andw25.IN0
P[2] => andw26.IN1
P[2] => andw27.IN2
P[2] => andw33.IN0
P[2] => andw34.IN1
P[2] => andw35.IN2
P[3] => andw6.IN0
P[3] => andw7.IN1
P[3] => andw8.IN2
P[3] => andw9.IN3
P[3] => andw11.IN0
P[3] => andw12.IN1
P[3] => andw13.IN2
P[3] => andw14.IN3
P[3] => andw17.IN0
P[3] => andw18.IN1
P[3] => andw19.IN2
P[3] => andw20.IN3
P[3] => andw24.IN0
P[3] => andw25.IN1
P[3] => andw26.IN2
P[3] => andw27.IN3
P[3] => andw32.IN0
P[3] => andw33.IN1
P[3] => andw34.IN2
P[3] => andw35.IN3
P[4] => andw10.IN0
P[4] => andw11.IN1
P[4] => andw12.IN2
P[4] => andw13.IN3
P[4] => andw14.IN4
P[4] => andw16.IN0
P[4] => andw17.IN1
P[4] => andw18.IN2
P[4] => andw19.IN3
P[4] => andw20.IN4
P[4] => andw23.IN0
P[4] => andw24.IN1
P[4] => andw25.IN2
P[4] => andw26.IN3
P[4] => andw27.IN4
P[4] => andw31.IN0
P[4] => andw32.IN1
P[4] => andw33.IN2
P[4] => andw34.IN3
P[4] => andw35.IN4
P[5] => andw15.IN0
P[5] => andw16.IN1
P[5] => andw17.IN2
P[5] => andw18.IN3
P[5] => andw19.IN4
P[5] => andw20.IN5
P[5] => andw22.IN0
P[5] => andw23.IN1
P[5] => andw24.IN2
P[5] => andw25.IN3
P[5] => andw26.IN4
P[5] => andw27.IN5
P[5] => andw30.IN0
P[5] => andw31.IN1
P[5] => andw32.IN2
P[5] => andw33.IN3
P[5] => andw34.IN4
P[5] => andw35.IN5
P[6] => andw21.IN0
P[6] => andw22.IN1
P[6] => andw23.IN2
P[6] => andw24.IN3
P[6] => andw25.IN4
P[6] => andw26.IN5
P[6] => andw27.IN6
P[6] => andw29.IN0
P[6] => andw30.IN1
P[6] => andw31.IN2
P[6] => andw32.IN3
P[6] => andw33.IN4
P[6] => andw34.IN5
P[6] => andw35.IN6
P[7] => andw28.IN0
P[7] => andw29.IN1
P[7] => andw30.IN2
P[7] => andw31.IN3
P[7] => andw32.IN4
P[7] => andw33.IN5
P[7] => andw34.IN6
P[7] => andw35.IN7
G[0] => orc1.IN1
G[0] => andw1.IN1
G[0] => andw4.IN2
G[0] => andw8.IN3
G[0] => andw13.IN4
G[0] => andw19.IN5
G[0] => andw26.IN6
G[0] => andw34.IN7
G[1] => orc2.IN2
G[1] => andw3.IN1
G[1] => andw7.IN2
G[1] => andw12.IN3
G[1] => andw18.IN4
G[1] => andw25.IN5
G[1] => andw33.IN6
G[2] => orc3.IN3
G[2] => andw6.IN1
G[2] => andw11.IN2
G[2] => andw17.IN3
G[2] => andw24.IN4
G[2] => andw32.IN5
G[3] => orcarry15.IN4
G[3] => andw10.IN1
G[3] => andw16.IN2
G[3] => andw23.IN3
G[3] => andw31.IN4
G[4] => orcarry19.IN5
G[4] => andw15.IN1
G[4] => andw22.IN2
G[4] => andw30.IN3
G[5] => orcarry23.IN6
G[5] => andw21.IN1
G[5] => andw29.IN2
G[6] => orcarry27.IN7
G[6] => andw28.IN1
G[7] => orcarry31.IN7
cin => andw0.IN1
cin => andw2.IN2
cin => andw5.IN3
cin => andw9.IN4
cin => andw14.IN5
cin => andw20.IN6
cin => andw27.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|add32:addab|sum32:SUMxor
sum[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
p[0] => xor1.IN0
p[1] => xor2.IN0
p[2] => xor3.IN0
p[3] => xor4.IN0
p[4] => xor5.IN0
p[5] => xor6.IN0
p[6] => xor7.IN0
p[7] => xor8.IN0
p[8] => xor9.IN0
p[9] => xor10.IN0
p[10] => xor11.IN0
p[11] => xor12.IN0
p[12] => xor13.IN0
p[13] => xor14.IN0
p[14] => xor15.IN0
p[15] => xor16.IN0
p[16] => xor17.IN0
p[17] => xor18.IN0
p[18] => xor19.IN0
p[19] => xor20.IN0
p[20] => xor21.IN0
p[21] => xor22.IN0
p[22] => xor23.IN0
p[23] => xor24.IN0
p[24] => xor25.IN0
p[25] => xor26.IN0
p[26] => xor27.IN0
p[27] => xor28.IN0
p[28] => xor29.IN0
p[29] => xor30.IN0
p[30] => xor31.IN0
p[31] => xor32.IN0
c[0] => xor2.IN1
c[1] => xor3.IN1
c[2] => xor4.IN1
c[3] => xor5.IN1
c[4] => xor6.IN1
c[5] => xor7.IN1
c[6] => xor8.IN1
c[7] => xor9.IN1
c[8] => xor10.IN1
c[9] => xor11.IN1
c[10] => xor12.IN1
c[11] => xor13.IN1
c[12] => xor14.IN1
c[13] => xor15.IN1
c[14] => xor16.IN1
c[15] => xor17.IN1
c[16] => xor18.IN1
c[17] => xor19.IN1
c[18] => xor20.IN1
c[19] => xor21.IN1
c[20] => xor22.IN1
c[21] => xor23.IN1
c[22] => xor24.IN1
c[23] => xor25.IN1
c[24] => xor26.IN1
c[25] => xor27.IN1
c[26] => xor28.IN1
c[27] => xor29.IN1
c[28] => xor30.IN1
c[29] => xor31.IN1
c[30] => xor32.IN1
c[31] => ~NO_FANOUT~
cin => xor1.IN1


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|mytri32:out0
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|mytri32:out1
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|mytri32:out2
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|mytri32:out3
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mini_ALU:ALUquot|notZero:ine
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|multdiv:md|div:divide|mux21:muxQ
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mytri32:mult_out
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv:md|mytri32:div_out
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl
exception => md_rstatus.IN1
md_rstatus[0] <= md_rstatus.DB_MAX_OUTPUT_PORT_TYPE
md_rstatus[1] <= <GND>
md_rstatus[2] <= <VCC>
ctrl_MULT => ctrl_MULT.IN1
clock => clock.IN9
write_operands => write_operands.IN2
rd[0] => rd[0].IN1
rd[1] => rd[1].IN1
rd[2] => rd[2].IN1
rd[3] => rd[3].IN1
rd[4] => rd[4].IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => B[31].IN1
A_md[0] <= register32:Amd.data_output
A_md[1] <= register32:Amd.data_output
A_md[2] <= register32:Amd.data_output
A_md[3] <= register32:Amd.data_output
A_md[4] <= register32:Amd.data_output
A_md[5] <= register32:Amd.data_output
A_md[6] <= register32:Amd.data_output
A_md[7] <= register32:Amd.data_output
A_md[8] <= register32:Amd.data_output
A_md[9] <= register32:Amd.data_output
A_md[10] <= register32:Amd.data_output
A_md[11] <= register32:Amd.data_output
A_md[12] <= register32:Amd.data_output
A_md[13] <= register32:Amd.data_output
A_md[14] <= register32:Amd.data_output
A_md[15] <= register32:Amd.data_output
A_md[16] <= register32:Amd.data_output
A_md[17] <= register32:Amd.data_output
A_md[18] <= register32:Amd.data_output
A_md[19] <= register32:Amd.data_output
A_md[20] <= register32:Amd.data_output
A_md[21] <= register32:Amd.data_output
A_md[22] <= register32:Amd.data_output
A_md[23] <= register32:Amd.data_output
A_md[24] <= register32:Amd.data_output
A_md[25] <= register32:Amd.data_output
A_md[26] <= register32:Amd.data_output
A_md[27] <= register32:Amd.data_output
A_md[28] <= register32:Amd.data_output
A_md[29] <= register32:Amd.data_output
A_md[30] <= register32:Amd.data_output
A_md[31] <= register32:Amd.data_output
B_md[0] <= register32:Bmd.data_output
B_md[1] <= register32:Bmd.data_output
B_md[2] <= register32:Bmd.data_output
B_md[3] <= register32:Bmd.data_output
B_md[4] <= register32:Bmd.data_output
B_md[5] <= register32:Bmd.data_output
B_md[6] <= register32:Bmd.data_output
B_md[7] <= register32:Bmd.data_output
B_md[8] <= register32:Bmd.data_output
B_md[9] <= register32:Bmd.data_output
B_md[10] <= register32:Bmd.data_output
B_md[11] <= register32:Bmd.data_output
B_md[12] <= register32:Bmd.data_output
B_md[13] <= register32:Bmd.data_output
B_md[14] <= register32:Bmd.data_output
B_md[15] <= register32:Bmd.data_output
B_md[16] <= register32:Bmd.data_output
B_md[17] <= register32:Bmd.data_output
B_md[18] <= register32:Bmd.data_output
B_md[19] <= register32:Bmd.data_output
B_md[20] <= register32:Bmd.data_output
B_md[21] <= register32:Bmd.data_output
B_md[22] <= register32:Bmd.data_output
B_md[23] <= register32:Bmd.data_output
B_md[24] <= register32:Bmd.data_output
B_md[25] <= register32:Bmd.data_output
B_md[26] <= register32:Bmd.data_output
B_md[27] <= register32:Bmd.data_output
B_md[28] <= register32:Bmd.data_output
B_md[29] <= register32:Bmd.data_output
B_md[30] <= register32:Bmd.data_output
B_md[31] <= register32:Bmd.data_output
rd_md[0] <= dflipflop:rd0.q
rd_md[1] <= dflipflop:rd1.q
rd_md[2] <= dflipflop:rd2.q
rd_md[3] <= dflipflop:rd3.q
rd_md[4] <= dflipflop:rd4.q
IN_PROGRESS <= dflipflop:t0.q
resultRDY => md_rstatus.IN1
resultRDY => comb.IN0
resultRDY => _.IN1
write => write.IN6
reset => reset.IN9


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|dflipflop:e0
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|dflipflop:t0
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
clock => clock.IN32


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Amd|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd
data_output[0] <= dflipflop:dff_loop[0].dff1.port5
data_output[1] <= dflipflop:dff_loop[1].dff1.port5
data_output[2] <= dflipflop:dff_loop[2].dff1.port5
data_output[3] <= dflipflop:dff_loop[3].dff1.port5
data_output[4] <= dflipflop:dff_loop[4].dff1.port5
data_output[5] <= dflipflop:dff_loop[5].dff1.port5
data_output[6] <= dflipflop:dff_loop[6].dff1.port5
data_output[7] <= dflipflop:dff_loop[7].dff1.port5
data_output[8] <= dflipflop:dff_loop[8].dff1.port5
data_output[9] <= dflipflop:dff_loop[9].dff1.port5
data_output[10] <= dflipflop:dff_loop[10].dff1.port5
data_output[11] <= dflipflop:dff_loop[11].dff1.port5
data_output[12] <= dflipflop:dff_loop[12].dff1.port5
data_output[13] <= dflipflop:dff_loop[13].dff1.port5
data_output[14] <= dflipflop:dff_loop[14].dff1.port5
data_output[15] <= dflipflop:dff_loop[15].dff1.port5
data_output[16] <= dflipflop:dff_loop[16].dff1.port5
data_output[17] <= dflipflop:dff_loop[17].dff1.port5
data_output[18] <= dflipflop:dff_loop[18].dff1.port5
data_output[19] <= dflipflop:dff_loop[19].dff1.port5
data_output[20] <= dflipflop:dff_loop[20].dff1.port5
data_output[21] <= dflipflop:dff_loop[21].dff1.port5
data_output[22] <= dflipflop:dff_loop[22].dff1.port5
data_output[23] <= dflipflop:dff_loop[23].dff1.port5
data_output[24] <= dflipflop:dff_loop[24].dff1.port5
data_output[25] <= dflipflop:dff_loop[25].dff1.port5
data_output[26] <= dflipflop:dff_loop[26].dff1.port5
data_output[27] <= dflipflop:dff_loop[27].dff1.port5
data_output[28] <= dflipflop:dff_loop[28].dff1.port5
data_output[29] <= dflipflop:dff_loop[29].dff1.port5
data_output[30] <= dflipflop:dff_loop[30].dff1.port5
data_output[31] <= dflipflop:dff_loop[31].dff1.port5
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
clock => clock.IN32


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[0].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[1].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[2].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[3].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[4].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[5].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[6].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[7].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[8].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[9].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[10].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[11].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[12].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[13].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[14].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[15].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[16].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[17].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[18].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[19].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[20].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[21].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[22].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[23].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[24].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[25].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[26].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[27].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[28].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[29].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[30].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|register32:Bmd|dflipflop:dff_loop[31].dff1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|dflipflop:rd0
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|dflipflop:rd1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|dflipflop:rd2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|dflipflop:rd3
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|multdiv_ctrl:mdctrl|dflipflop:rd4
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|XM:xm
in_exception[0] => in_exception[0].IN1
in_exception[1] => in_exception[1].IN1
in_exception[2] => in_exception[2].IN1
out_exception[0] <= dflipflop:e0.q
out_exception[1] <= dflipflop:e1.q
out_exception[2] <= dflipflop:e2.q
out_type[0] <= dflipflop:t0.q
out_type[1] <= dflipflop:t1.q
outALU[0] <= register:pipe_regA.port4
outALU[1] <= register:pipe_regA.port4
outALU[2] <= register:pipe_regA.port4
outALU[3] <= register:pipe_regA.port4
outALU[4] <= register:pipe_regA.port4
outALU[5] <= register:pipe_regA.port4
outALU[6] <= register:pipe_regA.port4
outALU[7] <= register:pipe_regA.port4
outALU[8] <= register:pipe_regA.port4
outALU[9] <= register:pipe_regA.port4
outALU[10] <= register:pipe_regA.port4
outALU[11] <= register:pipe_regA.port4
outALU[12] <= register:pipe_regA.port4
outALU[13] <= register:pipe_regA.port4
outALU[14] <= register:pipe_regA.port4
outALU[15] <= register:pipe_regA.port4
outALU[16] <= register:pipe_regA.port4
outALU[17] <= register:pipe_regA.port4
outALU[18] <= register:pipe_regA.port4
outALU[19] <= register:pipe_regA.port4
outALU[20] <= register:pipe_regA.port4
outALU[21] <= register:pipe_regA.port4
outALU[22] <= register:pipe_regA.port4
outALU[23] <= register:pipe_regA.port4
outALU[24] <= register:pipe_regA.port4
outALU[25] <= register:pipe_regA.port4
outALU[26] <= register:pipe_regA.port4
outALU[27] <= register:pipe_regA.port4
outALU[28] <= register:pipe_regA.port4
outALU[29] <= register:pipe_regA.port4
outALU[30] <= register:pipe_regA.port4
outALU[31] <= register:pipe_regA.port4
outDATA[0] <= register:pipe_regB.port4
outDATA[1] <= register:pipe_regB.port4
outDATA[2] <= register:pipe_regB.port4
outDATA[3] <= register:pipe_regB.port4
outDATA[4] <= register:pipe_regB.port4
outDATA[5] <= register:pipe_regB.port4
outDATA[6] <= register:pipe_regB.port4
outDATA[7] <= register:pipe_regB.port4
outDATA[8] <= register:pipe_regB.port4
outDATA[9] <= register:pipe_regB.port4
outDATA[10] <= register:pipe_regB.port4
outDATA[11] <= register:pipe_regB.port4
outDATA[12] <= register:pipe_regB.port4
outDATA[13] <= register:pipe_regB.port4
outDATA[14] <= register:pipe_regB.port4
outDATA[15] <= register:pipe_regB.port4
outDATA[16] <= register:pipe_regB.port4
outDATA[17] <= register:pipe_regB.port4
outDATA[18] <= register:pipe_regB.port4
outDATA[19] <= register:pipe_regB.port4
outDATA[20] <= register:pipe_regB.port4
outDATA[21] <= register:pipe_regB.port4
outDATA[22] <= register:pipe_regB.port4
outDATA[23] <= register:pipe_regB.port4
outDATA[24] <= register:pipe_regB.port4
outDATA[25] <= register:pipe_regB.port4
outDATA[26] <= register:pipe_regB.port4
outDATA[27] <= register:pipe_regB.port4
outDATA[28] <= register:pipe_regB.port4
outDATA[29] <= register:pipe_regB.port4
outDATA[30] <= register:pipe_regB.port4
outDATA[31] <= register:pipe_regB.port4
ir_out[0] <= register:pipe_regIR.port4
ir_out[1] <= register:pipe_regIR.port4
ir_out[2] <= register:pipe_regIR.port4
ir_out[3] <= register:pipe_regIR.port4
ir_out[4] <= register:pipe_regIR.port4
ir_out[5] <= register:pipe_regIR.port4
ir_out[6] <= register:pipe_regIR.port4
ir_out[7] <= register:pipe_regIR.port4
ir_out[8] <= register:pipe_regIR.port4
ir_out[9] <= register:pipe_regIR.port4
ir_out[10] <= register:pipe_regIR.port4
ir_out[11] <= register:pipe_regIR.port4
ir_out[12] <= register:pipe_regIR.port4
ir_out[13] <= register:pipe_regIR.port4
ir_out[14] <= register:pipe_regIR.port4
ir_out[15] <= register:pipe_regIR.port4
ir_out[16] <= register:pipe_regIR.port4
ir_out[17] <= register:pipe_regIR.port4
ir_out[18] <= register:pipe_regIR.port4
ir_out[19] <= register:pipe_regIR.port4
ir_out[20] <= register:pipe_regIR.port4
ir_out[21] <= register:pipe_regIR.port4
ir_out[22] <= register:pipe_regIR.port4
ir_out[23] <= register:pipe_regIR.port4
ir_out[24] <= register:pipe_regIR.port4
ir_out[25] <= register:pipe_regIR.port4
ir_out[26] <= register:pipe_regIR.port4
ir_out[27] <= register:pipe_regIR.port4
ir_out[28] <= register:pipe_regIR.port4
ir_out[29] <= register:pipe_regIR.port4
ir_out[30] <= register:pipe_regIR.port4
ir_out[31] <= register:pipe_regIR.port4
in_type[0] => in_type[0].IN1
in_type[1] => in_type[1].IN1
inALU[0] => inALU[0].IN1
inALU[1] => inALU[1].IN1
inALU[2] => inALU[2].IN1
inALU[3] => inALU[3].IN1
inALU[4] => inALU[4].IN1
inALU[5] => inALU[5].IN1
inALU[6] => inALU[6].IN1
inALU[7] => inALU[7].IN1
inALU[8] => inALU[8].IN1
inALU[9] => inALU[9].IN1
inALU[10] => inALU[10].IN1
inALU[11] => inALU[11].IN1
inALU[12] => inALU[12].IN1
inALU[13] => inALU[13].IN1
inALU[14] => inALU[14].IN1
inALU[15] => inALU[15].IN1
inALU[16] => inALU[16].IN1
inALU[17] => inALU[17].IN1
inALU[18] => inALU[18].IN1
inALU[19] => inALU[19].IN1
inALU[20] => inALU[20].IN1
inALU[21] => inALU[21].IN1
inALU[22] => inALU[22].IN1
inALU[23] => inALU[23].IN1
inALU[24] => inALU[24].IN1
inALU[25] => inALU[25].IN1
inALU[26] => inALU[26].IN1
inALU[27] => inALU[27].IN1
inALU[28] => inALU[28].IN1
inALU[29] => inALU[29].IN1
inALU[30] => inALU[30].IN1
inALU[31] => inALU[31].IN1
inB[0] => inB[0].IN1
inB[1] => inB[1].IN1
inB[2] => inB[2].IN1
inB[3] => inB[3].IN1
inB[4] => inB[4].IN1
inB[5] => inB[5].IN1
inB[6] => inB[6].IN1
inB[7] => inB[7].IN1
inB[8] => inB[8].IN1
inB[9] => inB[9].IN1
inB[10] => inB[10].IN1
inB[11] => inB[11].IN1
inB[12] => inB[12].IN1
inB[13] => inB[13].IN1
inB[14] => inB[14].IN1
inB[15] => inB[15].IN1
inB[16] => inB[16].IN1
inB[17] => inB[17].IN1
inB[18] => inB[18].IN1
inB[19] => inB[19].IN1
inB[20] => inB[20].IN1
inB[21] => inB[21].IN1
inB[22] => inB[22].IN1
inB[23] => inB[23].IN1
inB[24] => inB[24].IN1
inB[25] => inB[25].IN1
inB[26] => inB[26].IN1
inB[27] => inB[27].IN1
inB[28] => inB[28].IN1
inB[29] => inB[29].IN1
inB[30] => inB[30].IN1
inB[31] => inB[31].IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_in[4] => ir_in[4].IN1
ir_in[5] => ir_in[5].IN1
ir_in[6] => ir_in[6].IN1
ir_in[7] => ir_in[7].IN1
ir_in[8] => ir_in[8].IN1
ir_in[9] => ir_in[9].IN1
ir_in[10] => ir_in[10].IN1
ir_in[11] => ir_in[11].IN1
ir_in[12] => ir_in[12].IN1
ir_in[13] => ir_in[13].IN1
ir_in[14] => ir_in[14].IN1
ir_in[15] => ir_in[15].IN1
ir_in[16] => ir_in[16].IN1
ir_in[17] => ir_in[17].IN1
ir_in[18] => ir_in[18].IN1
ir_in[19] => ir_in[19].IN1
ir_in[20] => ir_in[20].IN1
ir_in[21] => ir_in[21].IN1
ir_in[22] => ir_in[22].IN1
ir_in[23] => ir_in[23].IN1
ir_in[24] => ir_in[24].IN1
ir_in[25] => ir_in[25].IN1
ir_in[26] => ir_in[26].IN1
ir_in[27] => ir_in[27].IN1
ir_in[28] => ir_in[28].IN1
ir_in[29] => ir_in[29].IN1
ir_in[30] => ir_in[30].IN1
ir_in[31] => ir_in[31].IN1
clock => clock.IN8
flush => flush.IN8
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regA|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regB|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|register:pipe_regIR|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|XM:xm|dflipflop:t0
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|XM:xm|dflipflop:t1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|XM:xm|dflipflop:e0
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|XM:xm|dflipflop:e1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|XM:xm|dflipflop:e2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|XM_control:xm_ctrl
ir[0] => ~NO_FANOUT~
ir[1] => ~NO_FANOUT~
ir[2] => ~NO_FANOUT~
ir[3] => ~NO_FANOUT~
ir[4] => ~NO_FANOUT~
ir[5] => ~NO_FANOUT~
ir[6] => ~NO_FANOUT~
ir[7] => ~NO_FANOUT~
ir[8] => ~NO_FANOUT~
ir[9] => ~NO_FANOUT~
ir[10] => ~NO_FANOUT~
ir[11] => ~NO_FANOUT~
ir[12] => ~NO_FANOUT~
ir[13] => ~NO_FANOUT~
ir[14] => ~NO_FANOUT~
ir[15] => ~NO_FANOUT~
ir[16] => ~NO_FANOUT~
ir[17] => ~NO_FANOUT~
ir[18] => ~NO_FANOUT~
ir[19] => ~NO_FANOUT~
ir[20] => ~NO_FANOUT~
ir[21] => ~NO_FANOUT~
ir[22] => ~NO_FANOUT~
ir[23] => ~NO_FANOUT~
ir[24] => ~NO_FANOUT~
ir[25] => ~NO_FANOUT~
ir[26] => ~NO_FANOUT~
ir[27] => write_to_MEM.IN1
ir[27] => write_from_MEM.IN1
ir[28] => write_to_MEM.IN1
ir[28] => write_from_MEM.IN1
ir[29] => write_to_MEM.IN1
ir[29] => write_from_MEM.IN1
ir[30] => write_from_MEM.IN0
ir[30] => write_to_MEM.IN0
ir[31] => write_to_MEM.IN1
ir[31] => write_from_MEM.IN1
write_to_MEM <= write_to_MEM.DB_MAX_OUTPUT_PORT_TYPE
write_from_MEM <= write_from_MEM.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|mux21:muxD
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|MW:mw
in_exception[0] => in_exception[0].IN1
in_exception[1] => in_exception[1].IN1
in_exception[2] => in_exception[2].IN1
out_exception[0] <= dflipflop:e0.q
out_exception[1] <= dflipflop:e1.q
out_exception[2] <= dflipflop:e2.q
out_type[0] <= dflipflop:t0.q
out_type[1] <= dflipflop:t1.q
outALU[0] <= register:pipe_regA.port4
outALU[1] <= register:pipe_regA.port4
outALU[2] <= register:pipe_regA.port4
outALU[3] <= register:pipe_regA.port4
outALU[4] <= register:pipe_regA.port4
outALU[5] <= register:pipe_regA.port4
outALU[6] <= register:pipe_regA.port4
outALU[7] <= register:pipe_regA.port4
outALU[8] <= register:pipe_regA.port4
outALU[9] <= register:pipe_regA.port4
outALU[10] <= register:pipe_regA.port4
outALU[11] <= register:pipe_regA.port4
outALU[12] <= register:pipe_regA.port4
outALU[13] <= register:pipe_regA.port4
outALU[14] <= register:pipe_regA.port4
outALU[15] <= register:pipe_regA.port4
outALU[16] <= register:pipe_regA.port4
outALU[17] <= register:pipe_regA.port4
outALU[18] <= register:pipe_regA.port4
outALU[19] <= register:pipe_regA.port4
outALU[20] <= register:pipe_regA.port4
outALU[21] <= register:pipe_regA.port4
outALU[22] <= register:pipe_regA.port4
outALU[23] <= register:pipe_regA.port4
outALU[24] <= register:pipe_regA.port4
outALU[25] <= register:pipe_regA.port4
outALU[26] <= register:pipe_regA.port4
outALU[27] <= register:pipe_regA.port4
outALU[28] <= register:pipe_regA.port4
outALU[29] <= register:pipe_regA.port4
outALU[30] <= register:pipe_regA.port4
outALU[31] <= register:pipe_regA.port4
outMEM[0] <= register:pipe_regB.port4
outMEM[1] <= register:pipe_regB.port4
outMEM[2] <= register:pipe_regB.port4
outMEM[3] <= register:pipe_regB.port4
outMEM[4] <= register:pipe_regB.port4
outMEM[5] <= register:pipe_regB.port4
outMEM[6] <= register:pipe_regB.port4
outMEM[7] <= register:pipe_regB.port4
outMEM[8] <= register:pipe_regB.port4
outMEM[9] <= register:pipe_regB.port4
outMEM[10] <= register:pipe_regB.port4
outMEM[11] <= register:pipe_regB.port4
outMEM[12] <= register:pipe_regB.port4
outMEM[13] <= register:pipe_regB.port4
outMEM[14] <= register:pipe_regB.port4
outMEM[15] <= register:pipe_regB.port4
outMEM[16] <= register:pipe_regB.port4
outMEM[17] <= register:pipe_regB.port4
outMEM[18] <= register:pipe_regB.port4
outMEM[19] <= register:pipe_regB.port4
outMEM[20] <= register:pipe_regB.port4
outMEM[21] <= register:pipe_regB.port4
outMEM[22] <= register:pipe_regB.port4
outMEM[23] <= register:pipe_regB.port4
outMEM[24] <= register:pipe_regB.port4
outMEM[25] <= register:pipe_regB.port4
outMEM[26] <= register:pipe_regB.port4
outMEM[27] <= register:pipe_regB.port4
outMEM[28] <= register:pipe_regB.port4
outMEM[29] <= register:pipe_regB.port4
outMEM[30] <= register:pipe_regB.port4
outMEM[31] <= register:pipe_regB.port4
ir_out[0] <= register:pipe_regIR.port4
ir_out[1] <= register:pipe_regIR.port4
ir_out[2] <= register:pipe_regIR.port4
ir_out[3] <= register:pipe_regIR.port4
ir_out[4] <= register:pipe_regIR.port4
ir_out[5] <= register:pipe_regIR.port4
ir_out[6] <= register:pipe_regIR.port4
ir_out[7] <= register:pipe_regIR.port4
ir_out[8] <= register:pipe_regIR.port4
ir_out[9] <= register:pipe_regIR.port4
ir_out[10] <= register:pipe_regIR.port4
ir_out[11] <= register:pipe_regIR.port4
ir_out[12] <= register:pipe_regIR.port4
ir_out[13] <= register:pipe_regIR.port4
ir_out[14] <= register:pipe_regIR.port4
ir_out[15] <= register:pipe_regIR.port4
ir_out[16] <= register:pipe_regIR.port4
ir_out[17] <= register:pipe_regIR.port4
ir_out[18] <= register:pipe_regIR.port4
ir_out[19] <= register:pipe_regIR.port4
ir_out[20] <= register:pipe_regIR.port4
ir_out[21] <= register:pipe_regIR.port4
ir_out[22] <= register:pipe_regIR.port4
ir_out[23] <= register:pipe_regIR.port4
ir_out[24] <= register:pipe_regIR.port4
ir_out[25] <= register:pipe_regIR.port4
ir_out[26] <= register:pipe_regIR.port4
ir_out[27] <= register:pipe_regIR.port4
ir_out[28] <= register:pipe_regIR.port4
ir_out[29] <= register:pipe_regIR.port4
ir_out[30] <= register:pipe_regIR.port4
ir_out[31] <= register:pipe_regIR.port4
in_type[0] => in_type[0].IN1
in_type[1] => in_type[1].IN1
inALU[0] => inALU[0].IN1
inALU[1] => inALU[1].IN1
inALU[2] => inALU[2].IN1
inALU[3] => inALU[3].IN1
inALU[4] => inALU[4].IN1
inALU[5] => inALU[5].IN1
inALU[6] => inALU[6].IN1
inALU[7] => inALU[7].IN1
inALU[8] => inALU[8].IN1
inALU[9] => inALU[9].IN1
inALU[10] => inALU[10].IN1
inALU[11] => inALU[11].IN1
inALU[12] => inALU[12].IN1
inALU[13] => inALU[13].IN1
inALU[14] => inALU[14].IN1
inALU[15] => inALU[15].IN1
inALU[16] => inALU[16].IN1
inALU[17] => inALU[17].IN1
inALU[18] => inALU[18].IN1
inALU[19] => inALU[19].IN1
inALU[20] => inALU[20].IN1
inALU[21] => inALU[21].IN1
inALU[22] => inALU[22].IN1
inALU[23] => inALU[23].IN1
inALU[24] => inALU[24].IN1
inALU[25] => inALU[25].IN1
inALU[26] => inALU[26].IN1
inALU[27] => inALU[27].IN1
inALU[28] => inALU[28].IN1
inALU[29] => inALU[29].IN1
inALU[30] => inALU[30].IN1
inALU[31] => inALU[31].IN1
inMEM[0] => inMEM[0].IN1
inMEM[1] => inMEM[1].IN1
inMEM[2] => inMEM[2].IN1
inMEM[3] => inMEM[3].IN1
inMEM[4] => inMEM[4].IN1
inMEM[5] => inMEM[5].IN1
inMEM[6] => inMEM[6].IN1
inMEM[7] => inMEM[7].IN1
inMEM[8] => inMEM[8].IN1
inMEM[9] => inMEM[9].IN1
inMEM[10] => inMEM[10].IN1
inMEM[11] => inMEM[11].IN1
inMEM[12] => inMEM[12].IN1
inMEM[13] => inMEM[13].IN1
inMEM[14] => inMEM[14].IN1
inMEM[15] => inMEM[15].IN1
inMEM[16] => inMEM[16].IN1
inMEM[17] => inMEM[17].IN1
inMEM[18] => inMEM[18].IN1
inMEM[19] => inMEM[19].IN1
inMEM[20] => inMEM[20].IN1
inMEM[21] => inMEM[21].IN1
inMEM[22] => inMEM[22].IN1
inMEM[23] => inMEM[23].IN1
inMEM[24] => inMEM[24].IN1
inMEM[25] => inMEM[25].IN1
inMEM[26] => inMEM[26].IN1
inMEM[27] => inMEM[27].IN1
inMEM[28] => inMEM[28].IN1
inMEM[29] => inMEM[29].IN1
inMEM[30] => inMEM[30].IN1
inMEM[31] => inMEM[31].IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_in[4] => ir_in[4].IN1
ir_in[5] => ir_in[5].IN1
ir_in[6] => ir_in[6].IN1
ir_in[7] => ir_in[7].IN1
ir_in[8] => ir_in[8].IN1
ir_in[9] => ir_in[9].IN1
ir_in[10] => ir_in[10].IN1
ir_in[11] => ir_in[11].IN1
ir_in[12] => ir_in[12].IN1
ir_in[13] => ir_in[13].IN1
ir_in[14] => ir_in[14].IN1
ir_in[15] => ir_in[15].IN1
ir_in[16] => ir_in[16].IN1
ir_in[17] => ir_in[17].IN1
ir_in[18] => ir_in[18].IN1
ir_in[19] => ir_in[19].IN1
ir_in[20] => ir_in[20].IN1
ir_in[21] => ir_in[21].IN1
ir_in[22] => ir_in[22].IN1
ir_in[23] => ir_in[23].IN1
ir_in[24] => ir_in[24].IN1
ir_in[25] => ir_in[25].IN1
ir_in[26] => ir_in[26].IN1
ir_in[27] => ir_in[27].IN1
ir_in[28] => ir_in[28].IN1
ir_in[29] => ir_in[29].IN1
ir_in[30] => ir_in[30].IN1
ir_in[31] => ir_in[31].IN1
clock => clock.IN8
flush => flush.IN8
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1
block => _.IN1


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regA|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regB|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
clear => clear.IN32
data_input[0] => data_input[0].IN1
data_input[1] => data_input[1].IN1
data_input[2] => data_input[2].IN1
data_input[3] => data_input[3].IN1
data_input[4] => data_input[4].IN1
data_input[5] => data_input[5].IN1
data_input[6] => data_input[6].IN1
data_input[7] => data_input[7].IN1
data_input[8] => data_input[8].IN1
data_input[9] => data_input[9].IN1
data_input[10] => data_input[10].IN1
data_input[11] => data_input[11].IN1
data_input[12] => data_input[12].IN1
data_input[13] => data_input[13].IN1
data_input[14] => data_input[14].IN1
data_input[15] => data_input[15].IN1
data_input[16] => data_input[16].IN1
data_input[17] => data_input[17].IN1
data_input[18] => data_input[18].IN1
data_input[19] => data_input[19].IN1
data_input[20] => data_input[20].IN1
data_input[21] => data_input[21].IN1
data_input[22] => data_input[22].IN1
data_input[23] => data_input[23].IN1
data_input[24] => data_input[24].IN1
data_input[25] => data_input[25].IN1
data_input[26] => data_input[26].IN1
data_input[27] => data_input[27].IN1
data_input[28] => data_input[28].IN1
data_input[29] => data_input[29].IN1
data_input[30] => data_input[30].IN1
data_input[31] => data_input[31].IN1
data_output[0] <= dffe_ref:dff_loop[0].dffe1.q
data_output[1] <= dffe_ref:dff_loop[1].dffe1.q
data_output[2] <= dffe_ref:dff_loop[2].dffe1.q
data_output[3] <= dffe_ref:dff_loop[3].dffe1.q
data_output[4] <= dffe_ref:dff_loop[4].dffe1.q
data_output[5] <= dffe_ref:dff_loop[5].dffe1.q
data_output[6] <= dffe_ref:dff_loop[6].dffe1.q
data_output[7] <= dffe_ref:dff_loop[7].dffe1.q
data_output[8] <= dffe_ref:dff_loop[8].dffe1.q
data_output[9] <= dffe_ref:dff_loop[9].dffe1.q
data_output[10] <= dffe_ref:dff_loop[10].dffe1.q
data_output[11] <= dffe_ref:dff_loop[11].dffe1.q
data_output[12] <= dffe_ref:dff_loop[12].dffe1.q
data_output[13] <= dffe_ref:dff_loop[13].dffe1.q
data_output[14] <= dffe_ref:dff_loop[14].dffe1.q
data_output[15] <= dffe_ref:dff_loop[15].dffe1.q
data_output[16] <= dffe_ref:dff_loop[16].dffe1.q
data_output[17] <= dffe_ref:dff_loop[17].dffe1.q
data_output[18] <= dffe_ref:dff_loop[18].dffe1.q
data_output[19] <= dffe_ref:dff_loop[19].dffe1.q
data_output[20] <= dffe_ref:dff_loop[20].dffe1.q
data_output[21] <= dffe_ref:dff_loop[21].dffe1.q
data_output[22] <= dffe_ref:dff_loop[22].dffe1.q
data_output[23] <= dffe_ref:dff_loop[23].dffe1.q
data_output[24] <= dffe_ref:dff_loop[24].dffe1.q
data_output[25] <= dffe_ref:dff_loop[25].dffe1.q
data_output[26] <= dffe_ref:dff_loop[26].dffe1.q
data_output[27] <= dffe_ref:dff_loop[27].dffe1.q
data_output[28] <= dffe_ref:dff_loop[28].dffe1.q
data_output[29] <= dffe_ref:dff_loop[29].dffe1.q
data_output[30] <= dffe_ref:dff_loop[30].dffe1.q
data_output[31] <= dffe_ref:dff_loop[31].dffe1.q


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[0].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[1].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[2].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[3].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[4].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[5].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[6].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[7].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[8].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[9].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[10].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[11].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[12].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[13].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[14].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[15].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[16].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[17].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[18].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[19].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[20].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[21].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[22].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[23].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[24].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[25].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[26].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[27].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[28].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[29].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[30].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|register:pipe_regIR|dffe_ref:dff_loop[31].dffe1
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|skeleton:processor|processor:my_processor|MW:mw|dflipflop:t0
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|MW:mw|dflipflop:t1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|MW:mw|dflipflop:e0
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|MW:mw|dflipflop:e1
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|MW:mw|dflipflop:e2
d => q.DATAB
clk => q~reg0.CLK
clr => q.OUTPUTSELECT
prn => ~NO_FANOUT~
ena => q.OUTPUTSELECT
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|MW_control:mw_ctrl
md_excep => rstatus.OUTPUTSELECT
md_excep => rstatus.OUTPUTSELECT
md_excep => rstatus.OUTPUTSELECT
md_excep => rd.IN1
md_excep => rd.IN1
md_excep => rd.IN0
md_rstatus[0] => rstatus.DATAB
md_rstatus[1] => rstatus.DATAB
md_rstatus[2] => rstatus.DATAB
multdiv_rd[0] => rd[0].DATAIN
multdiv_rd[1] => rd[1].DATAIN
multdiv_rd[2] => rd[2].DATAIN
multdiv_rd[3] => rd[3].DATAIN
multdiv_rd[4] => rd[4].DATAIN
multdivRDY => rd.IN1
multdivRDY => write_to_register.IN1
multdivRDY => rd.IN1
rstatus[0] <= rstatus.DB_MAX_OUTPUT_PORT_TYPE
rstatus[1] <= rstatus.DB_MAX_OUTPUT_PORT_TYPE
rstatus[2] <= rstatus.DB_MAX_OUTPUT_PORT_TYPE
rstatus[3] <= <GND>
rstatus[4] <= <GND>
rstatus[5] <= <GND>
rstatus[6] <= <GND>
rstatus[7] <= <GND>
rstatus[8] <= <GND>
rstatus[9] <= <GND>
rstatus[10] <= <GND>
rstatus[11] <= <GND>
rstatus[12] <= <GND>
rstatus[13] <= <GND>
rstatus[14] <= <GND>
rstatus[15] <= <GND>
rstatus[16] <= <GND>
rstatus[17] <= <GND>
rstatus[18] <= <GND>
rstatus[19] <= <GND>
rstatus[20] <= <GND>
rstatus[21] <= <GND>
rstatus[22] <= <GND>
rstatus[23] <= <GND>
rstatus[24] <= <GND>
rstatus[25] <= <GND>
rstatus[26] <= <GND>
rstatus[27] <= <GND>
rstatus[28] <= <GND>
rstatus[29] <= <GND>
rstatus[30] <= <GND>
rstatus[31] <= <GND>
exception[0] => rstatus.DATAA
exception[0] => WideOr0.IN0
exception[0] => WideOr1.IN0
exception[1] => rstatus.DATAA
exception[1] => WideOr0.IN1
exception[1] => WideOr1.IN1
exception[2] => rstatus.DATAA
exception[2] => WideOr0.IN2
exception[2] => WideOr1.IN2
ir[0] => ir[0].IN1
ir[1] => ir[1].IN1
ir[2] => ir[2].IN1
ir[3] => ir[3].IN1
ir[4] => ir[4].IN1
ir[5] => ir[5].IN1
ir[6] => ir[6].IN1
ir[7] => ir[7].IN1
ir[8] => ir[8].IN1
ir[9] => ir[9].IN1
ir[10] => ir[10].IN1
ir[11] => ir[11].IN1
ir[12] => ir[12].IN1
ir[13] => ir[13].IN1
ir[14] => ir[14].IN1
ir[15] => ir[15].IN1
ir[16] => ir[16].IN1
ir[17] => ir[17].IN1
ir[18] => ir[18].IN1
ir[19] => ir[19].IN1
ir[20] => ir[20].IN1
ir[21] => ir[21].IN1
ir[22] => ir[22].IN1
ir[23] => ir[23].IN1
ir[24] => ir[24].IN1
ir[25] => ir[25].IN1
ir[26] => ir[26].IN1
ir[27] => ir[27].IN1
ir[28] => ir[28].IN1
ir[29] => ir[29].IN1
ir[30] => ir[30].IN1
ir[31] => ir[31].IN1
type[0] => ~NO_FANOUT~
type[1] => ~NO_FANOUT~
rd[0] <= rd[0].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4].DB_MAX_OUTPUT_PORT_TYPE
MEM_out <= MEM_out.DB_MAX_OUTPUT_PORT_TYPE
write_to_register <= write_to_register.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|MW_control:mw_ctrl|notZero:notnop
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|mux31:muxwrite
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
e0 => e0.IN1
e1 => e1.IN1
e2 => e2.IN1
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
in2[0] => in2[0].IN1
in2[1] => in2[1].IN1
in2[2] => in2[2].IN1
in2[3] => in2[3].IN1
in2[4] => in2[4].IN1
in2[5] => in2[5].IN1
in2[6] => in2[6].IN1
in2[7] => in2[7].IN1
in2[8] => in2[8].IN1
in2[9] => in2[9].IN1
in2[10] => in2[10].IN1
in2[11] => in2[11].IN1
in2[12] => in2[12].IN1
in2[13] => in2[13].IN1
in2[14] => in2[14].IN1
in2[15] => in2[15].IN1
in2[16] => in2[16].IN1
in2[17] => in2[17].IN1
in2[18] => in2[18].IN1
in2[19] => in2[19].IN1
in2[20] => in2[20].IN1
in2[21] => in2[21].IN1
in2[22] => in2[22].IN1
in2[23] => in2[23].IN1
in2[24] => in2[24].IN1
in2[25] => in2[25].IN1
in2[26] => in2[26].IN1
in2[27] => in2[27].IN1
in2[28] => in2[28].IN1
in2[29] => in2[29].IN1
in2[30] => in2[30].IN1
in2[31] => in2[31].IN1


|graphics|skeleton:processor|processor:my_processor|mux31:muxwrite|mytri32:tria
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxwrite|mytri32:trib
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux31:muxwrite|mytri32:tric
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
enable => out[31].OE
enable => out[30].OE
enable => out[29].OE
enable => out[28].OE
enable => out[27].OE
enable => out[26].OE
enable => out[25].OE
enable => out[24].OE
enable => out[23].OE
enable => out[22].OE
enable => out[21].OE
enable => out[20].OE
enable => out[19].OE
enable => out[18].OE
enable => out[17].OE
enable => out[16].OE
enable => out[15].OE
enable => out[14].OE
enable => out[13].OE
enable => out[12].OE
enable => out[11].OE
enable => out[10].OE
enable => out[9].OE
enable => out[8].OE
enable => out[7].OE
enable => out[6].OE
enable => out[5].OE
enable => out[4].OE
enable => out[3].OE
enable => out[2].OE
enable => out[1].OE
enable => out[0].OE


|graphics|skeleton:processor|processor:my_processor|mux21:write_this
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
enable => out.OUTPUTSELECT
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
in2[0] => out.DATAA
in2[1] => out.DATAA
in2[2] => out.DATAA
in2[3] => out.DATAA
in2[4] => out.DATAA
in2[5] => out.DATAA
in2[6] => out.DATAA
in2[7] => out.DATAA
in2[8] => out.DATAA
in2[9] => out.DATAA
in2[10] => out.DATAA
in2[11] => out.DATAA
in2[12] => out.DATAA
in2[13] => out.DATAA
in2[14] => out.DATAA
in2[15] => out.DATAA
in2[16] => out.DATAA
in2[17] => out.DATAA
in2[18] => out.DATAA
in2[19] => out.DATAA
in2[20] => out.DATAA
in2[21] => out.DATAA
in2[22] => out.DATAA
in2[23] => out.DATAA
in2[24] => out.DATAA
in2[25] => out.DATAA
in2[26] => out.DATAA
in2[27] => out.DATAA
in2[28] => out.DATAA
in2[29] => out.DATAA
in2[30] => out.DATAA
in2[31] => out.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|bypass_ctrl:bypc
ir_dx[0] => ir_dx[0].IN1
ir_dx[1] => ir_dx[1].IN1
ir_dx[2] => ir_dx[2].IN1
ir_dx[3] => ir_dx[3].IN1
ir_dx[4] => ir_dx[4].IN1
ir_dx[5] => ir_dx[5].IN1
ir_dx[6] => ir_dx[6].IN1
ir_dx[7] => ir_dx[7].IN1
ir_dx[8] => ir_dx[8].IN1
ir_dx[9] => ir_dx[9].IN1
ir_dx[10] => ir_dx[10].IN1
ir_dx[11] => ir_dx[11].IN1
ir_dx[12] => ir_dx[12].IN1
ir_dx[13] => ir_dx[13].IN1
ir_dx[14] => ir_dx[14].IN1
ir_dx[15] => ir_dx[15].IN1
ir_dx[16] => ir_dx[16].IN1
ir_dx[17] => ir_dx[17].IN1
ir_dx[18] => ir_dx[18].IN1
ir_dx[19] => ir_dx[19].IN1
ir_dx[20] => ir_dx[20].IN1
ir_dx[21] => ir_dx[21].IN1
ir_dx[22] => ir_dx[22].IN1
ir_dx[23] => ir_dx[23].IN1
ir_dx[24] => ir_dx[24].IN1
ir_dx[25] => ir_dx[25].IN1
ir_dx[26] => ir_dx[26].IN1
ir_dx[27] => ir_dx[27].IN1
ir_dx[28] => ir_dx[28].IN1
ir_dx[29] => ir_dx[29].IN1
ir_dx[30] => ir_dx[30].IN1
ir_dx[31] => ir_dx[31].IN1
dx_type[0] => i_dx.IN0
dx_type[0] => r_dx.IN0
dx_type[1] => i_dx.IN1
dx_type[1] => r_dx.IN1
ir_xm[0] => ir_xm[0].IN1
ir_xm[1] => ir_xm[1].IN1
ir_xm[2] => ir_xm[2].IN1
ir_xm[3] => ir_xm[3].IN1
ir_xm[4] => ir_xm[4].IN1
ir_xm[5] => ir_xm[5].IN1
ir_xm[6] => ir_xm[6].IN1
ir_xm[7] => ir_xm[7].IN1
ir_xm[8] => ir_xm[8].IN1
ir_xm[9] => ir_xm[9].IN1
ir_xm[10] => ir_xm[10].IN1
ir_xm[11] => ir_xm[11].IN1
ir_xm[12] => ir_xm[12].IN1
ir_xm[13] => ir_xm[13].IN1
ir_xm[14] => ir_xm[14].IN1
ir_xm[15] => ir_xm[15].IN1
ir_xm[16] => ir_xm[16].IN1
ir_xm[17] => ir_xm[17].IN1
ir_xm[18] => ir_xm[18].IN1
ir_xm[19] => ir_xm[19].IN1
ir_xm[20] => ir_xm[20].IN1
ir_xm[21] => ir_xm[21].IN1
ir_xm[22] => ir_xm[22].IN1
ir_xm[23] => ir_xm[23].IN1
ir_xm[24] => ir_xm[24].IN1
ir_xm[25] => ir_xm[25].IN1
ir_xm[26] => ir_xm[26].IN1
ir_xm[27] => ir_xm[27].IN1
ir_xm[28] => ir_xm[28].IN1
ir_xm[29] => ir_xm[29].IN1
ir_xm[30] => ir_xm[30].IN1
ir_xm[31] => ir_xm[31].IN1
xm_type[0] => i_xm.IN0
xm_type[0] => ji_xm.IN0
xm_type[0] => r_xm.IN0
xm_type[1] => ji_xm.IN1
xm_type[1] => i_xm.IN1
xm_type[1] => r_xm.IN1
ir_mw[0] => ir_mw[0].IN1
ir_mw[1] => ir_mw[1].IN1
ir_mw[2] => ir_mw[2].IN1
ir_mw[3] => ir_mw[3].IN1
ir_mw[4] => ir_mw[4].IN1
ir_mw[5] => ir_mw[5].IN1
ir_mw[6] => ir_mw[6].IN1
ir_mw[7] => ir_mw[7].IN1
ir_mw[8] => ir_mw[8].IN1
ir_mw[9] => ir_mw[9].IN1
ir_mw[10] => ir_mw[10].IN1
ir_mw[11] => ir_mw[11].IN1
ir_mw[12] => ir_mw[12].IN1
ir_mw[13] => ir_mw[13].IN1
ir_mw[14] => ir_mw[14].IN1
ir_mw[15] => ir_mw[15].IN1
ir_mw[16] => ir_mw[16].IN1
ir_mw[17] => ir_mw[17].IN1
ir_mw[18] => ir_mw[18].IN1
ir_mw[19] => ir_mw[19].IN1
ir_mw[20] => ir_mw[20].IN1
ir_mw[21] => ir_mw[21].IN1
ir_mw[22] => ir_mw[22].IN1
ir_mw[23] => ir_mw[23].IN1
ir_mw[24] => ir_mw[24].IN1
ir_mw[25] => ir_mw[25].IN1
ir_mw[26] => ir_mw[26].IN1
ir_mw[27] => ir_mw[27].IN1
ir_mw[28] => ir_mw[28].IN1
ir_mw[29] => ir_mw[29].IN1
ir_mw[30] => ir_mw[30].IN1
ir_mw[31] => ir_mw[31].IN1
mw_type[0] => ji_mw.IN0
mw_type[1] => ji_mw.IN1
sw => ctrl_bypassD.IN1
we => ctrl_bypassReadA.IN1
we => ctrl_bypassReadB.IN1
stall => ctrl_bypassReadA.IN1
stall => ctrl_bypassReadB.IN1
ctrl_readRegA[0] => ctrl_bypassReadA.IN1
ctrl_readRegA[1] => ctrl_bypassReadA.IN1
ctrl_readRegA[2] => ctrl_bypassReadA.IN1
ctrl_readRegA[3] => ctrl_bypassReadA.IN1
ctrl_readRegA[4] => ctrl_bypassReadA.IN1
ctrl_readRegB[0] => ctrl_bypassReadB.IN1
ctrl_readRegB[1] => ctrl_bypassReadB.IN1
ctrl_readRegB[2] => ctrl_bypassReadB.IN1
ctrl_readRegB[3] => ctrl_bypassReadB.IN1
ctrl_readRegB[4] => ctrl_bypassReadB.IN1
ctrl_bypassA[0] <= ctrl_bypassA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_bypassA[1] <= ctrl_bypassA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_bypassB[0] <= ctrl_bypassB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_bypassB[1] <= ctrl_bypassB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_bypassD <= ctrl_bypassD.DB_MAX_OUTPUT_PORT_TYPE
ctrl_bypassReadA <= ctrl_bypassReadA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_bypassReadB <= ctrl_bypassReadB.DB_MAX_OUTPUT_PORT_TYPE


|graphics|skeleton:processor|processor:my_processor|bypass_ctrl:bypc|notZero:dx
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|bypass_ctrl:bypc|notZero:xm
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|bypass_ctrl:bypc|notZero:mw
out <= out1.DB_MAX_OUTPUT_PORT_TYPE
i[0] => thre.IN0
i[1] => thre.IN1
i[2] => thre.IN2
i[3] => thre.IN3
i[4] => thre.IN4
i[5] => thre.IN5
i[6] => thre.IN6
i[7] => thre.IN7
i[8] => two.IN0
i[9] => two.IN1
i[10] => two.IN2
i[11] => two.IN3
i[12] => two.IN4
i[13] => two.IN5
i[14] => two.IN6
i[15] => two.IN7
i[16] => one.IN0
i[17] => one.IN1
i[18] => one.IN2
i[19] => one.IN3
i[20] => one.IN4
i[21] => one.IN5
i[22] => one.IN6
i[23] => one.IN7
i[24] => zero.IN0
i[25] => zero.IN1
i[26] => zero.IN2
i[27] => zero.IN3
i[28] => zero.IN4
i[29] => zero.IN5
i[30] => zero.IN6
i[31] => zero.IN7


|graphics|skeleton:processor|processor:my_processor|stall_logic:stl
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE
ir_dx[0] => ~NO_FANOUT~
ir_dx[1] => ~NO_FANOUT~
ir_dx[2] => ~NO_FANOUT~
ir_dx[3] => ~NO_FANOUT~
ir_dx[4] => ~NO_FANOUT~
ir_dx[5] => ~NO_FANOUT~
ir_dx[6] => ~NO_FANOUT~
ir_dx[7] => ~NO_FANOUT~
ir_dx[8] => ~NO_FANOUT~
ir_dx[9] => ~NO_FANOUT~
ir_dx[10] => ~NO_FANOUT~
ir_dx[11] => ~NO_FANOUT~
ir_dx[12] => ~NO_FANOUT~
ir_dx[13] => ~NO_FANOUT~
ir_dx[14] => ~NO_FANOUT~
ir_dx[15] => ~NO_FANOUT~
ir_dx[16] => ~NO_FANOUT~
ir_dx[17] => ~NO_FANOUT~
ir_dx[18] => ~NO_FANOUT~
ir_dx[19] => ~NO_FANOUT~
ir_dx[20] => ~NO_FANOUT~
ir_dx[21] => ~NO_FANOUT~
ir_dx[22] => stall.IN0
ir_dx[22] => stall.IN0
ir_dx[23] => stall.IN0
ir_dx[23] => stall.IN0
ir_dx[24] => stall.IN0
ir_dx[24] => stall.IN0
ir_dx[25] => stall.IN0
ir_dx[25] => stall.IN0
ir_dx[26] => stall.IN0
ir_dx[26] => stall.IN0
ir_dx[27] => lw_dx.IN1
ir_dx[28] => comb.IN1
ir_dx[29] => comb.IN1
ir_dx[30] => comb.IN0
ir_dx[31] => comb.IN1
dx_type[0] => i_fd.IN0
dx_type[0] => ji_dx.IN0
dx_type[0] => r_fd.IN0
dx_type[1] => ji_dx.IN1
dx_type[1] => r_fd.IN1
dx_type[1] => i_fd.IN1
ir_fd[0] => ~NO_FANOUT~
ir_fd[1] => ~NO_FANOUT~
ir_fd[2] => ~NO_FANOUT~
ir_fd[3] => ~NO_FANOUT~
ir_fd[4] => ~NO_FANOUT~
ir_fd[5] => ~NO_FANOUT~
ir_fd[6] => ~NO_FANOUT~
ir_fd[7] => ~NO_FANOUT~
ir_fd[8] => ~NO_FANOUT~
ir_fd[9] => ~NO_FANOUT~
ir_fd[10] => ~NO_FANOUT~
ir_fd[11] => ~NO_FANOUT~
ir_fd[12] => stall.IN1
ir_fd[13] => stall.IN1
ir_fd[14] => stall.IN1
ir_fd[15] => stall.IN1
ir_fd[16] => stall.IN1
ir_fd[17] => stall.IN1
ir_fd[18] => stall.IN1
ir_fd[19] => stall.IN1
ir_fd[20] => stall.IN1
ir_fd[21] => stall.IN1
ir_fd[22] => ~NO_FANOUT~
ir_fd[23] => ~NO_FANOUT~
ir_fd[24] => ~NO_FANOUT~
ir_fd[25] => ~NO_FANOUT~
ir_fd[26] => ~NO_FANOUT~
ir_fd[27] => sw_fd.IN1
ir_fd[28] => comb.IN1
ir_fd[29] => comb.IN1
ir_fd[30] => comb.IN0
ir_fd[31] => comb.IN1
fd_type[0] => ~NO_FANOUT~
fd_type[1] => ~NO_FANOUT~
multdiv_on => stall.IN1


|graphics|scoreCalc:s1
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
inTrace => always0.IN1
inTrace => always0.IN1
scoreOption => ~NO_FANOUT~
powerUp1 => LessThan0.IN2
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|scoreCalc:s2
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
inTrace => always0.IN1
inTrace => always0.IN1
scoreOption => ~NO_FANOUT~
powerUp1 => LessThan0.IN2
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|scoreCalc:s3
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
inTrace => always0.IN1
inTrace => always0.IN1
scoreOption => ~NO_FANOUT~
powerUp1 => LessThan0.IN2
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|scoreCalc:s4
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
inTrace => always0.IN1
inTrace => always0.IN1
scoreOption => ~NO_FANOUT~
powerUp1 => LessThan0.IN2
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
powerUp4 => result.OUTPUTSELECT
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|scoreToDigits:convert
clock => clock.IN1
score[0] => score[0].IN1
score[1] => score[1].IN1
score[2] => score[2].IN1
score[3] => score[3].IN1
score[4] => score[4].IN1
score[5] => score[5].IN1
score[6] => score[6].IN1
score[7] => score[7].IN1
score[8] => score[8].IN1
score[9] => score[9].IN1
score[10] => score[10].IN1
score[11] => score[11].IN1
score[12] => score[12].IN1
score[13] => score[13].IN1
score[14] => score[14].IN1
score[15] => score[15].IN1
score[16] => score[16].IN1
score[17] => score[17].IN1
score[18] => score[18].IN1
score[19] => score[19].IN1
score[20] => score[20].IN1
score[21] => score[21].IN1
score[22] => score[22].IN1
score[23] => score[23].IN1
score[24] => score[24].IN1
score[25] => score[25].IN1
score[26] => score[26].IN1
score[27] => score[27].IN1
score[28] => score[28].IN1
score[29] => score[29].IN1
score[30] => score[30].IN1
score[31] => score[31].IN1
digit0[0] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digit0[1] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digit0[2] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digit0[3] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
digit0[4] <= <GND>
digit0[5] <= <GND>
digit0[6] <= <GND>
digit0[7] <= <GND>
digit0[8] <= <GND>
digit0[9] <= <GND>
digit0[10] <= <GND>
digit0[11] <= <GND>
digit0[12] <= <GND>
digit0[13] <= <GND>
digit0[14] <= <GND>
digit0[15] <= <GND>
digit0[16] <= <GND>
digit0[17] <= <GND>
digit0[18] <= <GND>
digit0[19] <= <GND>
digit0[20] <= <GND>
digit0[21] <= <GND>
digit0[22] <= <GND>
digit0[23] <= <GND>
digit0[24] <= <GND>
digit0[25] <= <GND>
digit0[26] <= <GND>
digit0[27] <= <GND>
digit0[28] <= <GND>
digit0[29] <= <GND>
digit0[30] <= <GND>
digit0[31] <= <GND>
digit1[0] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
digit1[1] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
digit1[2] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
digit1[3] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
digit1[4] <= <GND>
digit1[5] <= <GND>
digit1[6] <= <GND>
digit1[7] <= <GND>
digit1[8] <= <GND>
digit1[9] <= <GND>
digit1[10] <= <GND>
digit1[11] <= <GND>
digit1[12] <= <GND>
digit1[13] <= <GND>
digit1[14] <= <GND>
digit1[15] <= <GND>
digit1[16] <= <GND>
digit1[17] <= <GND>
digit1[18] <= <GND>
digit1[19] <= <GND>
digit1[20] <= <GND>
digit1[21] <= <GND>
digit1[22] <= <GND>
digit1[23] <= <GND>
digit1[24] <= <GND>
digit1[25] <= <GND>
digit1[26] <= <GND>
digit1[27] <= <GND>
digit1[28] <= <GND>
digit1[29] <= <GND>
digit1[30] <= <GND>
digit1[31] <= <GND>
digit2[0] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
digit2[1] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
digit2[2] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
digit2[3] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
digit2[4] <= <GND>
digit2[5] <= <GND>
digit2[6] <= <GND>
digit2[7] <= <GND>
digit2[8] <= <GND>
digit2[9] <= <GND>
digit2[10] <= <GND>
digit2[11] <= <GND>
digit2[12] <= <GND>
digit2[13] <= <GND>
digit2[14] <= <GND>
digit2[15] <= <GND>
digit2[16] <= <GND>
digit2[17] <= <GND>
digit2[18] <= <GND>
digit2[19] <= <GND>
digit2[20] <= <GND>
digit2[21] <= <GND>
digit2[22] <= <GND>
digit2[23] <= <GND>
digit2[24] <= <GND>
digit2[25] <= <GND>
digit2[26] <= <GND>
digit2[27] <= <GND>
digit2[28] <= <GND>
digit2[29] <= <GND>
digit2[30] <= <GND>
digit2[31] <= <GND>
digit3[0] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
digit3[1] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
digit3[2] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
digit3[3] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
digit3[4] <= <GND>
digit3[5] <= <GND>
digit3[6] <= <GND>
digit3[7] <= <GND>
digit3[8] <= <GND>
digit3[9] <= <GND>
digit3[10] <= <GND>
digit3[11] <= <GND>
digit3[12] <= <GND>
digit3[13] <= <GND>
digit3[14] <= <GND>
digit3[15] <= <GND>
digit3[16] <= <GND>
digit3[17] <= <GND>
digit3[18] <= <GND>
digit3[19] <= <GND>
digit3[20] <= <GND>
digit3[21] <= <GND>
digit3[22] <= <GND>
digit3[23] <= <GND>
digit3[24] <= <GND>
digit3[25] <= <GND>
digit3[26] <= <GND>
digit3[27] <= <GND>
digit3[28] <= <GND>
digit3[29] <= <GND>
digit3[30] <= <GND>
digit3[31] <= <GND>
digit4[0] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
digit4[1] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
digit4[2] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
digit4[3] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
digit4[4] <= <GND>
digit4[5] <= <GND>
digit4[6] <= <GND>
digit4[7] <= <GND>
digit4[8] <= <GND>
digit4[9] <= <GND>
digit4[10] <= <GND>
digit4[11] <= <GND>
digit4[12] <= <GND>
digit4[13] <= <GND>
digit4[14] <= <GND>
digit4[15] <= <GND>
digit4[16] <= <GND>
digit4[17] <= <GND>
digit4[18] <= <GND>
digit4[19] <= <GND>
digit4[20] <= <GND>
digit4[21] <= <GND>
digit4[22] <= <GND>
digit4[23] <= <GND>
digit4[24] <= <GND>
digit4[25] <= <GND>
digit4[26] <= <GND>
digit4[27] <= <GND>
digit4[28] <= <GND>
digit4[29] <= <GND>
digit4[30] <= <GND>
digit4[31] <= <GND>
digit5[0] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
digit5[1] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
digit5[2] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
digit5[3] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
digit5[4] <= <GND>
digit5[5] <= <GND>
digit5[6] <= <GND>
digit5[7] <= <GND>
digit5[8] <= <GND>
digit5[9] <= <GND>
digit5[10] <= <GND>
digit5[11] <= <GND>
digit5[12] <= <GND>
digit5[13] <= <GND>
digit5[14] <= <GND>
digit5[15] <= <GND>
digit5[16] <= <GND>
digit5[17] <= <GND>
digit5[18] <= <GND>
digit5[19] <= <GND>
digit5[20] <= <GND>
digit5[21] <= <GND>
digit5[22] <= <GND>
digit5[23] <= <GND>
digit5[24] <= <GND>
digit5[25] <= <GND>
digit5[26] <= <GND>
digit5[27] <= <GND>
digit5[28] <= <GND>
digit5[29] <= <GND>
digit5[30] <= <GND>
digit5[31] <= <GND>


|graphics|scoreToDigits:convert|register31:r31
clock => clock.IN32
ctrl_writeEnable => ctrl_writeEnable.IN32
ctrl_reset => ctrl_reset.IN32
data_out[0] <= dffe_ref:loop1[0].f.port0
data_out[1] <= dffe_ref:loop1[1].f.port0
data_out[2] <= dffe_ref:loop1[2].f.port0
data_out[3] <= dffe_ref:loop1[3].f.port0
data_out[4] <= dffe_ref:loop1[4].f.port0
data_out[5] <= dffe_ref:loop1[5].f.port0
data_out[6] <= dffe_ref:loop1[6].f.port0
data_out[7] <= dffe_ref:loop1[7].f.port0
data_out[8] <= dffe_ref:loop1[8].f.port0
data_out[9] <= dffe_ref:loop1[9].f.port0
data_out[10] <= dffe_ref:loop1[10].f.port0
data_out[11] <= dffe_ref:loop1[11].f.port0
data_out[12] <= dffe_ref:loop1[12].f.port0
data_out[13] <= dffe_ref:loop1[13].f.port0
data_out[14] <= dffe_ref:loop1[14].f.port0
data_out[15] <= dffe_ref:loop1[15].f.port0
data_out[16] <= dffe_ref:loop1[16].f.port0
data_out[17] <= dffe_ref:loop1[17].f.port0
data_out[18] <= dffe_ref:loop1[18].f.port0
data_out[19] <= dffe_ref:loop1[19].f.port0
data_out[20] <= dffe_ref:loop1[20].f.port0
data_out[21] <= dffe_ref:loop1[21].f.port0
data_out[22] <= dffe_ref:loop1[22].f.port0
data_out[23] <= dffe_ref:loop1[23].f.port0
data_out[24] <= dffe_ref:loop1[24].f.port0
data_out[25] <= dffe_ref:loop1[25].f.port0
data_out[26] <= dffe_ref:loop1[26].f.port0
data_out[27] <= dffe_ref:loop1[27].f.port0
data_out[28] <= dffe_ref:loop1[28].f.port0
data_out[29] <= dffe_ref:loop1[29].f.port0
data_out[30] <= dffe_ref:loop1[30].f.port0
data_out[31] <= dffe_ref:loop1[31].f.port0
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
data_in[24] => data_in[24].IN1
data_in[25] => data_in[25].IN1
data_in[26] => data_in[26].IN1
data_in[27] => data_in[27].IN1
data_in[28] => data_in[28].IN1
data_in[29] => data_in[29].IN1
data_in[30] => data_in[30].IN1
data_in[31] => data_in[31].IN1


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[0].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[1].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[2].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[3].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[4].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[5].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[6].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[7].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[8].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[9].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[10].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[11].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[12].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[13].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[14].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[15].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[16].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[17].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[18].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[19].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[20].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[21].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[22].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[23].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[24].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[25].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[26].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[27].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[28].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[29].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[30].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|scoreToDigits:convert|register31:r31|dffe_ref:loop1[31].f
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|graphics|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|graphics|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|graphics|vga_controller:vga_ins
iRST_n => rst.IN1
iRST_n => ADDR[0].ACLR
iRST_n => ADDR[1].ACLR
iRST_n => ADDR[2].ACLR
iRST_n => ADDR[3].ACLR
iRST_n => ADDR[4].ACLR
iRST_n => ADDR[5].ACLR
iRST_n => ADDR[6].ACLR
iRST_n => ADDR[7].ACLR
iRST_n => ADDR[8].ACLR
iRST_n => ADDR[9].ACLR
iRST_n => ADDR[10].ACLR
iRST_n => ADDR[11].ACLR
iRST_n => ADDR[12].ACLR
iRST_n => ADDR[13].ACLR
iRST_n => ADDR[14].ACLR
iRST_n => ADDR[15].ACLR
iRST_n => ADDR[16].ACLR
iRST_n => ADDR[17].ACLR
iRST_n => ADDR[18].ACLR
iVGA_CLK => iVGA_CLK.IN18
oBLANK_n <= oBLANK_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
oHS <= oHS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVS <= oVS~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data[0] <= bgr_data[0].DB_MAX_OUTPUT_PORT_TYPE
b_data[1] <= bgr_data[1].DB_MAX_OUTPUT_PORT_TYPE
b_data[2] <= bgr_data[2].DB_MAX_OUTPUT_PORT_TYPE
b_data[3] <= bgr_data[3].DB_MAX_OUTPUT_PORT_TYPE
b_data[4] <= bgr_data[4].DB_MAX_OUTPUT_PORT_TYPE
b_data[5] <= bgr_data[5].DB_MAX_OUTPUT_PORT_TYPE
b_data[6] <= bgr_data[6].DB_MAX_OUTPUT_PORT_TYPE
b_data[7] <= bgr_data[7].DB_MAX_OUTPUT_PORT_TYPE
g_data[0] <= bgr_data[8].DB_MAX_OUTPUT_PORT_TYPE
g_data[1] <= bgr_data[9].DB_MAX_OUTPUT_PORT_TYPE
g_data[2] <= bgr_data[10].DB_MAX_OUTPUT_PORT_TYPE
g_data[3] <= bgr_data[11].DB_MAX_OUTPUT_PORT_TYPE
g_data[4] <= bgr_data[12].DB_MAX_OUTPUT_PORT_TYPE
g_data[5] <= bgr_data[13].DB_MAX_OUTPUT_PORT_TYPE
g_data[6] <= bgr_data[14].DB_MAX_OUTPUT_PORT_TYPE
g_data[7] <= bgr_data[15].DB_MAX_OUTPUT_PORT_TYPE
r_data[0] <= bgr_data[16].DB_MAX_OUTPUT_PORT_TYPE
r_data[1] <= bgr_data[17].DB_MAX_OUTPUT_PORT_TYPE
r_data[2] <= bgr_data[18].DB_MAX_OUTPUT_PORT_TYPE
r_data[3] <= bgr_data[19].DB_MAX_OUTPUT_PORT_TYPE
r_data[4] <= bgr_data[20].DB_MAX_OUTPUT_PORT_TYPE
r_data[5] <= bgr_data[21].DB_MAX_OUTPUT_PORT_TYPE
r_data[6] <= bgr_data[22].DB_MAX_OUTPUT_PORT_TYPE
r_data[7] <= bgr_data[23].DB_MAX_OUTPUT_PORT_TYPE
ir_in_p1[0] => ir_in_p1[0].IN2
ir_in_p1[1] => ir_in_p1[1].IN2
ir_in_p1[2] => ir_in_p1[2].IN2
ir_in_p1[3] => ir_in_p1[3].IN2
ir_in_p1[4] => ir_in_p1[4].IN2
ir_in_p1[5] => ir_in_p1[5].IN2
ir_in_p1[6] => ir_in_p1[6].IN2
ir_in_p1[7] => ir_in_p1[7].IN2
ir_in_p1[8] => ir_in_p1[8].IN2
ir_in_p1[9] => ir_in_p1[9].IN2
ir_in_p1[10] => ir_in_p1[10].IN2
ir_in_p1[11] => ir_in_p1[11].IN2
ir_in_p1[12] => ir_in_p1[12].IN2
ir_in_p1[13] => ir_in_p1[13].IN2
ir_in_p1[14] => ir_in_p1[14].IN2
ir_in_p1[15] => ir_in_p1[15].IN2
ir_in_p2[0] => ir_in_p2[0].IN1
ir_in_p2[1] => ir_in_p2[1].IN1
ir_in_p2[2] => ir_in_p2[2].IN1
ir_in_p2[3] => ir_in_p2[3].IN1
ir_in_p2[4] => ir_in_p2[4].IN1
ir_in_p2[5] => ir_in_p2[5].IN1
ir_in_p2[6] => ir_in_p2[6].IN1
ir_in_p2[7] => ir_in_p2[7].IN1
ir_in_p2[8] => ir_in_p2[8].IN1
ir_in_p2[9] => ir_in_p2[9].IN1
ir_in_p2[10] => ir_in_p2[10].IN1
ir_in_p2[11] => ir_in_p2[11].IN1
ir_in_p2[12] => ir_in_p2[12].IN1
ir_in_p2[13] => ir_in_p2[13].IN1
ir_in_p2[14] => ir_in_p2[14].IN1
ir_in_p2[15] => ir_in_p2[15].IN1
gryffindor1 => gryffindor1.IN3
slytherin1 => slytherin1.IN3
hufflepuff1 => hufflepuff1.IN3
ravenclaw1 => ravenclaw1.IN3
gryffindor2 => gryffindor2.IN2
slytherin2 => slytherin2.IN2
hufflepuff2 => hufflepuff2.IN2
ravenclaw2 => ravenclaw2.IN2
two_player_mode => two_player_mode.IN4
leaderboard => leaderboard.IN4
play_again => play_again.IN1
times_up => always1.IN0
logo => logo.IN2
crest_out <= crest:crestz.crest
crest_index[0] <= crest:crestz.crest_index
crest_index[1] <= crest:crestz.crest_index
crest_index[2] <= crest:crestz.crest_index
crest_index[3] <= crest:crestz.crest_index
crest_index[4] <= crest:crestz.crest_index
crest_index[5] <= crest:crestz.crest_index
crest_index[6] <= crest:crestz.crest_index
crest_index[7] <= crest:crestz.crest_index
snitch_powerup => comb.IN0
time_turner_powerup => comb.IN0
lightning_powerup => comb.IN0
broom_powerup => comb.IN1
broom_powerup => comb.IN1
broom_powerup => comb.IN0
p1_score_ones[0] => ones_place[0].DATAIN
p1_score_ones[1] => ones_place[1].DATAIN
p1_score_ones[2] => ones_place[2].DATAIN
p1_score_ones[3] => ones_place[3].DATAIN
p1_score_ones[4] => ~NO_FANOUT~
p1_score_tens[0] => tens_place[0].DATAIN
p1_score_tens[1] => tens_place[1].DATAIN
p1_score_tens[2] => tens_place[2].DATAIN
p1_score_tens[3] => tens_place[3].DATAIN
p1_score_tens[4] => ~NO_FANOUT~
p1_score_hundreds[0] => hundreds_place[0].DATAIN
p1_score_hundreds[1] => hundreds_place[1].DATAIN
p1_score_hundreds[2] => hundreds_place[2].DATAIN
p1_score_hundreds[3] => hundreds_place[3].DATAIN
p1_score_hundreds[4] => ~NO_FANOUT~
p1_score_thousands[0] => thousands_place[0].DATAIN
p1_score_thousands[1] => thousands_place[1].DATAIN
p1_score_thousands[2] => thousands_place[2].DATAIN
p1_score_thousands[3] => thousands_place[3].DATAIN
p1_score_thousands[4] => ~NO_FANOUT~
end_game_early <= trace_change:changez.end_game_early


|graphics|vga_controller:vga_ins|video_sync_generator:LTM_ins
reset => v_cnt[0].ACLR
reset => v_cnt[1].ACLR
reset => v_cnt[2].ACLR
reset => v_cnt[3].ACLR
reset => v_cnt[4].ACLR
reset => v_cnt[5].ACLR
reset => v_cnt[6].ACLR
reset => v_cnt[7].ACLR
reset => v_cnt[8].ACLR
reset => v_cnt[9].ACLR
reset => h_cnt[0].ACLR
reset => h_cnt[1].ACLR
reset => h_cnt[2].ACLR
reset => h_cnt[3].ACLR
reset => h_cnt[4].ACLR
reset => h_cnt[5].ACLR
reset => h_cnt[6].ACLR
reset => h_cnt[7].ACLR
reset => h_cnt[8].ACLR
reset => h_cnt[9].ACLR
reset => h_cnt[10].ACLR
vga_clk => v_cnt[0].CLK
vga_clk => v_cnt[1].CLK
vga_clk => v_cnt[2].CLK
vga_clk => v_cnt[3].CLK
vga_clk => v_cnt[4].CLK
vga_clk => v_cnt[5].CLK
vga_clk => v_cnt[6].CLK
vga_clk => v_cnt[7].CLK
vga_clk => v_cnt[8].CLK
vga_clk => v_cnt[9].CLK
vga_clk => h_cnt[0].CLK
vga_clk => h_cnt[1].CLK
vga_clk => h_cnt[2].CLK
vga_clk => h_cnt[3].CLK
vga_clk => h_cnt[4].CLK
vga_clk => h_cnt[5].CLK
vga_clk => h_cnt[6].CLK
vga_clk => h_cnt[7].CLK
vga_clk => h_cnt[8].CLK
vga_clk => h_cnt[9].CLK
vga_clk => h_cnt[10].CLK
vga_clk => blank_n~reg0.CLK
vga_clk => VS~reg0.CLK
vga_clk => HS~reg0.CLK
blank_n <= blank_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HS <= HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VS <= VS~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|img_data:img_data_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ekc1:auto_generated.address_a[0]
address_a[1] => altsyncram_ekc1:auto_generated.address_a[1]
address_a[2] => altsyncram_ekc1:auto_generated.address_a[2]
address_a[3] => altsyncram_ekc1:auto_generated.address_a[3]
address_a[4] => altsyncram_ekc1:auto_generated.address_a[4]
address_a[5] => altsyncram_ekc1:auto_generated.address_a[5]
address_a[6] => altsyncram_ekc1:auto_generated.address_a[6]
address_a[7] => altsyncram_ekc1:auto_generated.address_a[7]
address_a[8] => altsyncram_ekc1:auto_generated.address_a[8]
address_a[9] => altsyncram_ekc1:auto_generated.address_a[9]
address_a[10] => altsyncram_ekc1:auto_generated.address_a[10]
address_a[11] => altsyncram_ekc1:auto_generated.address_a[11]
address_a[12] => altsyncram_ekc1:auto_generated.address_a[12]
address_a[13] => altsyncram_ekc1:auto_generated.address_a[13]
address_a[14] => altsyncram_ekc1:auto_generated.address_a[14]
address_a[15] => altsyncram_ekc1:auto_generated.address_a[15]
address_a[16] => altsyncram_ekc1:auto_generated.address_a[16]
address_a[17] => altsyncram_ekc1:auto_generated.address_a[17]
address_a[18] => altsyncram_ekc1:auto_generated.address_a[18]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ekc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ekc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ekc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ekc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ekc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ekc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ekc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ekc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ekc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[0] => ram_block1a256.PORTAADDR
address_a[0] => ram_block1a257.PORTAADDR
address_a[0] => ram_block1a258.PORTAADDR
address_a[0] => ram_block1a259.PORTAADDR
address_a[0] => ram_block1a260.PORTAADDR
address_a[0] => ram_block1a261.PORTAADDR
address_a[0] => ram_block1a262.PORTAADDR
address_a[0] => ram_block1a263.PORTAADDR
address_a[0] => ram_block1a264.PORTAADDR
address_a[0] => ram_block1a265.PORTAADDR
address_a[0] => ram_block1a266.PORTAADDR
address_a[0] => ram_block1a267.PORTAADDR
address_a[0] => ram_block1a268.PORTAADDR
address_a[0] => ram_block1a269.PORTAADDR
address_a[0] => ram_block1a270.PORTAADDR
address_a[0] => ram_block1a271.PORTAADDR
address_a[0] => ram_block1a272.PORTAADDR
address_a[0] => ram_block1a273.PORTAADDR
address_a[0] => ram_block1a274.PORTAADDR
address_a[0] => ram_block1a275.PORTAADDR
address_a[0] => ram_block1a276.PORTAADDR
address_a[0] => ram_block1a277.PORTAADDR
address_a[0] => ram_block1a278.PORTAADDR
address_a[0] => ram_block1a279.PORTAADDR
address_a[0] => ram_block1a280.PORTAADDR
address_a[0] => ram_block1a281.PORTAADDR
address_a[0] => ram_block1a282.PORTAADDR
address_a[0] => ram_block1a283.PORTAADDR
address_a[0] => ram_block1a284.PORTAADDR
address_a[0] => ram_block1a285.PORTAADDR
address_a[0] => ram_block1a286.PORTAADDR
address_a[0] => ram_block1a287.PORTAADDR
address_a[0] => ram_block1a288.PORTAADDR
address_a[0] => ram_block1a289.PORTAADDR
address_a[0] => ram_block1a290.PORTAADDR
address_a[0] => ram_block1a291.PORTAADDR
address_a[0] => ram_block1a292.PORTAADDR
address_a[0] => ram_block1a293.PORTAADDR
address_a[0] => ram_block1a294.PORTAADDR
address_a[0] => ram_block1a295.PORTAADDR
address_a[0] => ram_block1a296.PORTAADDR
address_a[0] => ram_block1a297.PORTAADDR
address_a[0] => ram_block1a298.PORTAADDR
address_a[0] => ram_block1a299.PORTAADDR
address_a[0] => ram_block1a300.PORTAADDR
address_a[0] => ram_block1a301.PORTAADDR
address_a[0] => ram_block1a302.PORTAADDR
address_a[0] => ram_block1a303.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[1] => ram_block1a256.PORTAADDR1
address_a[1] => ram_block1a257.PORTAADDR1
address_a[1] => ram_block1a258.PORTAADDR1
address_a[1] => ram_block1a259.PORTAADDR1
address_a[1] => ram_block1a260.PORTAADDR1
address_a[1] => ram_block1a261.PORTAADDR1
address_a[1] => ram_block1a262.PORTAADDR1
address_a[1] => ram_block1a263.PORTAADDR1
address_a[1] => ram_block1a264.PORTAADDR1
address_a[1] => ram_block1a265.PORTAADDR1
address_a[1] => ram_block1a266.PORTAADDR1
address_a[1] => ram_block1a267.PORTAADDR1
address_a[1] => ram_block1a268.PORTAADDR1
address_a[1] => ram_block1a269.PORTAADDR1
address_a[1] => ram_block1a270.PORTAADDR1
address_a[1] => ram_block1a271.PORTAADDR1
address_a[1] => ram_block1a272.PORTAADDR1
address_a[1] => ram_block1a273.PORTAADDR1
address_a[1] => ram_block1a274.PORTAADDR1
address_a[1] => ram_block1a275.PORTAADDR1
address_a[1] => ram_block1a276.PORTAADDR1
address_a[1] => ram_block1a277.PORTAADDR1
address_a[1] => ram_block1a278.PORTAADDR1
address_a[1] => ram_block1a279.PORTAADDR1
address_a[1] => ram_block1a280.PORTAADDR1
address_a[1] => ram_block1a281.PORTAADDR1
address_a[1] => ram_block1a282.PORTAADDR1
address_a[1] => ram_block1a283.PORTAADDR1
address_a[1] => ram_block1a284.PORTAADDR1
address_a[1] => ram_block1a285.PORTAADDR1
address_a[1] => ram_block1a286.PORTAADDR1
address_a[1] => ram_block1a287.PORTAADDR1
address_a[1] => ram_block1a288.PORTAADDR1
address_a[1] => ram_block1a289.PORTAADDR1
address_a[1] => ram_block1a290.PORTAADDR1
address_a[1] => ram_block1a291.PORTAADDR1
address_a[1] => ram_block1a292.PORTAADDR1
address_a[1] => ram_block1a293.PORTAADDR1
address_a[1] => ram_block1a294.PORTAADDR1
address_a[1] => ram_block1a295.PORTAADDR1
address_a[1] => ram_block1a296.PORTAADDR1
address_a[1] => ram_block1a297.PORTAADDR1
address_a[1] => ram_block1a298.PORTAADDR1
address_a[1] => ram_block1a299.PORTAADDR1
address_a[1] => ram_block1a300.PORTAADDR1
address_a[1] => ram_block1a301.PORTAADDR1
address_a[1] => ram_block1a302.PORTAADDR1
address_a[1] => ram_block1a303.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[2] => ram_block1a256.PORTAADDR2
address_a[2] => ram_block1a257.PORTAADDR2
address_a[2] => ram_block1a258.PORTAADDR2
address_a[2] => ram_block1a259.PORTAADDR2
address_a[2] => ram_block1a260.PORTAADDR2
address_a[2] => ram_block1a261.PORTAADDR2
address_a[2] => ram_block1a262.PORTAADDR2
address_a[2] => ram_block1a263.PORTAADDR2
address_a[2] => ram_block1a264.PORTAADDR2
address_a[2] => ram_block1a265.PORTAADDR2
address_a[2] => ram_block1a266.PORTAADDR2
address_a[2] => ram_block1a267.PORTAADDR2
address_a[2] => ram_block1a268.PORTAADDR2
address_a[2] => ram_block1a269.PORTAADDR2
address_a[2] => ram_block1a270.PORTAADDR2
address_a[2] => ram_block1a271.PORTAADDR2
address_a[2] => ram_block1a272.PORTAADDR2
address_a[2] => ram_block1a273.PORTAADDR2
address_a[2] => ram_block1a274.PORTAADDR2
address_a[2] => ram_block1a275.PORTAADDR2
address_a[2] => ram_block1a276.PORTAADDR2
address_a[2] => ram_block1a277.PORTAADDR2
address_a[2] => ram_block1a278.PORTAADDR2
address_a[2] => ram_block1a279.PORTAADDR2
address_a[2] => ram_block1a280.PORTAADDR2
address_a[2] => ram_block1a281.PORTAADDR2
address_a[2] => ram_block1a282.PORTAADDR2
address_a[2] => ram_block1a283.PORTAADDR2
address_a[2] => ram_block1a284.PORTAADDR2
address_a[2] => ram_block1a285.PORTAADDR2
address_a[2] => ram_block1a286.PORTAADDR2
address_a[2] => ram_block1a287.PORTAADDR2
address_a[2] => ram_block1a288.PORTAADDR2
address_a[2] => ram_block1a289.PORTAADDR2
address_a[2] => ram_block1a290.PORTAADDR2
address_a[2] => ram_block1a291.PORTAADDR2
address_a[2] => ram_block1a292.PORTAADDR2
address_a[2] => ram_block1a293.PORTAADDR2
address_a[2] => ram_block1a294.PORTAADDR2
address_a[2] => ram_block1a295.PORTAADDR2
address_a[2] => ram_block1a296.PORTAADDR2
address_a[2] => ram_block1a297.PORTAADDR2
address_a[2] => ram_block1a298.PORTAADDR2
address_a[2] => ram_block1a299.PORTAADDR2
address_a[2] => ram_block1a300.PORTAADDR2
address_a[2] => ram_block1a301.PORTAADDR2
address_a[2] => ram_block1a302.PORTAADDR2
address_a[2] => ram_block1a303.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[3] => ram_block1a256.PORTAADDR3
address_a[3] => ram_block1a257.PORTAADDR3
address_a[3] => ram_block1a258.PORTAADDR3
address_a[3] => ram_block1a259.PORTAADDR3
address_a[3] => ram_block1a260.PORTAADDR3
address_a[3] => ram_block1a261.PORTAADDR3
address_a[3] => ram_block1a262.PORTAADDR3
address_a[3] => ram_block1a263.PORTAADDR3
address_a[3] => ram_block1a264.PORTAADDR3
address_a[3] => ram_block1a265.PORTAADDR3
address_a[3] => ram_block1a266.PORTAADDR3
address_a[3] => ram_block1a267.PORTAADDR3
address_a[3] => ram_block1a268.PORTAADDR3
address_a[3] => ram_block1a269.PORTAADDR3
address_a[3] => ram_block1a270.PORTAADDR3
address_a[3] => ram_block1a271.PORTAADDR3
address_a[3] => ram_block1a272.PORTAADDR3
address_a[3] => ram_block1a273.PORTAADDR3
address_a[3] => ram_block1a274.PORTAADDR3
address_a[3] => ram_block1a275.PORTAADDR3
address_a[3] => ram_block1a276.PORTAADDR3
address_a[3] => ram_block1a277.PORTAADDR3
address_a[3] => ram_block1a278.PORTAADDR3
address_a[3] => ram_block1a279.PORTAADDR3
address_a[3] => ram_block1a280.PORTAADDR3
address_a[3] => ram_block1a281.PORTAADDR3
address_a[3] => ram_block1a282.PORTAADDR3
address_a[3] => ram_block1a283.PORTAADDR3
address_a[3] => ram_block1a284.PORTAADDR3
address_a[3] => ram_block1a285.PORTAADDR3
address_a[3] => ram_block1a286.PORTAADDR3
address_a[3] => ram_block1a287.PORTAADDR3
address_a[3] => ram_block1a288.PORTAADDR3
address_a[3] => ram_block1a289.PORTAADDR3
address_a[3] => ram_block1a290.PORTAADDR3
address_a[3] => ram_block1a291.PORTAADDR3
address_a[3] => ram_block1a292.PORTAADDR3
address_a[3] => ram_block1a293.PORTAADDR3
address_a[3] => ram_block1a294.PORTAADDR3
address_a[3] => ram_block1a295.PORTAADDR3
address_a[3] => ram_block1a296.PORTAADDR3
address_a[3] => ram_block1a297.PORTAADDR3
address_a[3] => ram_block1a298.PORTAADDR3
address_a[3] => ram_block1a299.PORTAADDR3
address_a[3] => ram_block1a300.PORTAADDR3
address_a[3] => ram_block1a301.PORTAADDR3
address_a[3] => ram_block1a302.PORTAADDR3
address_a[3] => ram_block1a303.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[4] => ram_block1a256.PORTAADDR4
address_a[4] => ram_block1a257.PORTAADDR4
address_a[4] => ram_block1a258.PORTAADDR4
address_a[4] => ram_block1a259.PORTAADDR4
address_a[4] => ram_block1a260.PORTAADDR4
address_a[4] => ram_block1a261.PORTAADDR4
address_a[4] => ram_block1a262.PORTAADDR4
address_a[4] => ram_block1a263.PORTAADDR4
address_a[4] => ram_block1a264.PORTAADDR4
address_a[4] => ram_block1a265.PORTAADDR4
address_a[4] => ram_block1a266.PORTAADDR4
address_a[4] => ram_block1a267.PORTAADDR4
address_a[4] => ram_block1a268.PORTAADDR4
address_a[4] => ram_block1a269.PORTAADDR4
address_a[4] => ram_block1a270.PORTAADDR4
address_a[4] => ram_block1a271.PORTAADDR4
address_a[4] => ram_block1a272.PORTAADDR4
address_a[4] => ram_block1a273.PORTAADDR4
address_a[4] => ram_block1a274.PORTAADDR4
address_a[4] => ram_block1a275.PORTAADDR4
address_a[4] => ram_block1a276.PORTAADDR4
address_a[4] => ram_block1a277.PORTAADDR4
address_a[4] => ram_block1a278.PORTAADDR4
address_a[4] => ram_block1a279.PORTAADDR4
address_a[4] => ram_block1a280.PORTAADDR4
address_a[4] => ram_block1a281.PORTAADDR4
address_a[4] => ram_block1a282.PORTAADDR4
address_a[4] => ram_block1a283.PORTAADDR4
address_a[4] => ram_block1a284.PORTAADDR4
address_a[4] => ram_block1a285.PORTAADDR4
address_a[4] => ram_block1a286.PORTAADDR4
address_a[4] => ram_block1a287.PORTAADDR4
address_a[4] => ram_block1a288.PORTAADDR4
address_a[4] => ram_block1a289.PORTAADDR4
address_a[4] => ram_block1a290.PORTAADDR4
address_a[4] => ram_block1a291.PORTAADDR4
address_a[4] => ram_block1a292.PORTAADDR4
address_a[4] => ram_block1a293.PORTAADDR4
address_a[4] => ram_block1a294.PORTAADDR4
address_a[4] => ram_block1a295.PORTAADDR4
address_a[4] => ram_block1a296.PORTAADDR4
address_a[4] => ram_block1a297.PORTAADDR4
address_a[4] => ram_block1a298.PORTAADDR4
address_a[4] => ram_block1a299.PORTAADDR4
address_a[4] => ram_block1a300.PORTAADDR4
address_a[4] => ram_block1a301.PORTAADDR4
address_a[4] => ram_block1a302.PORTAADDR4
address_a[4] => ram_block1a303.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[5] => ram_block1a256.PORTAADDR5
address_a[5] => ram_block1a257.PORTAADDR5
address_a[5] => ram_block1a258.PORTAADDR5
address_a[5] => ram_block1a259.PORTAADDR5
address_a[5] => ram_block1a260.PORTAADDR5
address_a[5] => ram_block1a261.PORTAADDR5
address_a[5] => ram_block1a262.PORTAADDR5
address_a[5] => ram_block1a263.PORTAADDR5
address_a[5] => ram_block1a264.PORTAADDR5
address_a[5] => ram_block1a265.PORTAADDR5
address_a[5] => ram_block1a266.PORTAADDR5
address_a[5] => ram_block1a267.PORTAADDR5
address_a[5] => ram_block1a268.PORTAADDR5
address_a[5] => ram_block1a269.PORTAADDR5
address_a[5] => ram_block1a270.PORTAADDR5
address_a[5] => ram_block1a271.PORTAADDR5
address_a[5] => ram_block1a272.PORTAADDR5
address_a[5] => ram_block1a273.PORTAADDR5
address_a[5] => ram_block1a274.PORTAADDR5
address_a[5] => ram_block1a275.PORTAADDR5
address_a[5] => ram_block1a276.PORTAADDR5
address_a[5] => ram_block1a277.PORTAADDR5
address_a[5] => ram_block1a278.PORTAADDR5
address_a[5] => ram_block1a279.PORTAADDR5
address_a[5] => ram_block1a280.PORTAADDR5
address_a[5] => ram_block1a281.PORTAADDR5
address_a[5] => ram_block1a282.PORTAADDR5
address_a[5] => ram_block1a283.PORTAADDR5
address_a[5] => ram_block1a284.PORTAADDR5
address_a[5] => ram_block1a285.PORTAADDR5
address_a[5] => ram_block1a286.PORTAADDR5
address_a[5] => ram_block1a287.PORTAADDR5
address_a[5] => ram_block1a288.PORTAADDR5
address_a[5] => ram_block1a289.PORTAADDR5
address_a[5] => ram_block1a290.PORTAADDR5
address_a[5] => ram_block1a291.PORTAADDR5
address_a[5] => ram_block1a292.PORTAADDR5
address_a[5] => ram_block1a293.PORTAADDR5
address_a[5] => ram_block1a294.PORTAADDR5
address_a[5] => ram_block1a295.PORTAADDR5
address_a[5] => ram_block1a296.PORTAADDR5
address_a[5] => ram_block1a297.PORTAADDR5
address_a[5] => ram_block1a298.PORTAADDR5
address_a[5] => ram_block1a299.PORTAADDR5
address_a[5] => ram_block1a300.PORTAADDR5
address_a[5] => ram_block1a301.PORTAADDR5
address_a[5] => ram_block1a302.PORTAADDR5
address_a[5] => ram_block1a303.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[6] => ram_block1a256.PORTAADDR6
address_a[6] => ram_block1a257.PORTAADDR6
address_a[6] => ram_block1a258.PORTAADDR6
address_a[6] => ram_block1a259.PORTAADDR6
address_a[6] => ram_block1a260.PORTAADDR6
address_a[6] => ram_block1a261.PORTAADDR6
address_a[6] => ram_block1a262.PORTAADDR6
address_a[6] => ram_block1a263.PORTAADDR6
address_a[6] => ram_block1a264.PORTAADDR6
address_a[6] => ram_block1a265.PORTAADDR6
address_a[6] => ram_block1a266.PORTAADDR6
address_a[6] => ram_block1a267.PORTAADDR6
address_a[6] => ram_block1a268.PORTAADDR6
address_a[6] => ram_block1a269.PORTAADDR6
address_a[6] => ram_block1a270.PORTAADDR6
address_a[6] => ram_block1a271.PORTAADDR6
address_a[6] => ram_block1a272.PORTAADDR6
address_a[6] => ram_block1a273.PORTAADDR6
address_a[6] => ram_block1a274.PORTAADDR6
address_a[6] => ram_block1a275.PORTAADDR6
address_a[6] => ram_block1a276.PORTAADDR6
address_a[6] => ram_block1a277.PORTAADDR6
address_a[6] => ram_block1a278.PORTAADDR6
address_a[6] => ram_block1a279.PORTAADDR6
address_a[6] => ram_block1a280.PORTAADDR6
address_a[6] => ram_block1a281.PORTAADDR6
address_a[6] => ram_block1a282.PORTAADDR6
address_a[6] => ram_block1a283.PORTAADDR6
address_a[6] => ram_block1a284.PORTAADDR6
address_a[6] => ram_block1a285.PORTAADDR6
address_a[6] => ram_block1a286.PORTAADDR6
address_a[6] => ram_block1a287.PORTAADDR6
address_a[6] => ram_block1a288.PORTAADDR6
address_a[6] => ram_block1a289.PORTAADDR6
address_a[6] => ram_block1a290.PORTAADDR6
address_a[6] => ram_block1a291.PORTAADDR6
address_a[6] => ram_block1a292.PORTAADDR6
address_a[6] => ram_block1a293.PORTAADDR6
address_a[6] => ram_block1a294.PORTAADDR6
address_a[6] => ram_block1a295.PORTAADDR6
address_a[6] => ram_block1a296.PORTAADDR6
address_a[6] => ram_block1a297.PORTAADDR6
address_a[6] => ram_block1a298.PORTAADDR6
address_a[6] => ram_block1a299.PORTAADDR6
address_a[6] => ram_block1a300.PORTAADDR6
address_a[6] => ram_block1a301.PORTAADDR6
address_a[6] => ram_block1a302.PORTAADDR6
address_a[6] => ram_block1a303.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
address_a[7] => ram_block1a256.PORTAADDR7
address_a[7] => ram_block1a257.PORTAADDR7
address_a[7] => ram_block1a258.PORTAADDR7
address_a[7] => ram_block1a259.PORTAADDR7
address_a[7] => ram_block1a260.PORTAADDR7
address_a[7] => ram_block1a261.PORTAADDR7
address_a[7] => ram_block1a262.PORTAADDR7
address_a[7] => ram_block1a263.PORTAADDR7
address_a[7] => ram_block1a264.PORTAADDR7
address_a[7] => ram_block1a265.PORTAADDR7
address_a[7] => ram_block1a266.PORTAADDR7
address_a[7] => ram_block1a267.PORTAADDR7
address_a[7] => ram_block1a268.PORTAADDR7
address_a[7] => ram_block1a269.PORTAADDR7
address_a[7] => ram_block1a270.PORTAADDR7
address_a[7] => ram_block1a271.PORTAADDR7
address_a[7] => ram_block1a272.PORTAADDR7
address_a[7] => ram_block1a273.PORTAADDR7
address_a[7] => ram_block1a274.PORTAADDR7
address_a[7] => ram_block1a275.PORTAADDR7
address_a[7] => ram_block1a276.PORTAADDR7
address_a[7] => ram_block1a277.PORTAADDR7
address_a[7] => ram_block1a278.PORTAADDR7
address_a[7] => ram_block1a279.PORTAADDR7
address_a[7] => ram_block1a280.PORTAADDR7
address_a[7] => ram_block1a281.PORTAADDR7
address_a[7] => ram_block1a282.PORTAADDR7
address_a[7] => ram_block1a283.PORTAADDR7
address_a[7] => ram_block1a284.PORTAADDR7
address_a[7] => ram_block1a285.PORTAADDR7
address_a[7] => ram_block1a286.PORTAADDR7
address_a[7] => ram_block1a287.PORTAADDR7
address_a[7] => ram_block1a288.PORTAADDR7
address_a[7] => ram_block1a289.PORTAADDR7
address_a[7] => ram_block1a290.PORTAADDR7
address_a[7] => ram_block1a291.PORTAADDR7
address_a[7] => ram_block1a292.PORTAADDR7
address_a[7] => ram_block1a293.PORTAADDR7
address_a[7] => ram_block1a294.PORTAADDR7
address_a[7] => ram_block1a295.PORTAADDR7
address_a[7] => ram_block1a296.PORTAADDR7
address_a[7] => ram_block1a297.PORTAADDR7
address_a[7] => ram_block1a298.PORTAADDR7
address_a[7] => ram_block1a299.PORTAADDR7
address_a[7] => ram_block1a300.PORTAADDR7
address_a[7] => ram_block1a301.PORTAADDR7
address_a[7] => ram_block1a302.PORTAADDR7
address_a[7] => ram_block1a303.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[8] => ram_block1a160.PORTAADDR8
address_a[8] => ram_block1a161.PORTAADDR8
address_a[8] => ram_block1a162.PORTAADDR8
address_a[8] => ram_block1a163.PORTAADDR8
address_a[8] => ram_block1a164.PORTAADDR8
address_a[8] => ram_block1a165.PORTAADDR8
address_a[8] => ram_block1a166.PORTAADDR8
address_a[8] => ram_block1a167.PORTAADDR8
address_a[8] => ram_block1a168.PORTAADDR8
address_a[8] => ram_block1a169.PORTAADDR8
address_a[8] => ram_block1a170.PORTAADDR8
address_a[8] => ram_block1a171.PORTAADDR8
address_a[8] => ram_block1a172.PORTAADDR8
address_a[8] => ram_block1a173.PORTAADDR8
address_a[8] => ram_block1a174.PORTAADDR8
address_a[8] => ram_block1a175.PORTAADDR8
address_a[8] => ram_block1a176.PORTAADDR8
address_a[8] => ram_block1a177.PORTAADDR8
address_a[8] => ram_block1a178.PORTAADDR8
address_a[8] => ram_block1a179.PORTAADDR8
address_a[8] => ram_block1a180.PORTAADDR8
address_a[8] => ram_block1a181.PORTAADDR8
address_a[8] => ram_block1a182.PORTAADDR8
address_a[8] => ram_block1a183.PORTAADDR8
address_a[8] => ram_block1a184.PORTAADDR8
address_a[8] => ram_block1a185.PORTAADDR8
address_a[8] => ram_block1a186.PORTAADDR8
address_a[8] => ram_block1a187.PORTAADDR8
address_a[8] => ram_block1a188.PORTAADDR8
address_a[8] => ram_block1a189.PORTAADDR8
address_a[8] => ram_block1a190.PORTAADDR8
address_a[8] => ram_block1a191.PORTAADDR8
address_a[8] => ram_block1a192.PORTAADDR8
address_a[8] => ram_block1a193.PORTAADDR8
address_a[8] => ram_block1a194.PORTAADDR8
address_a[8] => ram_block1a195.PORTAADDR8
address_a[8] => ram_block1a196.PORTAADDR8
address_a[8] => ram_block1a197.PORTAADDR8
address_a[8] => ram_block1a198.PORTAADDR8
address_a[8] => ram_block1a199.PORTAADDR8
address_a[8] => ram_block1a200.PORTAADDR8
address_a[8] => ram_block1a201.PORTAADDR8
address_a[8] => ram_block1a202.PORTAADDR8
address_a[8] => ram_block1a203.PORTAADDR8
address_a[8] => ram_block1a204.PORTAADDR8
address_a[8] => ram_block1a205.PORTAADDR8
address_a[8] => ram_block1a206.PORTAADDR8
address_a[8] => ram_block1a207.PORTAADDR8
address_a[8] => ram_block1a208.PORTAADDR8
address_a[8] => ram_block1a209.PORTAADDR8
address_a[8] => ram_block1a210.PORTAADDR8
address_a[8] => ram_block1a211.PORTAADDR8
address_a[8] => ram_block1a212.PORTAADDR8
address_a[8] => ram_block1a213.PORTAADDR8
address_a[8] => ram_block1a214.PORTAADDR8
address_a[8] => ram_block1a215.PORTAADDR8
address_a[8] => ram_block1a216.PORTAADDR8
address_a[8] => ram_block1a217.PORTAADDR8
address_a[8] => ram_block1a218.PORTAADDR8
address_a[8] => ram_block1a219.PORTAADDR8
address_a[8] => ram_block1a220.PORTAADDR8
address_a[8] => ram_block1a221.PORTAADDR8
address_a[8] => ram_block1a222.PORTAADDR8
address_a[8] => ram_block1a223.PORTAADDR8
address_a[8] => ram_block1a224.PORTAADDR8
address_a[8] => ram_block1a225.PORTAADDR8
address_a[8] => ram_block1a226.PORTAADDR8
address_a[8] => ram_block1a227.PORTAADDR8
address_a[8] => ram_block1a228.PORTAADDR8
address_a[8] => ram_block1a229.PORTAADDR8
address_a[8] => ram_block1a230.PORTAADDR8
address_a[8] => ram_block1a231.PORTAADDR8
address_a[8] => ram_block1a232.PORTAADDR8
address_a[8] => ram_block1a233.PORTAADDR8
address_a[8] => ram_block1a234.PORTAADDR8
address_a[8] => ram_block1a235.PORTAADDR8
address_a[8] => ram_block1a236.PORTAADDR8
address_a[8] => ram_block1a237.PORTAADDR8
address_a[8] => ram_block1a238.PORTAADDR8
address_a[8] => ram_block1a239.PORTAADDR8
address_a[8] => ram_block1a240.PORTAADDR8
address_a[8] => ram_block1a241.PORTAADDR8
address_a[8] => ram_block1a242.PORTAADDR8
address_a[8] => ram_block1a243.PORTAADDR8
address_a[8] => ram_block1a244.PORTAADDR8
address_a[8] => ram_block1a245.PORTAADDR8
address_a[8] => ram_block1a246.PORTAADDR8
address_a[8] => ram_block1a247.PORTAADDR8
address_a[8] => ram_block1a248.PORTAADDR8
address_a[8] => ram_block1a249.PORTAADDR8
address_a[8] => ram_block1a250.PORTAADDR8
address_a[8] => ram_block1a251.PORTAADDR8
address_a[8] => ram_block1a252.PORTAADDR8
address_a[8] => ram_block1a253.PORTAADDR8
address_a[8] => ram_block1a254.PORTAADDR8
address_a[8] => ram_block1a255.PORTAADDR8
address_a[8] => ram_block1a256.PORTAADDR8
address_a[8] => ram_block1a257.PORTAADDR8
address_a[8] => ram_block1a258.PORTAADDR8
address_a[8] => ram_block1a259.PORTAADDR8
address_a[8] => ram_block1a260.PORTAADDR8
address_a[8] => ram_block1a261.PORTAADDR8
address_a[8] => ram_block1a262.PORTAADDR8
address_a[8] => ram_block1a263.PORTAADDR8
address_a[8] => ram_block1a264.PORTAADDR8
address_a[8] => ram_block1a265.PORTAADDR8
address_a[8] => ram_block1a266.PORTAADDR8
address_a[8] => ram_block1a267.PORTAADDR8
address_a[8] => ram_block1a268.PORTAADDR8
address_a[8] => ram_block1a269.PORTAADDR8
address_a[8] => ram_block1a270.PORTAADDR8
address_a[8] => ram_block1a271.PORTAADDR8
address_a[8] => ram_block1a272.PORTAADDR8
address_a[8] => ram_block1a273.PORTAADDR8
address_a[8] => ram_block1a274.PORTAADDR8
address_a[8] => ram_block1a275.PORTAADDR8
address_a[8] => ram_block1a276.PORTAADDR8
address_a[8] => ram_block1a277.PORTAADDR8
address_a[8] => ram_block1a278.PORTAADDR8
address_a[8] => ram_block1a279.PORTAADDR8
address_a[8] => ram_block1a280.PORTAADDR8
address_a[8] => ram_block1a281.PORTAADDR8
address_a[8] => ram_block1a282.PORTAADDR8
address_a[8] => ram_block1a283.PORTAADDR8
address_a[8] => ram_block1a284.PORTAADDR8
address_a[8] => ram_block1a285.PORTAADDR8
address_a[8] => ram_block1a286.PORTAADDR8
address_a[8] => ram_block1a287.PORTAADDR8
address_a[8] => ram_block1a288.PORTAADDR8
address_a[8] => ram_block1a289.PORTAADDR8
address_a[8] => ram_block1a290.PORTAADDR8
address_a[8] => ram_block1a291.PORTAADDR8
address_a[8] => ram_block1a292.PORTAADDR8
address_a[8] => ram_block1a293.PORTAADDR8
address_a[8] => ram_block1a294.PORTAADDR8
address_a[8] => ram_block1a295.PORTAADDR8
address_a[8] => ram_block1a296.PORTAADDR8
address_a[8] => ram_block1a297.PORTAADDR8
address_a[8] => ram_block1a298.PORTAADDR8
address_a[8] => ram_block1a299.PORTAADDR8
address_a[8] => ram_block1a300.PORTAADDR8
address_a[8] => ram_block1a301.PORTAADDR8
address_a[8] => ram_block1a302.PORTAADDR8
address_a[8] => ram_block1a303.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[9] => ram_block1a160.PORTAADDR9
address_a[9] => ram_block1a161.PORTAADDR9
address_a[9] => ram_block1a162.PORTAADDR9
address_a[9] => ram_block1a163.PORTAADDR9
address_a[9] => ram_block1a164.PORTAADDR9
address_a[9] => ram_block1a165.PORTAADDR9
address_a[9] => ram_block1a166.PORTAADDR9
address_a[9] => ram_block1a167.PORTAADDR9
address_a[9] => ram_block1a168.PORTAADDR9
address_a[9] => ram_block1a169.PORTAADDR9
address_a[9] => ram_block1a170.PORTAADDR9
address_a[9] => ram_block1a171.PORTAADDR9
address_a[9] => ram_block1a172.PORTAADDR9
address_a[9] => ram_block1a173.PORTAADDR9
address_a[9] => ram_block1a174.PORTAADDR9
address_a[9] => ram_block1a175.PORTAADDR9
address_a[9] => ram_block1a176.PORTAADDR9
address_a[9] => ram_block1a177.PORTAADDR9
address_a[9] => ram_block1a178.PORTAADDR9
address_a[9] => ram_block1a179.PORTAADDR9
address_a[9] => ram_block1a180.PORTAADDR9
address_a[9] => ram_block1a181.PORTAADDR9
address_a[9] => ram_block1a182.PORTAADDR9
address_a[9] => ram_block1a183.PORTAADDR9
address_a[9] => ram_block1a184.PORTAADDR9
address_a[9] => ram_block1a185.PORTAADDR9
address_a[9] => ram_block1a186.PORTAADDR9
address_a[9] => ram_block1a187.PORTAADDR9
address_a[9] => ram_block1a188.PORTAADDR9
address_a[9] => ram_block1a189.PORTAADDR9
address_a[9] => ram_block1a190.PORTAADDR9
address_a[9] => ram_block1a191.PORTAADDR9
address_a[9] => ram_block1a192.PORTAADDR9
address_a[9] => ram_block1a193.PORTAADDR9
address_a[9] => ram_block1a194.PORTAADDR9
address_a[9] => ram_block1a195.PORTAADDR9
address_a[9] => ram_block1a196.PORTAADDR9
address_a[9] => ram_block1a197.PORTAADDR9
address_a[9] => ram_block1a198.PORTAADDR9
address_a[9] => ram_block1a199.PORTAADDR9
address_a[9] => ram_block1a200.PORTAADDR9
address_a[9] => ram_block1a201.PORTAADDR9
address_a[9] => ram_block1a202.PORTAADDR9
address_a[9] => ram_block1a203.PORTAADDR9
address_a[9] => ram_block1a204.PORTAADDR9
address_a[9] => ram_block1a205.PORTAADDR9
address_a[9] => ram_block1a206.PORTAADDR9
address_a[9] => ram_block1a207.PORTAADDR9
address_a[9] => ram_block1a208.PORTAADDR9
address_a[9] => ram_block1a209.PORTAADDR9
address_a[9] => ram_block1a210.PORTAADDR9
address_a[9] => ram_block1a211.PORTAADDR9
address_a[9] => ram_block1a212.PORTAADDR9
address_a[9] => ram_block1a213.PORTAADDR9
address_a[9] => ram_block1a214.PORTAADDR9
address_a[9] => ram_block1a215.PORTAADDR9
address_a[9] => ram_block1a216.PORTAADDR9
address_a[9] => ram_block1a217.PORTAADDR9
address_a[9] => ram_block1a218.PORTAADDR9
address_a[9] => ram_block1a219.PORTAADDR9
address_a[9] => ram_block1a220.PORTAADDR9
address_a[9] => ram_block1a221.PORTAADDR9
address_a[9] => ram_block1a222.PORTAADDR9
address_a[9] => ram_block1a223.PORTAADDR9
address_a[9] => ram_block1a224.PORTAADDR9
address_a[9] => ram_block1a225.PORTAADDR9
address_a[9] => ram_block1a226.PORTAADDR9
address_a[9] => ram_block1a227.PORTAADDR9
address_a[9] => ram_block1a228.PORTAADDR9
address_a[9] => ram_block1a229.PORTAADDR9
address_a[9] => ram_block1a230.PORTAADDR9
address_a[9] => ram_block1a231.PORTAADDR9
address_a[9] => ram_block1a232.PORTAADDR9
address_a[9] => ram_block1a233.PORTAADDR9
address_a[9] => ram_block1a234.PORTAADDR9
address_a[9] => ram_block1a235.PORTAADDR9
address_a[9] => ram_block1a236.PORTAADDR9
address_a[9] => ram_block1a237.PORTAADDR9
address_a[9] => ram_block1a238.PORTAADDR9
address_a[9] => ram_block1a239.PORTAADDR9
address_a[9] => ram_block1a240.PORTAADDR9
address_a[9] => ram_block1a241.PORTAADDR9
address_a[9] => ram_block1a242.PORTAADDR9
address_a[9] => ram_block1a243.PORTAADDR9
address_a[9] => ram_block1a244.PORTAADDR9
address_a[9] => ram_block1a245.PORTAADDR9
address_a[9] => ram_block1a246.PORTAADDR9
address_a[9] => ram_block1a247.PORTAADDR9
address_a[9] => ram_block1a248.PORTAADDR9
address_a[9] => ram_block1a249.PORTAADDR9
address_a[9] => ram_block1a250.PORTAADDR9
address_a[9] => ram_block1a251.PORTAADDR9
address_a[9] => ram_block1a252.PORTAADDR9
address_a[9] => ram_block1a253.PORTAADDR9
address_a[9] => ram_block1a254.PORTAADDR9
address_a[9] => ram_block1a255.PORTAADDR9
address_a[9] => ram_block1a256.PORTAADDR9
address_a[9] => ram_block1a257.PORTAADDR9
address_a[9] => ram_block1a258.PORTAADDR9
address_a[9] => ram_block1a259.PORTAADDR9
address_a[9] => ram_block1a260.PORTAADDR9
address_a[9] => ram_block1a261.PORTAADDR9
address_a[9] => ram_block1a262.PORTAADDR9
address_a[9] => ram_block1a263.PORTAADDR9
address_a[9] => ram_block1a264.PORTAADDR9
address_a[9] => ram_block1a265.PORTAADDR9
address_a[9] => ram_block1a266.PORTAADDR9
address_a[9] => ram_block1a267.PORTAADDR9
address_a[9] => ram_block1a268.PORTAADDR9
address_a[9] => ram_block1a269.PORTAADDR9
address_a[9] => ram_block1a270.PORTAADDR9
address_a[9] => ram_block1a271.PORTAADDR9
address_a[9] => ram_block1a272.PORTAADDR9
address_a[9] => ram_block1a273.PORTAADDR9
address_a[9] => ram_block1a274.PORTAADDR9
address_a[9] => ram_block1a275.PORTAADDR9
address_a[9] => ram_block1a276.PORTAADDR9
address_a[9] => ram_block1a277.PORTAADDR9
address_a[9] => ram_block1a278.PORTAADDR9
address_a[9] => ram_block1a279.PORTAADDR9
address_a[9] => ram_block1a280.PORTAADDR9
address_a[9] => ram_block1a281.PORTAADDR9
address_a[9] => ram_block1a282.PORTAADDR9
address_a[9] => ram_block1a283.PORTAADDR9
address_a[9] => ram_block1a284.PORTAADDR9
address_a[9] => ram_block1a285.PORTAADDR9
address_a[9] => ram_block1a286.PORTAADDR9
address_a[9] => ram_block1a287.PORTAADDR9
address_a[9] => ram_block1a288.PORTAADDR9
address_a[9] => ram_block1a289.PORTAADDR9
address_a[9] => ram_block1a290.PORTAADDR9
address_a[9] => ram_block1a291.PORTAADDR9
address_a[9] => ram_block1a292.PORTAADDR9
address_a[9] => ram_block1a293.PORTAADDR9
address_a[9] => ram_block1a294.PORTAADDR9
address_a[9] => ram_block1a295.PORTAADDR9
address_a[9] => ram_block1a296.PORTAADDR9
address_a[9] => ram_block1a297.PORTAADDR9
address_a[9] => ram_block1a298.PORTAADDR9
address_a[9] => ram_block1a299.PORTAADDR9
address_a[9] => ram_block1a300.PORTAADDR9
address_a[9] => ram_block1a301.PORTAADDR9
address_a[9] => ram_block1a302.PORTAADDR9
address_a[9] => ram_block1a303.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[10] => ram_block1a160.PORTAADDR10
address_a[10] => ram_block1a161.PORTAADDR10
address_a[10] => ram_block1a162.PORTAADDR10
address_a[10] => ram_block1a163.PORTAADDR10
address_a[10] => ram_block1a164.PORTAADDR10
address_a[10] => ram_block1a165.PORTAADDR10
address_a[10] => ram_block1a166.PORTAADDR10
address_a[10] => ram_block1a167.PORTAADDR10
address_a[10] => ram_block1a168.PORTAADDR10
address_a[10] => ram_block1a169.PORTAADDR10
address_a[10] => ram_block1a170.PORTAADDR10
address_a[10] => ram_block1a171.PORTAADDR10
address_a[10] => ram_block1a172.PORTAADDR10
address_a[10] => ram_block1a173.PORTAADDR10
address_a[10] => ram_block1a174.PORTAADDR10
address_a[10] => ram_block1a175.PORTAADDR10
address_a[10] => ram_block1a176.PORTAADDR10
address_a[10] => ram_block1a177.PORTAADDR10
address_a[10] => ram_block1a178.PORTAADDR10
address_a[10] => ram_block1a179.PORTAADDR10
address_a[10] => ram_block1a180.PORTAADDR10
address_a[10] => ram_block1a181.PORTAADDR10
address_a[10] => ram_block1a182.PORTAADDR10
address_a[10] => ram_block1a183.PORTAADDR10
address_a[10] => ram_block1a184.PORTAADDR10
address_a[10] => ram_block1a185.PORTAADDR10
address_a[10] => ram_block1a186.PORTAADDR10
address_a[10] => ram_block1a187.PORTAADDR10
address_a[10] => ram_block1a188.PORTAADDR10
address_a[10] => ram_block1a189.PORTAADDR10
address_a[10] => ram_block1a190.PORTAADDR10
address_a[10] => ram_block1a191.PORTAADDR10
address_a[10] => ram_block1a192.PORTAADDR10
address_a[10] => ram_block1a193.PORTAADDR10
address_a[10] => ram_block1a194.PORTAADDR10
address_a[10] => ram_block1a195.PORTAADDR10
address_a[10] => ram_block1a196.PORTAADDR10
address_a[10] => ram_block1a197.PORTAADDR10
address_a[10] => ram_block1a198.PORTAADDR10
address_a[10] => ram_block1a199.PORTAADDR10
address_a[10] => ram_block1a200.PORTAADDR10
address_a[10] => ram_block1a201.PORTAADDR10
address_a[10] => ram_block1a202.PORTAADDR10
address_a[10] => ram_block1a203.PORTAADDR10
address_a[10] => ram_block1a204.PORTAADDR10
address_a[10] => ram_block1a205.PORTAADDR10
address_a[10] => ram_block1a206.PORTAADDR10
address_a[10] => ram_block1a207.PORTAADDR10
address_a[10] => ram_block1a208.PORTAADDR10
address_a[10] => ram_block1a209.PORTAADDR10
address_a[10] => ram_block1a210.PORTAADDR10
address_a[10] => ram_block1a211.PORTAADDR10
address_a[10] => ram_block1a212.PORTAADDR10
address_a[10] => ram_block1a213.PORTAADDR10
address_a[10] => ram_block1a214.PORTAADDR10
address_a[10] => ram_block1a215.PORTAADDR10
address_a[10] => ram_block1a216.PORTAADDR10
address_a[10] => ram_block1a217.PORTAADDR10
address_a[10] => ram_block1a218.PORTAADDR10
address_a[10] => ram_block1a219.PORTAADDR10
address_a[10] => ram_block1a220.PORTAADDR10
address_a[10] => ram_block1a221.PORTAADDR10
address_a[10] => ram_block1a222.PORTAADDR10
address_a[10] => ram_block1a223.PORTAADDR10
address_a[10] => ram_block1a224.PORTAADDR10
address_a[10] => ram_block1a225.PORTAADDR10
address_a[10] => ram_block1a226.PORTAADDR10
address_a[10] => ram_block1a227.PORTAADDR10
address_a[10] => ram_block1a228.PORTAADDR10
address_a[10] => ram_block1a229.PORTAADDR10
address_a[10] => ram_block1a230.PORTAADDR10
address_a[10] => ram_block1a231.PORTAADDR10
address_a[10] => ram_block1a232.PORTAADDR10
address_a[10] => ram_block1a233.PORTAADDR10
address_a[10] => ram_block1a234.PORTAADDR10
address_a[10] => ram_block1a235.PORTAADDR10
address_a[10] => ram_block1a236.PORTAADDR10
address_a[10] => ram_block1a237.PORTAADDR10
address_a[10] => ram_block1a238.PORTAADDR10
address_a[10] => ram_block1a239.PORTAADDR10
address_a[10] => ram_block1a240.PORTAADDR10
address_a[10] => ram_block1a241.PORTAADDR10
address_a[10] => ram_block1a242.PORTAADDR10
address_a[10] => ram_block1a243.PORTAADDR10
address_a[10] => ram_block1a244.PORTAADDR10
address_a[10] => ram_block1a245.PORTAADDR10
address_a[10] => ram_block1a246.PORTAADDR10
address_a[10] => ram_block1a247.PORTAADDR10
address_a[10] => ram_block1a248.PORTAADDR10
address_a[10] => ram_block1a249.PORTAADDR10
address_a[10] => ram_block1a250.PORTAADDR10
address_a[10] => ram_block1a251.PORTAADDR10
address_a[10] => ram_block1a252.PORTAADDR10
address_a[10] => ram_block1a253.PORTAADDR10
address_a[10] => ram_block1a254.PORTAADDR10
address_a[10] => ram_block1a255.PORTAADDR10
address_a[10] => ram_block1a256.PORTAADDR10
address_a[10] => ram_block1a257.PORTAADDR10
address_a[10] => ram_block1a258.PORTAADDR10
address_a[10] => ram_block1a259.PORTAADDR10
address_a[10] => ram_block1a260.PORTAADDR10
address_a[10] => ram_block1a261.PORTAADDR10
address_a[10] => ram_block1a262.PORTAADDR10
address_a[10] => ram_block1a263.PORTAADDR10
address_a[10] => ram_block1a264.PORTAADDR10
address_a[10] => ram_block1a265.PORTAADDR10
address_a[10] => ram_block1a266.PORTAADDR10
address_a[10] => ram_block1a267.PORTAADDR10
address_a[10] => ram_block1a268.PORTAADDR10
address_a[10] => ram_block1a269.PORTAADDR10
address_a[10] => ram_block1a270.PORTAADDR10
address_a[10] => ram_block1a271.PORTAADDR10
address_a[10] => ram_block1a272.PORTAADDR10
address_a[10] => ram_block1a273.PORTAADDR10
address_a[10] => ram_block1a274.PORTAADDR10
address_a[10] => ram_block1a275.PORTAADDR10
address_a[10] => ram_block1a276.PORTAADDR10
address_a[10] => ram_block1a277.PORTAADDR10
address_a[10] => ram_block1a278.PORTAADDR10
address_a[10] => ram_block1a279.PORTAADDR10
address_a[10] => ram_block1a280.PORTAADDR10
address_a[10] => ram_block1a281.PORTAADDR10
address_a[10] => ram_block1a282.PORTAADDR10
address_a[10] => ram_block1a283.PORTAADDR10
address_a[10] => ram_block1a284.PORTAADDR10
address_a[10] => ram_block1a285.PORTAADDR10
address_a[10] => ram_block1a286.PORTAADDR10
address_a[10] => ram_block1a287.PORTAADDR10
address_a[10] => ram_block1a288.PORTAADDR10
address_a[10] => ram_block1a289.PORTAADDR10
address_a[10] => ram_block1a290.PORTAADDR10
address_a[10] => ram_block1a291.PORTAADDR10
address_a[10] => ram_block1a292.PORTAADDR10
address_a[10] => ram_block1a293.PORTAADDR10
address_a[10] => ram_block1a294.PORTAADDR10
address_a[10] => ram_block1a295.PORTAADDR10
address_a[10] => ram_block1a296.PORTAADDR10
address_a[10] => ram_block1a297.PORTAADDR10
address_a[10] => ram_block1a298.PORTAADDR10
address_a[10] => ram_block1a299.PORTAADDR10
address_a[10] => ram_block1a300.PORTAADDR10
address_a[10] => ram_block1a301.PORTAADDR10
address_a[10] => ram_block1a302.PORTAADDR10
address_a[10] => ram_block1a303.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[11] => ram_block1a160.PORTAADDR11
address_a[11] => ram_block1a161.PORTAADDR11
address_a[11] => ram_block1a162.PORTAADDR11
address_a[11] => ram_block1a163.PORTAADDR11
address_a[11] => ram_block1a164.PORTAADDR11
address_a[11] => ram_block1a165.PORTAADDR11
address_a[11] => ram_block1a166.PORTAADDR11
address_a[11] => ram_block1a167.PORTAADDR11
address_a[11] => ram_block1a168.PORTAADDR11
address_a[11] => ram_block1a169.PORTAADDR11
address_a[11] => ram_block1a170.PORTAADDR11
address_a[11] => ram_block1a171.PORTAADDR11
address_a[11] => ram_block1a172.PORTAADDR11
address_a[11] => ram_block1a173.PORTAADDR11
address_a[11] => ram_block1a174.PORTAADDR11
address_a[11] => ram_block1a175.PORTAADDR11
address_a[11] => ram_block1a176.PORTAADDR11
address_a[11] => ram_block1a177.PORTAADDR11
address_a[11] => ram_block1a178.PORTAADDR11
address_a[11] => ram_block1a179.PORTAADDR11
address_a[11] => ram_block1a180.PORTAADDR11
address_a[11] => ram_block1a181.PORTAADDR11
address_a[11] => ram_block1a182.PORTAADDR11
address_a[11] => ram_block1a183.PORTAADDR11
address_a[11] => ram_block1a184.PORTAADDR11
address_a[11] => ram_block1a185.PORTAADDR11
address_a[11] => ram_block1a186.PORTAADDR11
address_a[11] => ram_block1a187.PORTAADDR11
address_a[11] => ram_block1a188.PORTAADDR11
address_a[11] => ram_block1a189.PORTAADDR11
address_a[11] => ram_block1a190.PORTAADDR11
address_a[11] => ram_block1a191.PORTAADDR11
address_a[11] => ram_block1a192.PORTAADDR11
address_a[11] => ram_block1a193.PORTAADDR11
address_a[11] => ram_block1a194.PORTAADDR11
address_a[11] => ram_block1a195.PORTAADDR11
address_a[11] => ram_block1a196.PORTAADDR11
address_a[11] => ram_block1a197.PORTAADDR11
address_a[11] => ram_block1a198.PORTAADDR11
address_a[11] => ram_block1a199.PORTAADDR11
address_a[11] => ram_block1a200.PORTAADDR11
address_a[11] => ram_block1a201.PORTAADDR11
address_a[11] => ram_block1a202.PORTAADDR11
address_a[11] => ram_block1a203.PORTAADDR11
address_a[11] => ram_block1a204.PORTAADDR11
address_a[11] => ram_block1a205.PORTAADDR11
address_a[11] => ram_block1a206.PORTAADDR11
address_a[11] => ram_block1a207.PORTAADDR11
address_a[11] => ram_block1a208.PORTAADDR11
address_a[11] => ram_block1a209.PORTAADDR11
address_a[11] => ram_block1a210.PORTAADDR11
address_a[11] => ram_block1a211.PORTAADDR11
address_a[11] => ram_block1a212.PORTAADDR11
address_a[11] => ram_block1a213.PORTAADDR11
address_a[11] => ram_block1a214.PORTAADDR11
address_a[11] => ram_block1a215.PORTAADDR11
address_a[11] => ram_block1a216.PORTAADDR11
address_a[11] => ram_block1a217.PORTAADDR11
address_a[11] => ram_block1a218.PORTAADDR11
address_a[11] => ram_block1a219.PORTAADDR11
address_a[11] => ram_block1a220.PORTAADDR11
address_a[11] => ram_block1a221.PORTAADDR11
address_a[11] => ram_block1a222.PORTAADDR11
address_a[11] => ram_block1a223.PORTAADDR11
address_a[11] => ram_block1a224.PORTAADDR11
address_a[11] => ram_block1a225.PORTAADDR11
address_a[11] => ram_block1a226.PORTAADDR11
address_a[11] => ram_block1a227.PORTAADDR11
address_a[11] => ram_block1a228.PORTAADDR11
address_a[11] => ram_block1a229.PORTAADDR11
address_a[11] => ram_block1a230.PORTAADDR11
address_a[11] => ram_block1a231.PORTAADDR11
address_a[11] => ram_block1a232.PORTAADDR11
address_a[11] => ram_block1a233.PORTAADDR11
address_a[11] => ram_block1a234.PORTAADDR11
address_a[11] => ram_block1a235.PORTAADDR11
address_a[11] => ram_block1a236.PORTAADDR11
address_a[11] => ram_block1a237.PORTAADDR11
address_a[11] => ram_block1a238.PORTAADDR11
address_a[11] => ram_block1a239.PORTAADDR11
address_a[11] => ram_block1a240.PORTAADDR11
address_a[11] => ram_block1a241.PORTAADDR11
address_a[11] => ram_block1a242.PORTAADDR11
address_a[11] => ram_block1a243.PORTAADDR11
address_a[11] => ram_block1a244.PORTAADDR11
address_a[11] => ram_block1a245.PORTAADDR11
address_a[11] => ram_block1a246.PORTAADDR11
address_a[11] => ram_block1a247.PORTAADDR11
address_a[11] => ram_block1a248.PORTAADDR11
address_a[11] => ram_block1a249.PORTAADDR11
address_a[11] => ram_block1a250.PORTAADDR11
address_a[11] => ram_block1a251.PORTAADDR11
address_a[11] => ram_block1a252.PORTAADDR11
address_a[11] => ram_block1a253.PORTAADDR11
address_a[11] => ram_block1a254.PORTAADDR11
address_a[11] => ram_block1a255.PORTAADDR11
address_a[11] => ram_block1a256.PORTAADDR11
address_a[11] => ram_block1a257.PORTAADDR11
address_a[11] => ram_block1a258.PORTAADDR11
address_a[11] => ram_block1a259.PORTAADDR11
address_a[11] => ram_block1a260.PORTAADDR11
address_a[11] => ram_block1a261.PORTAADDR11
address_a[11] => ram_block1a262.PORTAADDR11
address_a[11] => ram_block1a263.PORTAADDR11
address_a[11] => ram_block1a264.PORTAADDR11
address_a[11] => ram_block1a265.PORTAADDR11
address_a[11] => ram_block1a266.PORTAADDR11
address_a[11] => ram_block1a267.PORTAADDR11
address_a[11] => ram_block1a268.PORTAADDR11
address_a[11] => ram_block1a269.PORTAADDR11
address_a[11] => ram_block1a270.PORTAADDR11
address_a[11] => ram_block1a271.PORTAADDR11
address_a[11] => ram_block1a272.PORTAADDR11
address_a[11] => ram_block1a273.PORTAADDR11
address_a[11] => ram_block1a274.PORTAADDR11
address_a[11] => ram_block1a275.PORTAADDR11
address_a[11] => ram_block1a276.PORTAADDR11
address_a[11] => ram_block1a277.PORTAADDR11
address_a[11] => ram_block1a278.PORTAADDR11
address_a[11] => ram_block1a279.PORTAADDR11
address_a[11] => ram_block1a280.PORTAADDR11
address_a[11] => ram_block1a281.PORTAADDR11
address_a[11] => ram_block1a282.PORTAADDR11
address_a[11] => ram_block1a283.PORTAADDR11
address_a[11] => ram_block1a284.PORTAADDR11
address_a[11] => ram_block1a285.PORTAADDR11
address_a[11] => ram_block1a286.PORTAADDR11
address_a[11] => ram_block1a287.PORTAADDR11
address_a[11] => ram_block1a288.PORTAADDR11
address_a[11] => ram_block1a289.PORTAADDR11
address_a[11] => ram_block1a290.PORTAADDR11
address_a[11] => ram_block1a291.PORTAADDR11
address_a[11] => ram_block1a292.PORTAADDR11
address_a[11] => ram_block1a293.PORTAADDR11
address_a[11] => ram_block1a294.PORTAADDR11
address_a[11] => ram_block1a295.PORTAADDR11
address_a[11] => ram_block1a296.PORTAADDR11
address_a[11] => ram_block1a297.PORTAADDR11
address_a[11] => ram_block1a298.PORTAADDR11
address_a[11] => ram_block1a299.PORTAADDR11
address_a[11] => ram_block1a300.PORTAADDR11
address_a[11] => ram_block1a301.PORTAADDR11
address_a[11] => ram_block1a302.PORTAADDR11
address_a[11] => ram_block1a303.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[12] => ram_block1a120.PORTAADDR12
address_a[12] => ram_block1a121.PORTAADDR12
address_a[12] => ram_block1a122.PORTAADDR12
address_a[12] => ram_block1a123.PORTAADDR12
address_a[12] => ram_block1a124.PORTAADDR12
address_a[12] => ram_block1a125.PORTAADDR12
address_a[12] => ram_block1a126.PORTAADDR12
address_a[12] => ram_block1a127.PORTAADDR12
address_a[12] => ram_block1a128.PORTAADDR12
address_a[12] => ram_block1a129.PORTAADDR12
address_a[12] => ram_block1a130.PORTAADDR12
address_a[12] => ram_block1a131.PORTAADDR12
address_a[12] => ram_block1a132.PORTAADDR12
address_a[12] => ram_block1a133.PORTAADDR12
address_a[12] => ram_block1a134.PORTAADDR12
address_a[12] => ram_block1a135.PORTAADDR12
address_a[12] => ram_block1a136.PORTAADDR12
address_a[12] => ram_block1a137.PORTAADDR12
address_a[12] => ram_block1a138.PORTAADDR12
address_a[12] => ram_block1a139.PORTAADDR12
address_a[12] => ram_block1a140.PORTAADDR12
address_a[12] => ram_block1a141.PORTAADDR12
address_a[12] => ram_block1a142.PORTAADDR12
address_a[12] => ram_block1a143.PORTAADDR12
address_a[12] => ram_block1a144.PORTAADDR12
address_a[12] => ram_block1a145.PORTAADDR12
address_a[12] => ram_block1a146.PORTAADDR12
address_a[12] => ram_block1a147.PORTAADDR12
address_a[12] => ram_block1a148.PORTAADDR12
address_a[12] => ram_block1a149.PORTAADDR12
address_a[12] => ram_block1a150.PORTAADDR12
address_a[12] => ram_block1a151.PORTAADDR12
address_a[12] => ram_block1a152.PORTAADDR12
address_a[12] => ram_block1a153.PORTAADDR12
address_a[12] => ram_block1a154.PORTAADDR12
address_a[12] => ram_block1a155.PORTAADDR12
address_a[12] => ram_block1a156.PORTAADDR12
address_a[12] => ram_block1a157.PORTAADDR12
address_a[12] => ram_block1a158.PORTAADDR12
address_a[12] => ram_block1a159.PORTAADDR12
address_a[12] => ram_block1a160.PORTAADDR12
address_a[12] => ram_block1a161.PORTAADDR12
address_a[12] => ram_block1a162.PORTAADDR12
address_a[12] => ram_block1a163.PORTAADDR12
address_a[12] => ram_block1a164.PORTAADDR12
address_a[12] => ram_block1a165.PORTAADDR12
address_a[12] => ram_block1a166.PORTAADDR12
address_a[12] => ram_block1a167.PORTAADDR12
address_a[12] => ram_block1a168.PORTAADDR12
address_a[12] => ram_block1a169.PORTAADDR12
address_a[12] => ram_block1a170.PORTAADDR12
address_a[12] => ram_block1a171.PORTAADDR12
address_a[12] => ram_block1a172.PORTAADDR12
address_a[12] => ram_block1a173.PORTAADDR12
address_a[12] => ram_block1a174.PORTAADDR12
address_a[12] => ram_block1a175.PORTAADDR12
address_a[12] => ram_block1a176.PORTAADDR12
address_a[12] => ram_block1a177.PORTAADDR12
address_a[12] => ram_block1a178.PORTAADDR12
address_a[12] => ram_block1a179.PORTAADDR12
address_a[12] => ram_block1a180.PORTAADDR12
address_a[12] => ram_block1a181.PORTAADDR12
address_a[12] => ram_block1a182.PORTAADDR12
address_a[12] => ram_block1a183.PORTAADDR12
address_a[12] => ram_block1a184.PORTAADDR12
address_a[12] => ram_block1a185.PORTAADDR12
address_a[12] => ram_block1a186.PORTAADDR12
address_a[12] => ram_block1a187.PORTAADDR12
address_a[12] => ram_block1a188.PORTAADDR12
address_a[12] => ram_block1a189.PORTAADDR12
address_a[12] => ram_block1a190.PORTAADDR12
address_a[12] => ram_block1a191.PORTAADDR12
address_a[12] => ram_block1a192.PORTAADDR12
address_a[12] => ram_block1a193.PORTAADDR12
address_a[12] => ram_block1a194.PORTAADDR12
address_a[12] => ram_block1a195.PORTAADDR12
address_a[12] => ram_block1a196.PORTAADDR12
address_a[12] => ram_block1a197.PORTAADDR12
address_a[12] => ram_block1a198.PORTAADDR12
address_a[12] => ram_block1a199.PORTAADDR12
address_a[12] => ram_block1a200.PORTAADDR12
address_a[12] => ram_block1a201.PORTAADDR12
address_a[12] => ram_block1a202.PORTAADDR12
address_a[12] => ram_block1a203.PORTAADDR12
address_a[12] => ram_block1a204.PORTAADDR12
address_a[12] => ram_block1a205.PORTAADDR12
address_a[12] => ram_block1a206.PORTAADDR12
address_a[12] => ram_block1a207.PORTAADDR12
address_a[12] => ram_block1a208.PORTAADDR12
address_a[12] => ram_block1a209.PORTAADDR12
address_a[12] => ram_block1a210.PORTAADDR12
address_a[12] => ram_block1a211.PORTAADDR12
address_a[12] => ram_block1a212.PORTAADDR12
address_a[12] => ram_block1a213.PORTAADDR12
address_a[12] => ram_block1a214.PORTAADDR12
address_a[12] => ram_block1a215.PORTAADDR12
address_a[12] => ram_block1a216.PORTAADDR12
address_a[12] => ram_block1a217.PORTAADDR12
address_a[12] => ram_block1a218.PORTAADDR12
address_a[12] => ram_block1a219.PORTAADDR12
address_a[12] => ram_block1a220.PORTAADDR12
address_a[12] => ram_block1a221.PORTAADDR12
address_a[12] => ram_block1a222.PORTAADDR12
address_a[12] => ram_block1a223.PORTAADDR12
address_a[12] => ram_block1a224.PORTAADDR12
address_a[12] => ram_block1a225.PORTAADDR12
address_a[12] => ram_block1a226.PORTAADDR12
address_a[12] => ram_block1a227.PORTAADDR12
address_a[12] => ram_block1a228.PORTAADDR12
address_a[12] => ram_block1a229.PORTAADDR12
address_a[12] => ram_block1a230.PORTAADDR12
address_a[12] => ram_block1a231.PORTAADDR12
address_a[12] => ram_block1a232.PORTAADDR12
address_a[12] => ram_block1a233.PORTAADDR12
address_a[12] => ram_block1a234.PORTAADDR12
address_a[12] => ram_block1a235.PORTAADDR12
address_a[12] => ram_block1a236.PORTAADDR12
address_a[12] => ram_block1a237.PORTAADDR12
address_a[12] => ram_block1a238.PORTAADDR12
address_a[12] => ram_block1a239.PORTAADDR12
address_a[12] => ram_block1a240.PORTAADDR12
address_a[12] => ram_block1a241.PORTAADDR12
address_a[12] => ram_block1a242.PORTAADDR12
address_a[12] => ram_block1a243.PORTAADDR12
address_a[12] => ram_block1a244.PORTAADDR12
address_a[12] => ram_block1a245.PORTAADDR12
address_a[12] => ram_block1a246.PORTAADDR12
address_a[12] => ram_block1a247.PORTAADDR12
address_a[12] => ram_block1a248.PORTAADDR12
address_a[12] => ram_block1a249.PORTAADDR12
address_a[12] => ram_block1a250.PORTAADDR12
address_a[12] => ram_block1a251.PORTAADDR12
address_a[12] => ram_block1a252.PORTAADDR12
address_a[12] => ram_block1a253.PORTAADDR12
address_a[12] => ram_block1a254.PORTAADDR12
address_a[12] => ram_block1a255.PORTAADDR12
address_a[12] => ram_block1a256.PORTAADDR12
address_a[12] => ram_block1a257.PORTAADDR12
address_a[12] => ram_block1a258.PORTAADDR12
address_a[12] => ram_block1a259.PORTAADDR12
address_a[12] => ram_block1a260.PORTAADDR12
address_a[12] => ram_block1a261.PORTAADDR12
address_a[12] => ram_block1a262.PORTAADDR12
address_a[12] => ram_block1a263.PORTAADDR12
address_a[12] => ram_block1a264.PORTAADDR12
address_a[12] => ram_block1a265.PORTAADDR12
address_a[12] => ram_block1a266.PORTAADDR12
address_a[12] => ram_block1a267.PORTAADDR12
address_a[12] => ram_block1a268.PORTAADDR12
address_a[12] => ram_block1a269.PORTAADDR12
address_a[12] => ram_block1a270.PORTAADDR12
address_a[12] => ram_block1a271.PORTAADDR12
address_a[12] => ram_block1a272.PORTAADDR12
address_a[12] => ram_block1a273.PORTAADDR12
address_a[12] => ram_block1a274.PORTAADDR12
address_a[12] => ram_block1a275.PORTAADDR12
address_a[12] => ram_block1a276.PORTAADDR12
address_a[12] => ram_block1a277.PORTAADDR12
address_a[12] => ram_block1a278.PORTAADDR12
address_a[12] => ram_block1a279.PORTAADDR12
address_a[12] => ram_block1a280.PORTAADDR12
address_a[12] => ram_block1a281.PORTAADDR12
address_a[12] => ram_block1a282.PORTAADDR12
address_a[12] => ram_block1a283.PORTAADDR12
address_a[12] => ram_block1a284.PORTAADDR12
address_a[12] => ram_block1a285.PORTAADDR12
address_a[12] => ram_block1a286.PORTAADDR12
address_a[12] => ram_block1a287.PORTAADDR12
address_a[12] => ram_block1a288.PORTAADDR12
address_a[12] => ram_block1a289.PORTAADDR12
address_a[12] => ram_block1a290.PORTAADDR12
address_a[12] => ram_block1a291.PORTAADDR12
address_a[12] => ram_block1a292.PORTAADDR12
address_a[12] => ram_block1a293.PORTAADDR12
address_a[12] => ram_block1a294.PORTAADDR12
address_a[12] => ram_block1a295.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_aaa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_aaa:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_aaa:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_aaa:rden_decode.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_aaa:rden_decode.data[4]
address_a[18] => address_reg_a[5].DATAIN
address_a[18] => decode_aaa:rden_decode.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => ram_block1a256.CLK0
clock0 => ram_block1a257.CLK0
clock0 => ram_block1a258.CLK0
clock0 => ram_block1a259.CLK0
clock0 => ram_block1a260.CLK0
clock0 => ram_block1a261.CLK0
clock0 => ram_block1a262.CLK0
clock0 => ram_block1a263.CLK0
clock0 => ram_block1a264.CLK0
clock0 => ram_block1a265.CLK0
clock0 => ram_block1a266.CLK0
clock0 => ram_block1a267.CLK0
clock0 => ram_block1a268.CLK0
clock0 => ram_block1a269.CLK0
clock0 => ram_block1a270.CLK0
clock0 => ram_block1a271.CLK0
clock0 => ram_block1a272.CLK0
clock0 => ram_block1a273.CLK0
clock0 => ram_block1a274.CLK0
clock0 => ram_block1a275.CLK0
clock0 => ram_block1a276.CLK0
clock0 => ram_block1a277.CLK0
clock0 => ram_block1a278.CLK0
clock0 => ram_block1a279.CLK0
clock0 => ram_block1a280.CLK0
clock0 => ram_block1a281.CLK0
clock0 => ram_block1a282.CLK0
clock0 => ram_block1a283.CLK0
clock0 => ram_block1a284.CLK0
clock0 => ram_block1a285.CLK0
clock0 => ram_block1a286.CLK0
clock0 => ram_block1a287.CLK0
clock0 => ram_block1a288.CLK0
clock0 => ram_block1a289.CLK0
clock0 => ram_block1a290.CLK0
clock0 => ram_block1a291.CLK0
clock0 => ram_block1a292.CLK0
clock0 => ram_block1a293.CLK0
clock0 => ram_block1a294.CLK0
clock0 => ram_block1a295.CLK0
clock0 => ram_block1a296.CLK0
clock0 => ram_block1a297.CLK0
clock0 => ram_block1a298.CLK0
clock0 => ram_block1a299.CLK0
clock0 => ram_block1a300.CLK0
clock0 => ram_block1a301.CLK0
clock0 => ram_block1a302.CLK0
clock0 => ram_block1a303.CLK0
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_1pb:mux2.result[0]
q_a[1] <= mux_1pb:mux2.result[1]
q_a[2] <= mux_1pb:mux2.result[2]
q_a[3] <= mux_1pb:mux2.result[3]
q_a[4] <= mux_1pb:mux2.result[4]
q_a[5] <= mux_1pb:mux2.result[5]
q_a[6] <= mux_1pb:mux2.result[6]
q_a[7] <= mux_1pb:mux2.result[7]


|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode
data[0] => w_anode1319w[1].IN0
data[0] => w_anode1336w[1].IN1
data[0] => w_anode1346w[1].IN0
data[0] => w_anode1356w[1].IN1
data[0] => w_anode1366w[1].IN0
data[0] => w_anode1376w[1].IN1
data[0] => w_anode1386w[1].IN0
data[0] => w_anode1396w[1].IN1
data[0] => w_anode1420w[1].IN0
data[0] => w_anode1431w[1].IN1
data[0] => w_anode1441w[1].IN0
data[0] => w_anode1451w[1].IN1
data[0] => w_anode1461w[1].IN0
data[0] => w_anode1471w[1].IN1
data[0] => w_anode1481w[1].IN0
data[0] => w_anode1491w[1].IN1
data[0] => w_anode1514w[1].IN0
data[0] => w_anode1525w[1].IN1
data[0] => w_anode1535w[1].IN0
data[0] => w_anode1545w[1].IN1
data[0] => w_anode1555w[1].IN0
data[0] => w_anode1565w[1].IN1
data[0] => w_anode1575w[1].IN0
data[0] => w_anode1585w[1].IN1
data[0] => w_anode1608w[1].IN0
data[0] => w_anode1619w[1].IN1
data[0] => w_anode1629w[1].IN0
data[0] => w_anode1639w[1].IN1
data[0] => w_anode1649w[1].IN0
data[0] => w_anode1659w[1].IN1
data[0] => w_anode1669w[1].IN0
data[0] => w_anode1679w[1].IN1
data[0] => w_anode1702w[1].IN0
data[0] => w_anode1713w[1].IN1
data[0] => w_anode1723w[1].IN0
data[0] => w_anode1733w[1].IN1
data[0] => w_anode1743w[1].IN0
data[0] => w_anode1753w[1].IN1
data[0] => w_anode1763w[1].IN0
data[0] => w_anode1773w[1].IN1
data[0] => w_anode1796w[1].IN0
data[0] => w_anode1807w[1].IN1
data[0] => w_anode1817w[1].IN0
data[0] => w_anode1827w[1].IN1
data[0] => w_anode1837w[1].IN0
data[0] => w_anode1847w[1].IN1
data[0] => w_anode1857w[1].IN0
data[0] => w_anode1867w[1].IN1
data[0] => w_anode1890w[1].IN0
data[0] => w_anode1901w[1].IN1
data[0] => w_anode1911w[1].IN0
data[0] => w_anode1921w[1].IN1
data[0] => w_anode1931w[1].IN0
data[0] => w_anode1941w[1].IN1
data[0] => w_anode1951w[1].IN0
data[0] => w_anode1961w[1].IN1
data[0] => w_anode1984w[1].IN0
data[0] => w_anode1995w[1].IN1
data[0] => w_anode2005w[1].IN0
data[0] => w_anode2015w[1].IN1
data[0] => w_anode2025w[1].IN0
data[0] => w_anode2035w[1].IN1
data[0] => w_anode2045w[1].IN0
data[0] => w_anode2055w[1].IN1
data[1] => w_anode1319w[2].IN0
data[1] => w_anode1336w[2].IN0
data[1] => w_anode1346w[2].IN1
data[1] => w_anode1356w[2].IN1
data[1] => w_anode1366w[2].IN0
data[1] => w_anode1376w[2].IN0
data[1] => w_anode1386w[2].IN1
data[1] => w_anode1396w[2].IN1
data[1] => w_anode1420w[2].IN0
data[1] => w_anode1431w[2].IN0
data[1] => w_anode1441w[2].IN1
data[1] => w_anode1451w[2].IN1
data[1] => w_anode1461w[2].IN0
data[1] => w_anode1471w[2].IN0
data[1] => w_anode1481w[2].IN1
data[1] => w_anode1491w[2].IN1
data[1] => w_anode1514w[2].IN0
data[1] => w_anode1525w[2].IN0
data[1] => w_anode1535w[2].IN1
data[1] => w_anode1545w[2].IN1
data[1] => w_anode1555w[2].IN0
data[1] => w_anode1565w[2].IN0
data[1] => w_anode1575w[2].IN1
data[1] => w_anode1585w[2].IN1
data[1] => w_anode1608w[2].IN0
data[1] => w_anode1619w[2].IN0
data[1] => w_anode1629w[2].IN1
data[1] => w_anode1639w[2].IN1
data[1] => w_anode1649w[2].IN0
data[1] => w_anode1659w[2].IN0
data[1] => w_anode1669w[2].IN1
data[1] => w_anode1679w[2].IN1
data[1] => w_anode1702w[2].IN0
data[1] => w_anode1713w[2].IN0
data[1] => w_anode1723w[2].IN1
data[1] => w_anode1733w[2].IN1
data[1] => w_anode1743w[2].IN0
data[1] => w_anode1753w[2].IN0
data[1] => w_anode1763w[2].IN1
data[1] => w_anode1773w[2].IN1
data[1] => w_anode1796w[2].IN0
data[1] => w_anode1807w[2].IN0
data[1] => w_anode1817w[2].IN1
data[1] => w_anode1827w[2].IN1
data[1] => w_anode1837w[2].IN0
data[1] => w_anode1847w[2].IN0
data[1] => w_anode1857w[2].IN1
data[1] => w_anode1867w[2].IN1
data[1] => w_anode1890w[2].IN0
data[1] => w_anode1901w[2].IN0
data[1] => w_anode1911w[2].IN1
data[1] => w_anode1921w[2].IN1
data[1] => w_anode1931w[2].IN0
data[1] => w_anode1941w[2].IN0
data[1] => w_anode1951w[2].IN1
data[1] => w_anode1961w[2].IN1
data[1] => w_anode1984w[2].IN0
data[1] => w_anode1995w[2].IN0
data[1] => w_anode2005w[2].IN1
data[1] => w_anode2015w[2].IN1
data[1] => w_anode2025w[2].IN0
data[1] => w_anode2035w[2].IN0
data[1] => w_anode2045w[2].IN1
data[1] => w_anode2055w[2].IN1
data[2] => w_anode1319w[3].IN0
data[2] => w_anode1336w[3].IN0
data[2] => w_anode1346w[3].IN0
data[2] => w_anode1356w[3].IN0
data[2] => w_anode1366w[3].IN1
data[2] => w_anode1376w[3].IN1
data[2] => w_anode1386w[3].IN1
data[2] => w_anode1396w[3].IN1
data[2] => w_anode1420w[3].IN0
data[2] => w_anode1431w[3].IN0
data[2] => w_anode1441w[3].IN0
data[2] => w_anode1451w[3].IN0
data[2] => w_anode1461w[3].IN1
data[2] => w_anode1471w[3].IN1
data[2] => w_anode1481w[3].IN1
data[2] => w_anode1491w[3].IN1
data[2] => w_anode1514w[3].IN0
data[2] => w_anode1525w[3].IN0
data[2] => w_anode1535w[3].IN0
data[2] => w_anode1545w[3].IN0
data[2] => w_anode1555w[3].IN1
data[2] => w_anode1565w[3].IN1
data[2] => w_anode1575w[3].IN1
data[2] => w_anode1585w[3].IN1
data[2] => w_anode1608w[3].IN0
data[2] => w_anode1619w[3].IN0
data[2] => w_anode1629w[3].IN0
data[2] => w_anode1639w[3].IN0
data[2] => w_anode1649w[3].IN1
data[2] => w_anode1659w[3].IN1
data[2] => w_anode1669w[3].IN1
data[2] => w_anode1679w[3].IN1
data[2] => w_anode1702w[3].IN0
data[2] => w_anode1713w[3].IN0
data[2] => w_anode1723w[3].IN0
data[2] => w_anode1733w[3].IN0
data[2] => w_anode1743w[3].IN1
data[2] => w_anode1753w[3].IN1
data[2] => w_anode1763w[3].IN1
data[2] => w_anode1773w[3].IN1
data[2] => w_anode1796w[3].IN0
data[2] => w_anode1807w[3].IN0
data[2] => w_anode1817w[3].IN0
data[2] => w_anode1827w[3].IN0
data[2] => w_anode1837w[3].IN1
data[2] => w_anode1847w[3].IN1
data[2] => w_anode1857w[3].IN1
data[2] => w_anode1867w[3].IN1
data[2] => w_anode1890w[3].IN0
data[2] => w_anode1901w[3].IN0
data[2] => w_anode1911w[3].IN0
data[2] => w_anode1921w[3].IN0
data[2] => w_anode1931w[3].IN1
data[2] => w_anode1941w[3].IN1
data[2] => w_anode1951w[3].IN1
data[2] => w_anode1961w[3].IN1
data[2] => w_anode1984w[3].IN0
data[2] => w_anode1995w[3].IN0
data[2] => w_anode2005w[3].IN0
data[2] => w_anode2015w[3].IN0
data[2] => w_anode2025w[3].IN1
data[2] => w_anode2035w[3].IN1
data[2] => w_anode2045w[3].IN1
data[2] => w_anode2055w[3].IN1
data[3] => w_anode1301w[1].IN0
data[3] => w_anode1408w[1].IN1
data[3] => w_anode1502w[1].IN0
data[3] => w_anode1596w[1].IN1
data[3] => w_anode1690w[1].IN0
data[3] => w_anode1784w[1].IN1
data[3] => w_anode1878w[1].IN0
data[3] => w_anode1972w[1].IN1
data[4] => w_anode1301w[2].IN0
data[4] => w_anode1408w[2].IN0
data[4] => w_anode1502w[2].IN1
data[4] => w_anode1596w[2].IN1
data[4] => w_anode1690w[2].IN0
data[4] => w_anode1784w[2].IN0
data[4] => w_anode1878w[2].IN1
data[4] => w_anode1972w[2].IN1
data[5] => w_anode1301w[3].IN0
data[5] => w_anode1408w[3].IN0
data[5] => w_anode1502w[3].IN0
data[5] => w_anode1596w[3].IN0
data[5] => w_anode1690w[3].IN1
data[5] => w_anode1784w[3].IN1
data[5] => w_anode1878w[3].IN1
data[5] => w_anode1972w[3].IN1
eq[0] <= w_anode1319w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1336w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1346w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1356w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1376w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1386w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1396w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1420w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1431w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1441w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1514w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1608w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1619w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1629w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1639w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1649w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1659w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1669w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1679w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1702w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1713w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1723w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1733w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1743w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1753w[3].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[223] => _.IN0
data[224] => _.IN0
data[224] => _.IN0
data[225] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN1
data[240] => _.IN1
data[241] => _.IN1
data[241] => _.IN1
data[242] => _.IN1
data[242] => _.IN1
data[243] => _.IN1
data[243] => _.IN1
data[244] => _.IN1
data[244] => _.IN1
data[245] => _.IN1
data[245] => _.IN1
data[246] => _.IN1
data[246] => _.IN1
data[247] => _.IN1
data[247] => _.IN1
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[296] => _.IN0
data[296] => _.IN0
data[297] => _.IN0
data[297] => _.IN0
data[298] => _.IN0
data[298] => _.IN0
data[299] => _.IN0
data[299] => _.IN0
data[300] => _.IN0
data[300] => _.IN0
data[301] => _.IN0
data[301] => _.IN0
data[302] => _.IN0
data[302] => _.IN0
data[303] => _.IN0
data[303] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|graphics|vga_controller:vga_ins|background:bckgrd
G => ~NO_FANOUT~
H => ~NO_FANOUT~
S => ~NO_FANOUT~
R => ~NO_FANOUT~
color_index[0] <= index[0].DB_MAX_OUTPUT_PORT_TYPE
color_index[1] <= index[1].DB_MAX_OUTPUT_PORT_TYPE
color_index[2] <= index[2].DB_MAX_OUTPUT_PORT_TYPE
color_index[3] <= index[3].DB_MAX_OUTPUT_PORT_TYPE
color_index[4] <= index[4].DB_MAX_OUTPUT_PORT_TYPE
color_index[5] <= index[5].DB_MAX_OUTPUT_PORT_TYPE
color_index[6] <= index[6].DB_MAX_OUTPUT_PORT_TYPE
color_index[7] <= index[7].DB_MAX_OUTPUT_PORT_TYPE
clk => index[0].CLK
clk => index[1].CLK
clk => index[2].CLK
clk => index[3].CLK
clk => index[4].CLK
clk => index[5].CLK
clk => index[6].CLK
clk => index[7].CLK


|graphics|vga_controller:vga_ins|four_by_four:boxp1
row[0] => LessThan1.IN18
row[0] => LessThan2.IN18
row[0] => LessThan3.IN18
row[0] => LessThan4.IN18
row[0] => LessThan5.IN18
row[0] => LessThan6.IN18
row[0] => LessThan13.IN18
row[0] => LessThan14.IN18
row[1] => LessThan1.IN17
row[1] => LessThan2.IN17
row[1] => LessThan3.IN17
row[1] => LessThan4.IN17
row[1] => LessThan5.IN17
row[1] => LessThan6.IN17
row[1] => LessThan13.IN17
row[1] => LessThan14.IN17
row[2] => LessThan1.IN16
row[2] => LessThan2.IN16
row[2] => LessThan3.IN16
row[2] => LessThan4.IN16
row[2] => LessThan5.IN16
row[2] => LessThan6.IN16
row[2] => LessThan13.IN16
row[2] => LessThan14.IN16
row[3] => LessThan1.IN15
row[3] => LessThan2.IN15
row[3] => LessThan3.IN15
row[3] => LessThan4.IN15
row[3] => LessThan5.IN15
row[3] => LessThan6.IN15
row[3] => LessThan13.IN15
row[3] => LessThan14.IN15
row[4] => LessThan1.IN14
row[4] => LessThan2.IN14
row[4] => LessThan3.IN14
row[4] => LessThan4.IN14
row[4] => LessThan5.IN14
row[4] => LessThan6.IN14
row[4] => LessThan13.IN14
row[4] => LessThan14.IN14
row[5] => LessThan1.IN13
row[5] => LessThan2.IN13
row[5] => LessThan3.IN13
row[5] => LessThan4.IN13
row[5] => LessThan5.IN13
row[5] => LessThan6.IN13
row[5] => LessThan13.IN13
row[5] => LessThan14.IN13
row[6] => LessThan1.IN12
row[6] => LessThan2.IN12
row[6] => LessThan3.IN12
row[6] => LessThan4.IN12
row[6] => LessThan5.IN12
row[6] => LessThan6.IN12
row[6] => LessThan13.IN12
row[6] => LessThan14.IN12
row[7] => LessThan1.IN11
row[7] => LessThan2.IN11
row[7] => LessThan3.IN11
row[7] => LessThan4.IN11
row[7] => LessThan5.IN11
row[7] => LessThan6.IN11
row[7] => LessThan13.IN11
row[7] => LessThan14.IN11
row[8] => LessThan1.IN10
row[8] => LessThan2.IN10
row[8] => LessThan3.IN10
row[8] => LessThan4.IN10
row[8] => LessThan5.IN10
row[8] => LessThan6.IN10
row[8] => LessThan13.IN10
row[8] => LessThan14.IN10
col[0] => LessThan7.IN20
col[0] => LessThan8.IN20
col[0] => LessThan9.IN20
col[0] => LessThan10.IN20
col[0] => LessThan11.IN20
col[0] => LessThan12.IN20
col[0] => LessThan15.IN20
col[0] => LessThan16.IN20
col[1] => LessThan7.IN19
col[1] => LessThan8.IN19
col[1] => LessThan9.IN19
col[1] => LessThan10.IN19
col[1] => LessThan11.IN19
col[1] => LessThan12.IN19
col[1] => LessThan15.IN19
col[1] => LessThan16.IN19
col[2] => LessThan7.IN18
col[2] => LessThan8.IN18
col[2] => LessThan9.IN18
col[2] => LessThan10.IN18
col[2] => LessThan11.IN18
col[2] => LessThan12.IN18
col[2] => LessThan15.IN18
col[2] => LessThan16.IN18
col[3] => LessThan7.IN17
col[3] => LessThan8.IN17
col[3] => LessThan9.IN17
col[3] => LessThan10.IN17
col[3] => LessThan11.IN17
col[3] => LessThan12.IN17
col[3] => LessThan15.IN17
col[3] => LessThan16.IN17
col[4] => LessThan7.IN16
col[4] => LessThan8.IN16
col[4] => LessThan9.IN16
col[4] => LessThan10.IN16
col[4] => LessThan11.IN16
col[4] => LessThan12.IN16
col[4] => LessThan15.IN16
col[4] => LessThan16.IN16
col[5] => LessThan7.IN15
col[5] => LessThan8.IN15
col[5] => LessThan9.IN15
col[5] => LessThan10.IN15
col[5] => LessThan11.IN15
col[5] => LessThan12.IN15
col[5] => LessThan15.IN15
col[5] => LessThan16.IN15
col[6] => LessThan7.IN14
col[6] => LessThan8.IN14
col[6] => LessThan9.IN14
col[6] => LessThan10.IN14
col[6] => LessThan11.IN14
col[6] => LessThan12.IN14
col[6] => LessThan15.IN14
col[6] => LessThan16.IN14
col[7] => LessThan7.IN13
col[7] => LessThan8.IN13
col[7] => LessThan9.IN13
col[7] => LessThan10.IN13
col[7] => LessThan11.IN13
col[7] => LessThan12.IN13
col[7] => LessThan15.IN13
col[7] => LessThan16.IN13
col[8] => LessThan7.IN12
col[8] => LessThan8.IN12
col[8] => LessThan9.IN12
col[8] => LessThan10.IN12
col[8] => LessThan11.IN12
col[8] => LessThan12.IN12
col[8] => LessThan15.IN12
col[8] => LessThan16.IN12
col[9] => LessThan7.IN11
col[9] => LessThan8.IN11
col[9] => LessThan9.IN11
col[9] => LessThan10.IN11
col[9] => LessThan11.IN11
col[9] => LessThan12.IN11
col[9] => LessThan15.IN11
col[9] => LessThan16.IN11
color_in_box <= color_in_box~reg0.DB_MAX_OUTPUT_PORT_TYPE
box_color[0] <= box_color[0].DB_MAX_OUTPUT_PORT_TYPE
box_color[1] <= box_color[1].DB_MAX_OUTPUT_PORT_TYPE
box_color[2] <= box_color[2].DB_MAX_OUTPUT_PORT_TYPE
box_color[3] <= box_color[3].DB_MAX_OUTPUT_PORT_TYPE
box_color[4] <= box_color[4].DB_MAX_OUTPUT_PORT_TYPE
box_color[5] <= box_color[5].DB_MAX_OUTPUT_PORT_TYPE
box_color[6] <= box_color[6].DB_MAX_OUTPUT_PORT_TYPE
box_color[7] <= box_color[7].DB_MAX_OUTPUT_PORT_TYPE
clk => did_player_hit_trace.CLK
clk => snitch.CLK
clk => color_in_box~reg0.CLK
clk => reset_other_player_trace~reg0.CLK
clk => hold_reset[0].CLK
clk => hold_reset[1].CLK
clk => hold_reset[2].CLK
clk => hold_reset[3].CLK
clk => hold_reset[4].CLK
clk => hold_reset[5].CLK
clk => hold_reset[6].CLK
clk => hold_reset[7].CLK
clk => hold_reset[8].CLK
clk => hold_reset[9].CLK
clk => hold_reset[10].CLK
clk => hold_reset[11].CLK
clk => hold_reset[12].CLK
clk => hold_reset[13].CLK
clk => hold_reset[14].CLK
clk => hold_reset[15].CLK
clk => hold_reset[16].CLK
clk => hold_reset[17].CLK
clk => hold_reset[18].CLK
clk => hold_reset[19].CLK
clk => hold_reset[20].CLK
clk => hold_reset[21].CLK
clk => hold_reset[22].CLK
clk => hold_reset[23].CLK
clk => hold_reset[24].CLK
clk => hold_reset[25].CLK
clk => hold_reset[26].CLK
clk => hold_reset[27].CLK
clk => hold_reset[28].CLK
clk => hold_reset[29].CLK
clk => hold_reset[30].CLK
clk => hold_reset[31].CLK
clk => already_traced[0]~reg0.CLK
clk => already_traced[1]~reg0.CLK
clk => already_traced[2]~reg0.CLK
clk => already_traced[3]~reg0.CLK
clk => already_traced[4]~reg0.CLK
clk => already_traced[5]~reg0.CLK
clk => already_traced[6]~reg0.CLK
clk => already_traced[7]~reg0.CLK
clk => already_traced[8]~reg0.CLK
clk => already_traced[9]~reg0.CLK
clk => already_traced[10]~reg0.CLK
clk => already_traced[11]~reg0.CLK
clk => already_traced[12]~reg0.CLK
clk => already_traced[13]~reg0.CLK
clk => already_traced[14]~reg0.CLK
clk => already_traced[15]~reg0.CLK
ir_in[0] => always0.IN1
ir_in[1] => always0.IN1
ir_in[2] => always0.IN1
ir_in[3] => always0.IN1
ir_in[4] => always0.IN1
ir_in[5] => always0.IN1
ir_in[6] => always0.IN1
ir_in[6] => always0.IN1
ir_in[6] => always0.IN1
ir_in[7] => always0.IN1
ir_in[8] => always0.IN1
ir_in[9] => always0.IN1
ir_in[10] => always0.IN1
ir_in[11] => always0.IN1
ir_in[12] => always0.IN1
ir_in[13] => always0.IN1
ir_in[14] => always0.IN1
ir_in[15] => always0.IN1
R => box_color.IN1
R => box_color.IN1
R => box_color.IN0
S => box_color.IN1
S => box_color.IN1
S => box_color.IN1
G => box_color.IN1
G => box_color.IN1
G => box_color.IN1
H => box_color.IN1
H => box_color.IN1
H => box_color.IN1
already_traced[0] <= already_traced[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[1] <= already_traced[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[2] <= already_traced[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[3] <= already_traced[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[4] <= already_traced[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[5] <= already_traced[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[6] <= already_traced[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[7] <= already_traced[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[8] <= already_traced[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[9] <= already_traced[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[10] <= already_traced[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[11] <= already_traced[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[12] <= already_traced[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[13] <= already_traced[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[14] <= already_traced[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[15] <= already_traced[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
broom_powerup => always0.IN0
broom_powerup => always0.IN0
two_player_mode => always0.IN0
two_player_mode => always0.IN1
two_player_mode => always0.IN1
reset_other_player_trace <= reset_other_player_trace~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_my_trace => always0.IN1
snitch_location[0] => ~NO_FANOUT~
snitch_location[1] => snitch.DATAB
snitch_location[2] => snitch.DATAB
snitch_location[3] => snitch.DATAB
snitch_location[4] => snitch.DATAB
snitch_location[5] => snitch.DATAB
snitch_location[6] => snitch.DATAB
snitch_location[7] => snitch.DATAB
snitch_location[8] => snitch.DATAB
snitch_location[9] => snitch.DATAB
snitch_location[10] => snitch.DATAB
snitch_location[11] => snitch.DATAB
snitch_location[12] => snitch.DATAB
snitch_location[13] => snitch.DATAB
snitch_location[14] => snitch.DATAB
snitch_location[15] => snitch.DATAB
snitch_location[15] => snitch.DATAB
reset_trace => always0.IN1
displayed_trace[0] => did_player_hit_trace.DATAB
displayed_trace[1] => did_player_hit_trace.DATAB
displayed_trace[2] => did_player_hit_trace.DATAB
displayed_trace[3] => did_player_hit_trace.DATAB
displayed_trace[4] => did_player_hit_trace.DATAB
displayed_trace[5] => did_player_hit_trace.DATAB
displayed_trace[6] => did_player_hit_trace.DATAB
displayed_trace[7] => did_player_hit_trace.DATAB
displayed_trace[8] => did_player_hit_trace.DATAB
displayed_trace[9] => did_player_hit_trace.DATAB
displayed_trace[10] => did_player_hit_trace.DATAB
displayed_trace[11] => did_player_hit_trace.DATAB
displayed_trace[12] => did_player_hit_trace.DATAB
displayed_trace[13] => did_player_hit_trace.DATAB
displayed_trace[14] => did_player_hit_trace.DATAB
displayed_trace[15] => did_player_hit_trace.DATAB


|graphics|vga_controller:vga_ins|four_by_four:boxp2
row[0] => LessThan1.IN18
row[0] => LessThan2.IN18
row[0] => LessThan3.IN18
row[0] => LessThan4.IN18
row[0] => LessThan5.IN18
row[0] => LessThan6.IN18
row[0] => LessThan13.IN18
row[0] => LessThan14.IN18
row[1] => LessThan1.IN17
row[1] => LessThan2.IN17
row[1] => LessThan3.IN17
row[1] => LessThan4.IN17
row[1] => LessThan5.IN17
row[1] => LessThan6.IN17
row[1] => LessThan13.IN17
row[1] => LessThan14.IN17
row[2] => LessThan1.IN16
row[2] => LessThan2.IN16
row[2] => LessThan3.IN16
row[2] => LessThan4.IN16
row[2] => LessThan5.IN16
row[2] => LessThan6.IN16
row[2] => LessThan13.IN16
row[2] => LessThan14.IN16
row[3] => LessThan1.IN15
row[3] => LessThan2.IN15
row[3] => LessThan3.IN15
row[3] => LessThan4.IN15
row[3] => LessThan5.IN15
row[3] => LessThan6.IN15
row[3] => LessThan13.IN15
row[3] => LessThan14.IN15
row[4] => LessThan1.IN14
row[4] => LessThan2.IN14
row[4] => LessThan3.IN14
row[4] => LessThan4.IN14
row[4] => LessThan5.IN14
row[4] => LessThan6.IN14
row[4] => LessThan13.IN14
row[4] => LessThan14.IN14
row[5] => LessThan1.IN13
row[5] => LessThan2.IN13
row[5] => LessThan3.IN13
row[5] => LessThan4.IN13
row[5] => LessThan5.IN13
row[5] => LessThan6.IN13
row[5] => LessThan13.IN13
row[5] => LessThan14.IN13
row[6] => LessThan1.IN12
row[6] => LessThan2.IN12
row[6] => LessThan3.IN12
row[6] => LessThan4.IN12
row[6] => LessThan5.IN12
row[6] => LessThan6.IN12
row[6] => LessThan13.IN12
row[6] => LessThan14.IN12
row[7] => LessThan1.IN11
row[7] => LessThan2.IN11
row[7] => LessThan3.IN11
row[7] => LessThan4.IN11
row[7] => LessThan5.IN11
row[7] => LessThan6.IN11
row[7] => LessThan13.IN11
row[7] => LessThan14.IN11
row[8] => LessThan1.IN10
row[8] => LessThan2.IN10
row[8] => LessThan3.IN10
row[8] => LessThan4.IN10
row[8] => LessThan5.IN10
row[8] => LessThan6.IN10
row[8] => LessThan13.IN10
row[8] => LessThan14.IN10
col[0] => LessThan7.IN20
col[0] => LessThan8.IN20
col[0] => LessThan9.IN20
col[0] => LessThan10.IN20
col[0] => LessThan11.IN20
col[0] => LessThan12.IN20
col[0] => LessThan15.IN20
col[0] => LessThan16.IN20
col[1] => LessThan7.IN19
col[1] => LessThan8.IN19
col[1] => LessThan9.IN19
col[1] => LessThan10.IN19
col[1] => LessThan11.IN19
col[1] => LessThan12.IN19
col[1] => LessThan15.IN19
col[1] => LessThan16.IN19
col[2] => LessThan7.IN18
col[2] => LessThan8.IN18
col[2] => LessThan9.IN18
col[2] => LessThan10.IN18
col[2] => LessThan11.IN18
col[2] => LessThan12.IN18
col[2] => LessThan15.IN18
col[2] => LessThan16.IN18
col[3] => LessThan7.IN17
col[3] => LessThan8.IN17
col[3] => LessThan9.IN17
col[3] => LessThan10.IN17
col[3] => LessThan11.IN17
col[3] => LessThan12.IN17
col[3] => LessThan15.IN17
col[3] => LessThan16.IN17
col[4] => LessThan7.IN16
col[4] => LessThan8.IN16
col[4] => LessThan9.IN16
col[4] => LessThan10.IN16
col[4] => LessThan11.IN16
col[4] => LessThan12.IN16
col[4] => LessThan15.IN16
col[4] => LessThan16.IN16
col[5] => LessThan7.IN15
col[5] => LessThan8.IN15
col[5] => LessThan9.IN15
col[5] => LessThan10.IN15
col[5] => LessThan11.IN15
col[5] => LessThan12.IN15
col[5] => LessThan15.IN15
col[5] => LessThan16.IN15
col[6] => LessThan7.IN14
col[6] => LessThan8.IN14
col[6] => LessThan9.IN14
col[6] => LessThan10.IN14
col[6] => LessThan11.IN14
col[6] => LessThan12.IN14
col[6] => LessThan15.IN14
col[6] => LessThan16.IN14
col[7] => LessThan7.IN13
col[7] => LessThan8.IN13
col[7] => LessThan9.IN13
col[7] => LessThan10.IN13
col[7] => LessThan11.IN13
col[7] => LessThan12.IN13
col[7] => LessThan15.IN13
col[7] => LessThan16.IN13
col[8] => LessThan7.IN12
col[8] => LessThan8.IN12
col[8] => LessThan9.IN12
col[8] => LessThan10.IN12
col[8] => LessThan11.IN12
col[8] => LessThan12.IN12
col[8] => LessThan15.IN12
col[8] => LessThan16.IN12
col[9] => LessThan7.IN11
col[9] => LessThan8.IN11
col[9] => LessThan9.IN11
col[9] => LessThan10.IN11
col[9] => LessThan11.IN11
col[9] => LessThan12.IN11
col[9] => LessThan15.IN11
col[9] => LessThan16.IN11
color_in_box <= color_in_box~reg0.DB_MAX_OUTPUT_PORT_TYPE
box_color[0] <= box_color[0].DB_MAX_OUTPUT_PORT_TYPE
box_color[1] <= box_color[1].DB_MAX_OUTPUT_PORT_TYPE
box_color[2] <= box_color[2].DB_MAX_OUTPUT_PORT_TYPE
box_color[3] <= box_color[3].DB_MAX_OUTPUT_PORT_TYPE
box_color[4] <= box_color[4].DB_MAX_OUTPUT_PORT_TYPE
box_color[5] <= box_color[5].DB_MAX_OUTPUT_PORT_TYPE
box_color[6] <= box_color[6].DB_MAX_OUTPUT_PORT_TYPE
box_color[7] <= box_color[7].DB_MAX_OUTPUT_PORT_TYPE
clk => did_player_hit_trace.CLK
clk => snitch.CLK
clk => color_in_box~reg0.CLK
clk => reset_other_player_trace~reg0.CLK
clk => hold_reset[0].CLK
clk => hold_reset[1].CLK
clk => hold_reset[2].CLK
clk => hold_reset[3].CLK
clk => hold_reset[4].CLK
clk => hold_reset[5].CLK
clk => hold_reset[6].CLK
clk => hold_reset[7].CLK
clk => hold_reset[8].CLK
clk => hold_reset[9].CLK
clk => hold_reset[10].CLK
clk => hold_reset[11].CLK
clk => hold_reset[12].CLK
clk => hold_reset[13].CLK
clk => hold_reset[14].CLK
clk => hold_reset[15].CLK
clk => hold_reset[16].CLK
clk => hold_reset[17].CLK
clk => hold_reset[18].CLK
clk => hold_reset[19].CLK
clk => hold_reset[20].CLK
clk => hold_reset[21].CLK
clk => hold_reset[22].CLK
clk => hold_reset[23].CLK
clk => hold_reset[24].CLK
clk => hold_reset[25].CLK
clk => hold_reset[26].CLK
clk => hold_reset[27].CLK
clk => hold_reset[28].CLK
clk => hold_reset[29].CLK
clk => hold_reset[30].CLK
clk => hold_reset[31].CLK
clk => already_traced[0]~reg0.CLK
clk => already_traced[1]~reg0.CLK
clk => already_traced[2]~reg0.CLK
clk => already_traced[3]~reg0.CLK
clk => already_traced[4]~reg0.CLK
clk => already_traced[5]~reg0.CLK
clk => already_traced[6]~reg0.CLK
clk => already_traced[7]~reg0.CLK
clk => already_traced[8]~reg0.CLK
clk => already_traced[9]~reg0.CLK
clk => already_traced[10]~reg0.CLK
clk => already_traced[11]~reg0.CLK
clk => already_traced[12]~reg0.CLK
clk => already_traced[13]~reg0.CLK
clk => already_traced[14]~reg0.CLK
clk => already_traced[15]~reg0.CLK
ir_in[0] => always0.IN1
ir_in[1] => always0.IN1
ir_in[2] => always0.IN1
ir_in[3] => always0.IN1
ir_in[4] => always0.IN1
ir_in[5] => always0.IN1
ir_in[6] => always0.IN1
ir_in[6] => always0.IN1
ir_in[6] => always0.IN1
ir_in[7] => always0.IN1
ir_in[8] => always0.IN1
ir_in[9] => always0.IN1
ir_in[10] => always0.IN1
ir_in[11] => always0.IN1
ir_in[12] => always0.IN1
ir_in[13] => always0.IN1
ir_in[14] => always0.IN1
ir_in[15] => always0.IN1
R => box_color.IN1
R => box_color.IN1
R => box_color.IN0
S => box_color.IN1
S => box_color.IN1
S => box_color.IN1
G => box_color.IN1
G => box_color.IN1
G => box_color.IN1
H => box_color.IN1
H => box_color.IN1
H => box_color.IN1
already_traced[0] <= already_traced[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[1] <= already_traced[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[2] <= already_traced[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[3] <= already_traced[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[4] <= already_traced[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[5] <= already_traced[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[6] <= already_traced[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[7] <= already_traced[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[8] <= already_traced[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[9] <= already_traced[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[10] <= already_traced[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[11] <= already_traced[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[12] <= already_traced[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[13] <= already_traced[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[14] <= already_traced[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
already_traced[15] <= already_traced[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
broom_powerup => always0.IN0
broom_powerup => always0.IN0
two_player_mode => always0.IN0
two_player_mode => always0.IN1
two_player_mode => always0.IN1
reset_other_player_trace <= reset_other_player_trace~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_my_trace => always0.IN1
snitch_location[0] => ~NO_FANOUT~
snitch_location[1] => snitch.DATAB
snitch_location[2] => snitch.DATAB
snitch_location[3] => snitch.DATAB
snitch_location[4] => snitch.DATAB
snitch_location[5] => snitch.DATAB
snitch_location[6] => snitch.DATAB
snitch_location[7] => snitch.DATAB
snitch_location[8] => snitch.DATAB
snitch_location[9] => snitch.DATAB
snitch_location[10] => snitch.DATAB
snitch_location[11] => snitch.DATAB
snitch_location[12] => snitch.DATAB
snitch_location[13] => snitch.DATAB
snitch_location[14] => snitch.DATAB
snitch_location[15] => snitch.DATAB
snitch_location[15] => snitch.DATAB
reset_trace => always0.IN1
displayed_trace[0] => did_player_hit_trace.DATAB
displayed_trace[1] => did_player_hit_trace.DATAB
displayed_trace[2] => did_player_hit_trace.DATAB
displayed_trace[3] => did_player_hit_trace.DATAB
displayed_trace[4] => did_player_hit_trace.DATAB
displayed_trace[5] => did_player_hit_trace.DATAB
displayed_trace[6] => did_player_hit_trace.DATAB
displayed_trace[7] => did_player_hit_trace.DATAB
displayed_trace[8] => did_player_hit_trace.DATAB
displayed_trace[9] => did_player_hit_trace.DATAB
displayed_trace[10] => did_player_hit_trace.DATAB
displayed_trace[11] => did_player_hit_trace.DATAB
displayed_trace[12] => did_player_hit_trace.DATAB
displayed_trace[13] => did_player_hit_trace.DATAB
displayed_trace[14] => did_player_hit_trace.DATAB
displayed_trace[15] => did_player_hit_trace.DATAB


|graphics|vga_controller:vga_ins|display_trace:tracez
row[0] => LessThan0.IN18
row[0] => LessThan1.IN18
row[0] => LessThan2.IN18
row[0] => LessThan3.IN18
row[0] => LessThan4.IN18
row[0] => LessThan5.IN18
row[0] => LessThan12.IN18
row[0] => LessThan13.IN18
row[1] => LessThan0.IN17
row[1] => LessThan1.IN17
row[1] => LessThan2.IN17
row[1] => LessThan3.IN17
row[1] => LessThan4.IN17
row[1] => LessThan5.IN17
row[1] => LessThan12.IN17
row[1] => LessThan13.IN17
row[2] => LessThan0.IN16
row[2] => LessThan1.IN16
row[2] => LessThan2.IN16
row[2] => LessThan3.IN16
row[2] => LessThan4.IN16
row[2] => LessThan5.IN16
row[2] => LessThan12.IN16
row[2] => LessThan13.IN16
row[3] => LessThan0.IN15
row[3] => LessThan1.IN15
row[3] => LessThan2.IN15
row[3] => LessThan3.IN15
row[3] => LessThan4.IN15
row[3] => LessThan5.IN15
row[3] => LessThan12.IN15
row[3] => LessThan13.IN15
row[4] => LessThan0.IN14
row[4] => LessThan1.IN14
row[4] => LessThan2.IN14
row[4] => LessThan3.IN14
row[4] => LessThan4.IN14
row[4] => LessThan5.IN14
row[4] => LessThan12.IN14
row[4] => LessThan13.IN14
row[5] => LessThan0.IN13
row[5] => LessThan1.IN13
row[5] => LessThan2.IN13
row[5] => LessThan3.IN13
row[5] => LessThan4.IN13
row[5] => LessThan5.IN13
row[5] => LessThan12.IN13
row[5] => LessThan13.IN13
row[6] => LessThan0.IN12
row[6] => LessThan1.IN12
row[6] => LessThan2.IN12
row[6] => LessThan3.IN12
row[6] => LessThan4.IN12
row[6] => LessThan5.IN12
row[6] => LessThan12.IN12
row[6] => LessThan13.IN12
row[7] => LessThan0.IN11
row[7] => LessThan1.IN11
row[7] => LessThan2.IN11
row[7] => LessThan3.IN11
row[7] => LessThan4.IN11
row[7] => LessThan5.IN11
row[7] => LessThan12.IN11
row[7] => LessThan13.IN11
row[8] => LessThan0.IN10
row[8] => LessThan1.IN10
row[8] => LessThan2.IN10
row[8] => LessThan3.IN10
row[8] => LessThan4.IN10
row[8] => LessThan5.IN10
row[8] => LessThan12.IN10
row[8] => LessThan13.IN10
col[0] => LessThan6.IN20
col[0] => LessThan7.IN20
col[0] => LessThan8.IN20
col[0] => LessThan9.IN20
col[0] => LessThan10.IN20
col[0] => LessThan11.IN20
col[0] => LessThan14.IN20
col[0] => LessThan15.IN20
col[1] => LessThan6.IN19
col[1] => LessThan7.IN19
col[1] => LessThan8.IN19
col[1] => LessThan9.IN19
col[1] => LessThan10.IN19
col[1] => LessThan11.IN19
col[1] => LessThan14.IN19
col[1] => LessThan15.IN19
col[2] => LessThan6.IN18
col[2] => LessThan7.IN18
col[2] => LessThan8.IN18
col[2] => LessThan9.IN18
col[2] => LessThan10.IN18
col[2] => LessThan11.IN18
col[2] => LessThan14.IN18
col[2] => LessThan15.IN18
col[3] => LessThan6.IN17
col[3] => LessThan7.IN17
col[3] => LessThan8.IN17
col[3] => LessThan9.IN17
col[3] => LessThan10.IN17
col[3] => LessThan11.IN17
col[3] => LessThan14.IN17
col[3] => LessThan15.IN17
col[4] => LessThan6.IN16
col[4] => LessThan7.IN16
col[4] => LessThan8.IN16
col[4] => LessThan9.IN16
col[4] => LessThan10.IN16
col[4] => LessThan11.IN16
col[4] => LessThan14.IN16
col[4] => LessThan15.IN16
col[5] => LessThan6.IN15
col[5] => LessThan7.IN15
col[5] => LessThan8.IN15
col[5] => LessThan9.IN15
col[5] => LessThan10.IN15
col[5] => LessThan11.IN15
col[5] => LessThan14.IN15
col[5] => LessThan15.IN15
col[6] => LessThan6.IN14
col[6] => LessThan7.IN14
col[6] => LessThan8.IN14
col[6] => LessThan9.IN14
col[6] => LessThan10.IN14
col[6] => LessThan11.IN14
col[6] => LessThan14.IN14
col[6] => LessThan15.IN14
col[7] => LessThan6.IN13
col[7] => LessThan7.IN13
col[7] => LessThan8.IN13
col[7] => LessThan9.IN13
col[7] => LessThan10.IN13
col[7] => LessThan11.IN13
col[7] => LessThan14.IN13
col[7] => LessThan15.IN13
col[8] => LessThan6.IN12
col[8] => LessThan7.IN12
col[8] => LessThan8.IN12
col[8] => LessThan9.IN12
col[8] => LessThan10.IN12
col[8] => LessThan11.IN12
col[8] => LessThan14.IN12
col[8] => LessThan15.IN12
col[9] => LessThan6.IN11
col[9] => LessThan7.IN11
col[9] => LessThan8.IN11
col[9] => LessThan9.IN11
col[9] => LessThan10.IN11
col[9] => LessThan11.IN11
col[9] => LessThan14.IN11
col[9] => LessThan15.IN11
trace[0] => trace_color.DATAB
trace[1] => trace_color.DATAB
trace[2] => trace_color.DATAB
trace[3] => trace_color.DATAB
trace[4] => trace_color.DATAB
trace[5] => trace_color.DATAB
trace[6] => trace_color.DATAB
trace[7] => trace_color.DATAB
trace[8] => trace_color.DATAB
trace[9] => trace_color.DATAB
trace[10] => trace_color.DATAB
trace[11] => trace_color.DATAB
trace[12] => trace_color.DATAB
trace[13] => trace_color.DATAB
trace[14] => trace_color.DATAB
trace[15] => trace_color.DATAB
trace_color <= trace_color~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => trace_color~reg0.CLK


|graphics|vga_controller:vga_ins|trace_change:changez
trace_to_display[0] <= trace_to_display[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[1] <= trace_to_display[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[2] <= trace_to_display[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[3] <= trace_to_display[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[4] <= trace_to_display[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[5] <= trace_to_display[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[6] <= trace_to_display[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[7] <= trace_to_display[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[8] <= trace_to_display[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[9] <= trace_to_display[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[10] <= trace_to_display[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[11] <= trace_to_display[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[12] <= trace_to_display[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[13] <= trace_to_display[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[14] <= trace_to_display[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_to_display[15] <= trace_to_display[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => always0.IN0
p1_traced[0] => always0.IN1
p1_traced[1] => always0.IN1
p1_traced[2] => always0.IN1
p1_traced[3] => always0.IN1
p1_traced[4] => always0.IN1
p1_traced[5] => always0.IN1
p1_traced[6] => always0.IN1
p1_traced[7] => always0.IN1
p1_traced[8] => always0.IN1
p1_traced[9] => always0.IN1
p1_traced[10] => always0.IN1
p1_traced[11] => always0.IN1
p1_traced[12] => always0.IN1
p1_traced[13] => always0.IN1
p1_traced[14] => always0.IN1
p1_traced[15] => always0.IN1
p2_traced[0] => always0.IN1
p2_traced[1] => always0.IN1
p2_traced[2] => always0.IN1
p2_traced[3] => always0.IN1
p2_traced[4] => always0.IN1
p2_traced[5] => always0.IN1
p2_traced[6] => always0.IN1
p2_traced[7] => always0.IN1
p2_traced[8] => always0.IN1
p2_traced[9] => always0.IN1
p2_traced[10] => always0.IN1
p2_traced[11] => always0.IN1
p2_traced[12] => always0.IN1
p2_traced[13] => always0.IN1
p2_traced[14] => always0.IN1
p2_traced[15] => always0.IN1
trace_screen_on => always0.IN1
end_game_early <= end_game_early~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_count[0] <= trace_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_count[1] <= trace_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_count[2] <= trace_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_count[3] <= trace_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_count[4] <= trace_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trace_count[5] <= trace_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
previous_trace_displayed[0] <= <GND>
previous_trace_displayed[1] <= <GND>
previous_trace_displayed[2] <= <GND>
previous_trace_displayed[3] <= <GND>
previous_trace_displayed[4] <= <GND>
previous_trace_displayed[5] <= <GND>
previous_trace_displayed[6] <= <GND>
previous_trace_displayed[7] <= <GND>
previous_trace_displayed[8] <= <GND>
previous_trace_displayed[9] <= <GND>
previous_trace_displayed[10] <= <GND>
previous_trace_displayed[11] <= <GND>
previous_trace_displayed[12] <= <GND>
previous_trace_displayed[13] <= <GND>
previous_trace_displayed[14] <= <GND>
previous_trace_displayed[15] <= <GND>
two_player_mode => always0.IN1


|graphics|vga_controller:vga_ins|opening:logoz
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_oua1:auto_generated.address_a[0]
address_a[1] => altsyncram_oua1:auto_generated.address_a[1]
address_a[2] => altsyncram_oua1:auto_generated.address_a[2]
address_a[3] => altsyncram_oua1:auto_generated.address_a[3]
address_a[4] => altsyncram_oua1:auto_generated.address_a[4]
address_a[5] => altsyncram_oua1:auto_generated.address_a[5]
address_a[6] => altsyncram_oua1:auto_generated.address_a[6]
address_a[7] => altsyncram_oua1:auto_generated.address_a[7]
address_a[8] => altsyncram_oua1:auto_generated.address_a[8]
address_a[9] => altsyncram_oua1:auto_generated.address_a[9]
address_a[10] => altsyncram_oua1:auto_generated.address_a[10]
address_a[11] => altsyncram_oua1:auto_generated.address_a[11]
address_a[12] => altsyncram_oua1:auto_generated.address_a[12]
address_a[13] => altsyncram_oua1:auto_generated.address_a[13]
address_a[14] => altsyncram_oua1:auto_generated.address_a[14]
address_a[15] => altsyncram_oua1:auto_generated.address_a[15]
address_a[16] => altsyncram_oua1:auto_generated.address_a[16]
address_a[17] => altsyncram_oua1:auto_generated.address_a[17]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_oua1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_oua1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_0aa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_0aa:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_0aa:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_0aa:rden_decode.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_0aa:rden_decode.data[4]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_gob:mux2.result[0]


|graphics|vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|decode_0aa:rden_decode
data[0] => w_anode142w[1].IN0
data[0] => w_anode159w[1].IN1
data[0] => w_anode169w[1].IN0
data[0] => w_anode179w[1].IN1
data[0] => w_anode189w[1].IN0
data[0] => w_anode199w[1].IN1
data[0] => w_anode209w[1].IN0
data[0] => w_anode219w[1].IN1
data[0] => w_anode241w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[0] => w_anode333w[1].IN0
data[0] => w_anode344w[1].IN1
data[0] => w_anode354w[1].IN0
data[0] => w_anode364w[1].IN1
data[0] => w_anode374w[1].IN0
data[0] => w_anode384w[1].IN1
data[0] => w_anode394w[1].IN0
data[0] => w_anode404w[1].IN1
data[0] => w_anode425w[1].IN0
data[0] => w_anode436w[1].IN1
data[0] => w_anode446w[1].IN0
data[0] => w_anode456w[1].IN1
data[0] => w_anode466w[1].IN0
data[0] => w_anode476w[1].IN1
data[0] => w_anode486w[1].IN0
data[0] => w_anode496w[1].IN1
data[1] => w_anode142w[2].IN0
data[1] => w_anode159w[2].IN0
data[1] => w_anode169w[2].IN1
data[1] => w_anode179w[2].IN1
data[1] => w_anode189w[2].IN0
data[1] => w_anode199w[2].IN0
data[1] => w_anode209w[2].IN1
data[1] => w_anode219w[2].IN1
data[1] => w_anode241w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[1] => w_anode333w[2].IN0
data[1] => w_anode344w[2].IN0
data[1] => w_anode354w[2].IN1
data[1] => w_anode364w[2].IN1
data[1] => w_anode374w[2].IN0
data[1] => w_anode384w[2].IN0
data[1] => w_anode394w[2].IN1
data[1] => w_anode404w[2].IN1
data[1] => w_anode425w[2].IN0
data[1] => w_anode436w[2].IN0
data[1] => w_anode446w[2].IN1
data[1] => w_anode456w[2].IN1
data[1] => w_anode466w[2].IN0
data[1] => w_anode476w[2].IN0
data[1] => w_anode486w[2].IN1
data[1] => w_anode496w[2].IN1
data[2] => w_anode142w[3].IN0
data[2] => w_anode159w[3].IN0
data[2] => w_anode169w[3].IN0
data[2] => w_anode179w[3].IN0
data[2] => w_anode189w[3].IN1
data[2] => w_anode199w[3].IN1
data[2] => w_anode209w[3].IN1
data[2] => w_anode219w[3].IN1
data[2] => w_anode241w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
data[2] => w_anode333w[3].IN0
data[2] => w_anode344w[3].IN0
data[2] => w_anode354w[3].IN0
data[2] => w_anode364w[3].IN0
data[2] => w_anode374w[3].IN1
data[2] => w_anode384w[3].IN1
data[2] => w_anode394w[3].IN1
data[2] => w_anode404w[3].IN1
data[2] => w_anode425w[3].IN0
data[2] => w_anode436w[3].IN0
data[2] => w_anode446w[3].IN0
data[2] => w_anode456w[3].IN0
data[2] => w_anode466w[3].IN1
data[2] => w_anode476w[3].IN1
data[2] => w_anode486w[3].IN1
data[2] => w_anode496w[3].IN1
data[3] => w_anode128w[1].IN0
data[3] => w_anode231w[1].IN1
data[3] => w_anode323w[1].IN0
data[3] => w_anode415w[1].IN1
data[4] => w_anode128w[2].IN0
data[4] => w_anode231w[2].IN0
data[4] => w_anode323w[2].IN1
data[4] => w_anode415w[2].IN1
eq[0] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode169w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode179w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode189w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode199w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode209w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode219w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode241w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode282w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode292w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode302w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode312w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode333w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode354w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode364w[3].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|opening:logoz|altsyncram:altsyncram_component|altsyncram_oua1:auto_generated|mux_gob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => _.IN1
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN0
data[19] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|graphics|vga_controller:vga_ins|leaderboard:ledaerz
G <= Gr.DB_MAX_OUTPUT_PORT_TYPE
H <= Hr.DB_MAX_OUTPUT_PORT_TYPE
R <= Rr.DB_MAX_OUTPUT_PORT_TYPE
S <= Sr.DB_MAX_OUTPUT_PORT_TYPE
row[0] => LessThan0.IN18
row[0] => LessThan1.IN18
row[0] => LessThan2.IN18
row[0] => LessThan3.IN18
row[0] => LessThan4.IN18
row[0] => LessThan5.IN18
row[0] => LessThan8.IN18
row[0] => LessThan9.IN18
row[0] => LessThan10.IN18
row[0] => LessThan11.IN18
row[0] => LessThan12.IN18
row[0] => LessThan13.IN18
row[0] => LessThan14.IN18
row[0] => LessThan15.IN18
row[0] => LessThan16.IN18
row[0] => LessThan17.IN18
row[0] => Mod1.IN15
row[0] => LessThan18.IN18
row[0] => LessThan19.IN18
row[0] => Mod3.IN16
row[0] => LessThan20.IN18
row[0] => LessThan21.IN18
row[0] => Mod5.IN17
row[0] => LessThan22.IN18
row[0] => LessThan23.IN18
row[0] => Mod7.IN17
row[0] => Equal1.IN31
row[0] => Equal2.IN31
row[0] => Equal3.IN31
row[0] => Equal4.IN31
row[1] => LessThan0.IN17
row[1] => LessThan1.IN17
row[1] => LessThan2.IN17
row[1] => LessThan3.IN17
row[1] => LessThan4.IN17
row[1] => LessThan5.IN17
row[1] => LessThan8.IN17
row[1] => LessThan9.IN17
row[1] => LessThan10.IN17
row[1] => LessThan11.IN17
row[1] => LessThan12.IN17
row[1] => LessThan13.IN17
row[1] => LessThan14.IN17
row[1] => LessThan15.IN17
row[1] => LessThan16.IN17
row[1] => LessThan17.IN17
row[1] => Mod1.IN14
row[1] => LessThan18.IN17
row[1] => LessThan19.IN17
row[1] => Mod3.IN15
row[1] => LessThan20.IN17
row[1] => LessThan21.IN17
row[1] => Mod5.IN16
row[1] => LessThan22.IN17
row[1] => LessThan23.IN17
row[1] => Mod7.IN16
row[1] => Equal1.IN30
row[1] => Equal2.IN30
row[1] => Equal3.IN30
row[1] => Equal4.IN30
row[2] => LessThan0.IN16
row[2] => LessThan1.IN16
row[2] => LessThan2.IN16
row[2] => LessThan3.IN16
row[2] => LessThan4.IN16
row[2] => LessThan5.IN16
row[2] => LessThan8.IN16
row[2] => LessThan9.IN16
row[2] => LessThan10.IN16
row[2] => LessThan11.IN16
row[2] => LessThan12.IN16
row[2] => LessThan13.IN16
row[2] => LessThan14.IN16
row[2] => LessThan15.IN16
row[2] => LessThan16.IN16
row[2] => LessThan17.IN16
row[2] => Mod1.IN13
row[2] => LessThan18.IN16
row[2] => LessThan19.IN16
row[2] => Mod3.IN14
row[2] => LessThan20.IN16
row[2] => LessThan21.IN16
row[2] => Mod5.IN15
row[2] => LessThan22.IN16
row[2] => LessThan23.IN16
row[2] => Mod7.IN15
row[2] => Equal1.IN29
row[2] => Equal2.IN2
row[2] => Equal3.IN29
row[2] => Equal4.IN3
row[3] => LessThan0.IN15
row[3] => LessThan1.IN15
row[3] => LessThan2.IN15
row[3] => LessThan3.IN15
row[3] => LessThan4.IN15
row[3] => LessThan5.IN15
row[3] => LessThan8.IN15
row[3] => LessThan9.IN15
row[3] => LessThan10.IN15
row[3] => LessThan11.IN15
row[3] => LessThan12.IN15
row[3] => LessThan13.IN15
row[3] => LessThan14.IN15
row[3] => LessThan15.IN15
row[3] => LessThan16.IN15
row[3] => LessThan17.IN15
row[3] => Mod1.IN12
row[3] => LessThan18.IN15
row[3] => LessThan19.IN15
row[3] => Mod3.IN13
row[3] => LessThan20.IN15
row[3] => LessThan21.IN15
row[3] => Mod5.IN14
row[3] => LessThan22.IN15
row[3] => LessThan23.IN15
row[3] => Mod7.IN14
row[3] => Equal1.IN1
row[3] => Equal2.IN1
row[3] => Equal3.IN28
row[3] => Equal4.IN29
row[4] => LessThan0.IN14
row[4] => LessThan1.IN14
row[4] => LessThan2.IN14
row[4] => LessThan3.IN14
row[4] => LessThan4.IN14
row[4] => LessThan5.IN14
row[4] => LessThan8.IN14
row[4] => LessThan9.IN14
row[4] => LessThan10.IN14
row[4] => LessThan11.IN14
row[4] => LessThan12.IN14
row[4] => LessThan13.IN14
row[4] => LessThan14.IN14
row[4] => LessThan15.IN14
row[4] => LessThan16.IN14
row[4] => LessThan17.IN14
row[4] => Mod1.IN11
row[4] => LessThan18.IN14
row[4] => LessThan19.IN14
row[4] => Mod3.IN12
row[4] => LessThan20.IN14
row[4] => LessThan21.IN14
row[4] => Mod5.IN13
row[4] => LessThan22.IN14
row[4] => LessThan23.IN14
row[4] => Mod7.IN13
row[4] => Equal1.IN28
row[4] => Equal2.IN29
row[4] => Equal3.IN3
row[4] => Equal4.IN2
row[5] => LessThan0.IN13
row[5] => LessThan1.IN13
row[5] => LessThan2.IN13
row[5] => LessThan3.IN13
row[5] => LessThan4.IN13
row[5] => LessThan5.IN13
row[5] => LessThan8.IN13
row[5] => LessThan9.IN13
row[5] => LessThan10.IN13
row[5] => LessThan11.IN13
row[5] => LessThan12.IN13
row[5] => LessThan13.IN13
row[5] => LessThan14.IN13
row[5] => LessThan15.IN13
row[5] => LessThan16.IN13
row[5] => LessThan17.IN13
row[5] => Mod1.IN10
row[5] => LessThan18.IN13
row[5] => LessThan19.IN13
row[5] => Mod3.IN11
row[5] => LessThan20.IN13
row[5] => LessThan21.IN13
row[5] => Mod5.IN12
row[5] => LessThan22.IN13
row[5] => LessThan23.IN13
row[5] => Mod7.IN12
row[5] => Equal1.IN0
row[5] => Equal2.IN28
row[5] => Equal3.IN2
row[5] => Equal4.IN28
row[6] => LessThan0.IN12
row[6] => LessThan1.IN12
row[6] => LessThan2.IN12
row[6] => LessThan3.IN12
row[6] => LessThan4.IN12
row[6] => LessThan5.IN12
row[6] => LessThan8.IN12
row[6] => LessThan9.IN12
row[6] => LessThan10.IN12
row[6] => LessThan11.IN12
row[6] => LessThan12.IN12
row[6] => LessThan13.IN12
row[6] => LessThan14.IN12
row[6] => LessThan15.IN12
row[6] => LessThan16.IN12
row[6] => LessThan17.IN12
row[6] => Mod1.IN9
row[6] => LessThan18.IN12
row[6] => LessThan19.IN12
row[6] => Mod3.IN10
row[6] => LessThan20.IN12
row[6] => LessThan21.IN12
row[6] => Mod5.IN11
row[6] => LessThan22.IN12
row[6] => LessThan23.IN12
row[6] => Mod7.IN11
row[6] => Equal1.IN27
row[6] => Equal2.IN27
row[6] => Equal3.IN1
row[6] => Equal4.IN1
row[7] => LessThan0.IN11
row[7] => LessThan1.IN11
row[7] => LessThan2.IN11
row[7] => LessThan3.IN11
row[7] => LessThan4.IN11
row[7] => LessThan5.IN11
row[7] => LessThan8.IN11
row[7] => LessThan9.IN11
row[7] => LessThan10.IN11
row[7] => LessThan11.IN11
row[7] => LessThan12.IN11
row[7] => LessThan13.IN11
row[7] => LessThan14.IN11
row[7] => LessThan15.IN11
row[7] => LessThan16.IN11
row[7] => LessThan17.IN11
row[7] => Mod1.IN8
row[7] => LessThan18.IN11
row[7] => LessThan19.IN11
row[7] => Mod3.IN9
row[7] => LessThan20.IN11
row[7] => LessThan21.IN11
row[7] => Mod5.IN10
row[7] => LessThan22.IN11
row[7] => LessThan23.IN11
row[7] => Mod7.IN10
row[7] => Equal1.IN26
row[7] => Equal2.IN0
row[7] => Equal3.IN0
row[7] => Equal4.IN27
row[8] => LessThan0.IN10
row[8] => LessThan1.IN10
row[8] => LessThan2.IN10
row[8] => LessThan3.IN10
row[8] => LessThan4.IN10
row[8] => LessThan5.IN10
row[8] => LessThan8.IN10
row[8] => LessThan9.IN10
row[8] => LessThan10.IN10
row[8] => LessThan11.IN10
row[8] => LessThan12.IN10
row[8] => LessThan13.IN10
row[8] => LessThan14.IN10
row[8] => LessThan15.IN10
row[8] => LessThan16.IN10
row[8] => LessThan17.IN10
row[8] => Mod1.IN7
row[8] => LessThan18.IN10
row[8] => LessThan19.IN10
row[8] => Mod3.IN8
row[8] => LessThan20.IN10
row[8] => LessThan21.IN10
row[8] => Mod5.IN9
row[8] => LessThan22.IN10
row[8] => LessThan23.IN10
row[8] => Mod7.IN9
row[8] => Equal1.IN25
row[8] => Equal2.IN26
row[8] => Equal3.IN27
row[8] => Equal4.IN0
col[0] => LessThan6.IN20
col[0] => LessThan7.IN20
col[0] => LessThan24.IN20
col[0] => LessThan25.IN20
col[0] => LessThan26.IN20
col[0] => LessThan27.IN20
col[0] => LessThan28.IN20
col[0] => LessThan29.IN20
col[0] => LessThan30.IN20
col[0] => LessThan31.IN20
col[0] => LessThan32.IN20
col[0] => LessThan33.IN20
col[0] => LessThan34.IN20
col[0] => LessThan35.IN20
col[0] => Equal0.IN31
col[0] => Equal9.IN31
col[0] => Equal10.IN31
col[0] => Equal11.IN31
col[0] => Equal12.IN31
col[0] => Equal13.IN31
col[0] => Equal14.IN31
col[1] => LessThan6.IN19
col[1] => LessThan7.IN19
col[1] => LessThan24.IN19
col[1] => LessThan25.IN19
col[1] => LessThan26.IN19
col[1] => LessThan27.IN19
col[1] => LessThan28.IN19
col[1] => LessThan29.IN19
col[1] => LessThan30.IN19
col[1] => LessThan31.IN19
col[1] => LessThan32.IN19
col[1] => LessThan33.IN19
col[1] => LessThan34.IN19
col[1] => LessThan35.IN19
col[1] => Equal0.IN30
col[1] => Equal9.IN30
col[1] => Equal10.IN4
col[1] => Equal11.IN30
col[1] => Equal12.IN4
col[1] => Equal13.IN30
col[1] => Equal14.IN5
col[2] => LessThan6.IN18
col[2] => LessThan7.IN18
col[2] => LessThan24.IN18
col[2] => LessThan25.IN18
col[2] => LessThan26.IN18
col[2] => LessThan27.IN18
col[2] => LessThan28.IN18
col[2] => LessThan29.IN18
col[2] => LessThan30.IN18
col[2] => LessThan31.IN18
col[2] => LessThan32.IN18
col[2] => LessThan33.IN18
col[2] => LessThan34.IN18
col[2] => LessThan35.IN18
col[2] => Equal0.IN29
col[2] => Equal9.IN29
col[2] => Equal10.IN3
col[2] => Equal11.IN3
col[2] => Equal12.IN30
col[2] => Equal13.IN29
col[2] => Equal14.IN4
col[3] => LessThan6.IN17
col[3] => LessThan7.IN17
col[3] => LessThan24.IN17
col[3] => LessThan25.IN17
col[3] => LessThan26.IN17
col[3] => LessThan27.IN17
col[3] => LessThan28.IN17
col[3] => LessThan29.IN17
col[3] => LessThan30.IN17
col[3] => LessThan31.IN17
col[3] => LessThan32.IN17
col[3] => LessThan33.IN17
col[3] => LessThan34.IN17
col[3] => LessThan35.IN17
col[3] => Equal0.IN3
col[3] => Equal9.IN2
col[3] => Equal10.IN30
col[3] => Equal11.IN29
col[3] => Equal12.IN29
col[3] => Equal13.IN28
col[3] => Equal14.IN3
col[4] => LessThan6.IN16
col[4] => LessThan7.IN16
col[4] => LessThan24.IN16
col[4] => LessThan25.IN16
col[4] => LessThan26.IN16
col[4] => LessThan27.IN16
col[4] => LessThan28.IN16
col[4] => LessThan29.IN16
col[4] => LessThan30.IN16
col[4] => LessThan31.IN16
col[4] => LessThan32.IN16
col[4] => LessThan33.IN16
col[4] => LessThan34.IN16
col[4] => LessThan35.IN16
col[4] => Equal0.IN2
col[4] => Equal9.IN1
col[4] => Equal10.IN2
col[4] => Equal11.IN2
col[4] => Equal12.IN3
col[4] => Equal13.IN2
col[4] => Equal14.IN30
col[5] => LessThan6.IN15
col[5] => LessThan7.IN15
col[5] => LessThan24.IN15
col[5] => LessThan25.IN15
col[5] => LessThan26.IN15
col[5] => LessThan27.IN15
col[5] => LessThan28.IN15
col[5] => LessThan29.IN15
col[5] => LessThan30.IN15
col[5] => LessThan31.IN15
col[5] => LessThan32.IN15
col[5] => LessThan33.IN15
col[5] => LessThan34.IN15
col[5] => LessThan35.IN15
col[5] => Equal0.IN1
col[5] => Equal9.IN28
col[5] => Equal10.IN1
col[5] => Equal11.IN28
col[5] => Equal12.IN2
col[5] => Equal13.IN27
col[5] => Equal14.IN2
col[6] => LessThan6.IN14
col[6] => LessThan7.IN14
col[6] => LessThan24.IN14
col[6] => LessThan25.IN14
col[6] => LessThan26.IN14
col[6] => LessThan27.IN14
col[6] => LessThan28.IN14
col[6] => LessThan29.IN14
col[6] => LessThan30.IN14
col[6] => LessThan31.IN14
col[6] => LessThan32.IN14
col[6] => LessThan33.IN14
col[6] => LessThan34.IN14
col[6] => LessThan35.IN14
col[6] => Equal0.IN0
col[6] => Equal9.IN27
col[6] => Equal10.IN29
col[6] => Equal11.IN1
col[6] => Equal12.IN1
col[6] => Equal13.IN26
col[6] => Equal14.IN29
col[7] => LessThan6.IN13
col[7] => LessThan7.IN13
col[7] => LessThan24.IN13
col[7] => LessThan25.IN13
col[7] => LessThan26.IN13
col[7] => LessThan27.IN13
col[7] => LessThan28.IN13
col[7] => LessThan29.IN13
col[7] => LessThan30.IN13
col[7] => LessThan31.IN13
col[7] => LessThan32.IN13
col[7] => LessThan33.IN13
col[7] => LessThan34.IN13
col[7] => LessThan35.IN13
col[7] => Equal0.IN28
col[7] => Equal9.IN26
col[7] => Equal10.IN28
col[7] => Equal11.IN27
col[7] => Equal12.IN28
col[7] => Equal13.IN1
col[7] => Equal14.IN1
col[8] => LessThan6.IN12
col[8] => LessThan7.IN12
col[8] => LessThan24.IN12
col[8] => LessThan25.IN12
col[8] => LessThan26.IN12
col[8] => LessThan27.IN12
col[8] => LessThan28.IN12
col[8] => LessThan29.IN12
col[8] => LessThan30.IN12
col[8] => LessThan31.IN12
col[8] => LessThan32.IN12
col[8] => LessThan33.IN12
col[8] => LessThan34.IN12
col[8] => LessThan35.IN12
col[8] => Equal0.IN27
col[8] => Equal9.IN0
col[8] => Equal10.IN0
col[8] => Equal11.IN0
col[8] => Equal12.IN0
col[8] => Equal13.IN0
col[8] => Equal14.IN0
col[9] => LessThan6.IN11
col[9] => LessThan7.IN11
col[9] => LessThan24.IN11
col[9] => LessThan25.IN11
col[9] => LessThan26.IN11
col[9] => LessThan27.IN11
col[9] => LessThan28.IN11
col[9] => LessThan29.IN11
col[9] => LessThan30.IN11
col[9] => LessThan31.IN11
col[9] => LessThan32.IN11
col[9] => LessThan33.IN11
col[9] => LessThan34.IN11
col[9] => LessThan35.IN11
col[9] => Equal0.IN26
col[9] => Equal9.IN25
col[9] => Equal10.IN27
col[9] => Equal11.IN26
col[9] => Equal12.IN27
col[9] => Equal13.IN25
col[9] => Equal14.IN28
clk => hufflepuff_house_score_pixel[0].CLK
clk => hufflepuff_house_score_pixel[1].CLK
clk => hufflepuff_house_score_pixel[2].CLK
clk => hufflepuff_house_score_pixel[3].CLK
clk => hufflepuff_house_score_pixel[4].CLK
clk => hufflepuff_house_score_pixel[5].CLK
clk => hufflepuff_house_score_pixel[6].CLK
clk => hufflepuff_house_score_pixel[7].CLK
clk => hufflepuff_house_score_pixel[8].CLK
clk => hufflepuff_house_score_pixel[9].CLK
clk => hufflepuff_house_score_pixel[10].CLK
clk => hufflepuff_house_score_pixel[11].CLK
clk => hufflepuff_house_score_pixel[12].CLK
clk => ravenclaw_house_score_pixel[0].CLK
clk => ravenclaw_house_score_pixel[1].CLK
clk => ravenclaw_house_score_pixel[2].CLK
clk => ravenclaw_house_score_pixel[3].CLK
clk => ravenclaw_house_score_pixel[4].CLK
clk => ravenclaw_house_score_pixel[5].CLK
clk => ravenclaw_house_score_pixel[6].CLK
clk => ravenclaw_house_score_pixel[7].CLK
clk => ravenclaw_house_score_pixel[8].CLK
clk => ravenclaw_house_score_pixel[9].CLK
clk => ravenclaw_house_score_pixel[10].CLK
clk => ravenclaw_house_score_pixel[11].CLK
clk => ravenclaw_house_score_pixel[12].CLK
clk => slytherin_house_score_pixel[0].CLK
clk => slytherin_house_score_pixel[1].CLK
clk => slytherin_house_score_pixel[2].CLK
clk => slytherin_house_score_pixel[3].CLK
clk => slytherin_house_score_pixel[4].CLK
clk => slytherin_house_score_pixel[5].CLK
clk => slytherin_house_score_pixel[6].CLK
clk => slytherin_house_score_pixel[7].CLK
clk => slytherin_house_score_pixel[8].CLK
clk => slytherin_house_score_pixel[9].CLK
clk => slytherin_house_score_pixel[10].CLK
clk => slytherin_house_score_pixel[11].CLK
clk => slytherin_house_score_pixel[12].CLK
clk => gryffindor_house_score_pixel[0].CLK
clk => gryffindor_house_score_pixel[1].CLK
clk => gryffindor_house_score_pixel[2].CLK
clk => gryffindor_house_score_pixel[3].CLK
clk => gryffindor_house_score_pixel[4].CLK
clk => gryffindor_house_score_pixel[5].CLK
clk => gryffindor_house_score_pixel[6].CLK
clk => gryffindor_house_score_pixel[7].CLK
clk => gryffindor_house_score_pixel[8].CLK
clk => gryffindor_house_score_pixel[9].CLK
clk => gryffindor_house_score_pixel[10].CLK
clk => gryffindor_house_score_pixel[11].CLK
clk => gryffindor_house_score_pixel[12].CLK
clk => scores[0].CLK
clk => scores[1].CLK
clk => scores[2].CLK
clk => Rr.CLK
clk => Sr.CLK
clk => Hr.CLK
clk => Gr.CLK
clk => leader_crest_pixel[0].CLK
clk => leader_crest_pixel[1].CLK
clk => leader_crest_pixel[2].CLK
clk => leader_crest_pixel[3].CLK
clk => leader_crest_pixel[4].CLK
clk => leader_crest_pixel[5].CLK
clk => leader_crest_pixel[6].CLK
clk => leader_crest_pixel[7].CLK
clk => leader_crest_pixel[8].CLK
clk => leader_crest_pixel[9].CLK
clk => leader_crest_pixel[10].CLK
clk => leader_crest_pixel[11].CLK
clk => leader_crest_pixel[12].CLK
clk => leader_crest_pixel[13].CLK
clk => leader_crest_pixel[14].CLK
clk => leader_crest_pixel[15].CLK
clk => leader_crest_pixel[16].CLK
clk => leader_crest_pixel[17].CLK
clk => leader_crest_pixel[18].CLK
clk => leader_crest.CLK
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => Gr.OUTPUTSELECT
leaderboard => Hr.OUTPUTSELECT
leaderboard => Sr.OUTPUTSELECT
leaderboard => Rr.OUTPUTSELECT
crest <= leader_crest.DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[0] <= leader_crest_pixel[0].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[1] <= leader_crest_pixel[1].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[2] <= leader_crest_pixel[2].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[3] <= leader_crest_pixel[3].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[4] <= leader_crest_pixel[4].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[5] <= leader_crest_pixel[5].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[6] <= leader_crest_pixel[6].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[7] <= leader_crest_pixel[7].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[8] <= leader_crest_pixel[8].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[9] <= leader_crest_pixel[9].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[10] <= leader_crest_pixel[10].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[11] <= leader_crest_pixel[11].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[12] <= leader_crest_pixel[12].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[13] <= leader_crest_pixel[13].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[14] <= leader_crest_pixel[14].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[15] <= leader_crest_pixel[15].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[16] <= leader_crest_pixel[16].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[17] <= leader_crest_pixel[17].DB_MAX_OUTPUT_PORT_TYPE
crest_ADDR[18] <= leader_crest_pixel[18].DB_MAX_OUTPUT_PORT_TYPE
logo => always0.IN1
score[0] <= scores[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= scores[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= scores[2].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[0] <= score_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[1] <= score_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[2] <= score_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[3] <= score_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[4] <= score_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[5] <= score_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[6] <= score_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[7] <= score_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[8] <= score_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[9] <= score_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[10] <= score_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[11] <= score_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
score_ADDR[12] <= score_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|sparkle:sparklez
row[0] => LessThan0.IN9
row[0] => LessThan1.IN18
row[0] => LessThan5.IN9
row[0] => LessThan6.IN18
row[0] => Equal9.IN8
row[0] => LessThan9.IN18
row[0] => LessThan10.IN18
row[0] => LessThan14.IN18
row[0] => LessThan15.IN18
row[0] => LessThan18.IN18
row[0] => LessThan19.IN18
row[0] => LessThan23.IN18
row[0] => LessThan24.IN18
row[0] => LessThan27.IN18
row[0] => LessThan28.IN18
row[0] => LessThan32.IN18
row[0] => LessThan33.IN18
row[0] => Equal16.IN31
row[0] => Equal18.IN3
row[0] => Equal26.IN31
row[0] => Equal28.IN31
row[0] => Equal36.IN31
row[0] => Equal44.IN31
row[1] => LessThan0.IN8
row[1] => LessThan1.IN17
row[1] => LessThan5.IN8
row[1] => LessThan6.IN17
row[1] => Equal9.IN7
row[1] => LessThan9.IN17
row[1] => LessThan10.IN17
row[1] => LessThan14.IN17
row[1] => LessThan15.IN17
row[1] => LessThan18.IN17
row[1] => LessThan19.IN17
row[1] => LessThan23.IN17
row[1] => LessThan24.IN17
row[1] => LessThan27.IN17
row[1] => LessThan28.IN17
row[1] => LessThan32.IN17
row[1] => LessThan33.IN17
row[1] => Equal16.IN30
row[1] => Equal18.IN31
row[1] => Equal26.IN2
row[1] => Equal28.IN30
row[1] => Equal36.IN5
row[1] => Equal44.IN30
row[2] => LessThan0.IN7
row[2] => LessThan1.IN16
row[2] => LessThan5.IN7
row[2] => LessThan6.IN16
row[2] => Equal9.IN6
row[2] => LessThan9.IN16
row[2] => LessThan10.IN16
row[2] => LessThan14.IN16
row[2] => LessThan15.IN16
row[2] => LessThan18.IN16
row[2] => LessThan19.IN16
row[2] => LessThan23.IN16
row[2] => LessThan24.IN16
row[2] => LessThan27.IN16
row[2] => LessThan28.IN16
row[2] => LessThan32.IN16
row[2] => LessThan33.IN16
row[2] => Equal16.IN4
row[2] => Equal18.IN2
row[2] => Equal26.IN30
row[2] => Equal28.IN2
row[2] => Equal36.IN4
row[2] => Equal44.IN29
row[3] => LessThan0.IN6
row[3] => LessThan1.IN15
row[3] => LessThan5.IN6
row[3] => LessThan6.IN15
row[3] => Equal9.IN5
row[3] => LessThan9.IN15
row[3] => LessThan10.IN15
row[3] => LessThan14.IN15
row[3] => LessThan15.IN15
row[3] => LessThan18.IN15
row[3] => LessThan19.IN15
row[3] => LessThan23.IN15
row[3] => LessThan24.IN15
row[3] => LessThan27.IN15
row[3] => LessThan28.IN15
row[3] => LessThan32.IN15
row[3] => LessThan33.IN15
row[3] => Equal16.IN3
row[3] => Equal18.IN1
row[3] => Equal26.IN29
row[3] => Equal28.IN29
row[3] => Equal36.IN3
row[3] => Equal44.IN28
row[4] => LessThan0.IN5
row[4] => LessThan1.IN14
row[4] => LessThan5.IN5
row[4] => LessThan6.IN14
row[4] => Equal9.IN4
row[4] => LessThan9.IN14
row[4] => LessThan10.IN14
row[4] => LessThan14.IN14
row[4] => LessThan15.IN14
row[4] => LessThan18.IN14
row[4] => LessThan19.IN14
row[4] => LessThan23.IN14
row[4] => LessThan24.IN14
row[4] => LessThan27.IN14
row[4] => LessThan28.IN14
row[4] => LessThan32.IN14
row[4] => LessThan33.IN14
row[4] => Equal16.IN2
row[4] => Equal18.IN30
row[4] => Equal26.IN28
row[4] => Equal28.IN28
row[4] => Equal36.IN2
row[4] => Equal44.IN2
row[5] => LessThan0.IN4
row[5] => LessThan1.IN13
row[5] => LessThan5.IN4
row[5] => LessThan6.IN13
row[5] => Equal9.IN3
row[5] => LessThan9.IN13
row[5] => LessThan10.IN13
row[5] => LessThan14.IN13
row[5] => LessThan15.IN13
row[5] => LessThan18.IN13
row[5] => LessThan19.IN13
row[5] => LessThan23.IN13
row[5] => LessThan24.IN13
row[5] => LessThan27.IN13
row[5] => LessThan28.IN13
row[5] => LessThan32.IN13
row[5] => LessThan33.IN13
row[5] => Equal16.IN29
row[5] => Equal18.IN0
row[5] => Equal26.IN1
row[5] => Equal28.IN1
row[5] => Equal36.IN30
row[5] => Equal44.IN27
row[6] => LessThan0.IN3
row[6] => LessThan1.IN12
row[6] => LessThan5.IN3
row[6] => LessThan6.IN12
row[6] => Equal9.IN2
row[6] => LessThan9.IN12
row[6] => LessThan10.IN12
row[6] => LessThan14.IN12
row[6] => LessThan15.IN12
row[6] => LessThan18.IN12
row[6] => LessThan19.IN12
row[6] => LessThan23.IN12
row[6] => LessThan24.IN12
row[6] => LessThan27.IN12
row[6] => LessThan28.IN12
row[6] => LessThan32.IN12
row[6] => LessThan33.IN12
row[6] => Equal16.IN1
row[6] => Equal18.IN29
row[6] => Equal26.IN27
row[6] => Equal28.IN0
row[6] => Equal36.IN1
row[6] => Equal44.IN26
row[7] => LessThan0.IN2
row[7] => LessThan1.IN11
row[7] => LessThan5.IN2
row[7] => LessThan6.IN11
row[7] => Equal9.IN1
row[7] => LessThan9.IN11
row[7] => LessThan10.IN11
row[7] => LessThan14.IN11
row[7] => LessThan15.IN11
row[7] => LessThan18.IN11
row[7] => LessThan19.IN11
row[7] => LessThan23.IN11
row[7] => LessThan24.IN11
row[7] => LessThan27.IN11
row[7] => LessThan28.IN11
row[7] => LessThan32.IN11
row[7] => LessThan33.IN11
row[7] => Equal16.IN0
row[7] => Equal18.IN28
row[7] => Equal26.IN26
row[7] => Equal28.IN27
row[7] => Equal36.IN29
row[7] => Equal44.IN1
row[8] => LessThan0.IN1
row[8] => LessThan1.IN10
row[8] => LessThan5.IN1
row[8] => LessThan6.IN10
row[8] => Equal9.IN0
row[8] => LessThan9.IN10
row[8] => LessThan10.IN10
row[8] => LessThan14.IN10
row[8] => LessThan15.IN10
row[8] => LessThan18.IN10
row[8] => LessThan19.IN10
row[8] => LessThan23.IN10
row[8] => LessThan24.IN10
row[8] => LessThan27.IN10
row[8] => LessThan28.IN10
row[8] => LessThan32.IN10
row[8] => LessThan33.IN10
row[8] => Equal16.IN28
row[8] => Equal18.IN27
row[8] => Equal26.IN0
row[8] => Equal28.IN26
row[8] => Equal36.IN0
row[8] => Equal44.IN0
col[0] => LessThan2.IN10
col[0] => LessThan3.IN20
col[0] => LessThan7.IN10
col[0] => LessThan8.IN20
col[0] => Equal10.IN9
col[0] => LessThan11.IN20
col[0] => LessThan12.IN20
col[0] => LessThan16.IN20
col[0] => LessThan17.IN20
col[0] => LessThan20.IN20
col[0] => LessThan21.IN20
col[0] => LessThan25.IN20
col[0] => LessThan26.IN20
col[0] => LessThan29.IN20
col[0] => LessThan30.IN20
col[0] => LessThan34.IN20
col[0] => LessThan35.IN20
col[0] => Equal17.IN31
col[0] => Equal19.IN31
col[0] => Equal27.IN31
col[0] => Equal29.IN31
col[0] => Equal37.IN31
col[0] => Equal45.IN4
col[1] => LessThan2.IN9
col[1] => LessThan3.IN19
col[1] => LessThan7.IN9
col[1] => LessThan8.IN19
col[1] => Equal10.IN8
col[1] => LessThan11.IN19
col[1] => LessThan12.IN19
col[1] => LessThan16.IN19
col[1] => LessThan17.IN19
col[1] => LessThan20.IN19
col[1] => LessThan21.IN19
col[1] => LessThan25.IN19
col[1] => LessThan26.IN19
col[1] => LessThan29.IN19
col[1] => LessThan30.IN19
col[1] => LessThan34.IN19
col[1] => LessThan35.IN19
col[1] => Equal17.IN30
col[1] => Equal19.IN2
col[1] => Equal27.IN30
col[1] => Equal29.IN4
col[1] => Equal37.IN30
col[1] => Equal45.IN3
col[2] => LessThan2.IN8
col[2] => LessThan3.IN18
col[2] => LessThan7.IN8
col[2] => LessThan8.IN18
col[2] => Equal10.IN7
col[2] => LessThan11.IN18
col[2] => LessThan12.IN18
col[2] => LessThan16.IN18
col[2] => LessThan17.IN18
col[2] => LessThan20.IN18
col[2] => LessThan21.IN18
col[2] => LessThan25.IN18
col[2] => LessThan26.IN18
col[2] => LessThan29.IN18
col[2] => LessThan30.IN18
col[2] => LessThan34.IN18
col[2] => LessThan35.IN18
col[2] => Equal17.IN3
col[2] => Equal19.IN30
col[2] => Equal27.IN29
col[2] => Equal29.IN3
col[2] => Equal37.IN29
col[2] => Equal45.IN31
col[3] => LessThan2.IN7
col[3] => LessThan3.IN17
col[3] => LessThan7.IN7
col[3] => LessThan8.IN17
col[3] => Equal10.IN6
col[3] => LessThan11.IN17
col[3] => LessThan12.IN17
col[3] => LessThan16.IN17
col[3] => LessThan17.IN17
col[3] => LessThan20.IN17
col[3] => LessThan21.IN17
col[3] => LessThan25.IN17
col[3] => LessThan26.IN17
col[3] => LessThan29.IN17
col[3] => LessThan30.IN17
col[3] => LessThan34.IN17
col[3] => LessThan35.IN17
col[3] => Equal17.IN2
col[3] => Equal19.IN29
col[3] => Equal27.IN3
col[3] => Equal29.IN2
col[3] => Equal37.IN2
col[3] => Equal45.IN2
col[4] => LessThan2.IN6
col[4] => LessThan3.IN16
col[4] => LessThan7.IN6
col[4] => LessThan8.IN16
col[4] => Equal10.IN5
col[4] => LessThan11.IN16
col[4] => LessThan12.IN16
col[4] => LessThan16.IN16
col[4] => LessThan17.IN16
col[4] => LessThan20.IN16
col[4] => LessThan21.IN16
col[4] => LessThan25.IN16
col[4] => LessThan26.IN16
col[4] => LessThan29.IN16
col[4] => LessThan30.IN16
col[4] => LessThan34.IN16
col[4] => LessThan35.IN16
col[4] => Equal17.IN29
col[4] => Equal19.IN1
col[4] => Equal27.IN2
col[4] => Equal29.IN30
col[4] => Equal37.IN28
col[4] => Equal45.IN30
col[5] => LessThan2.IN5
col[5] => LessThan3.IN15
col[5] => LessThan7.IN5
col[5] => LessThan8.IN15
col[5] => Equal10.IN4
col[5] => LessThan11.IN15
col[5] => LessThan12.IN15
col[5] => LessThan16.IN15
col[5] => LessThan17.IN15
col[5] => LessThan20.IN15
col[5] => LessThan21.IN15
col[5] => LessThan25.IN15
col[5] => LessThan26.IN15
col[5] => LessThan29.IN15
col[5] => LessThan30.IN15
col[5] => LessThan34.IN15
col[5] => LessThan35.IN15
col[5] => Equal17.IN1
col[5] => Equal19.IN28
col[5] => Equal27.IN1
col[5] => Equal29.IN29
col[5] => Equal37.IN27
col[5] => Equal45.IN1
col[6] => LessThan2.IN4
col[6] => LessThan3.IN14
col[6] => LessThan7.IN4
col[6] => LessThan8.IN14
col[6] => Equal10.IN3
col[6] => LessThan11.IN14
col[6] => LessThan12.IN14
col[6] => LessThan16.IN14
col[6] => LessThan17.IN14
col[6] => LessThan20.IN14
col[6] => LessThan21.IN14
col[6] => LessThan25.IN14
col[6] => LessThan26.IN14
col[6] => LessThan29.IN14
col[6] => LessThan30.IN14
col[6] => LessThan34.IN14
col[6] => LessThan35.IN14
col[6] => Equal17.IN28
col[6] => Equal19.IN27
col[6] => Equal27.IN0
col[6] => Equal29.IN1
col[6] => Equal37.IN1
col[6] => Equal45.IN29
col[7] => LessThan2.IN3
col[7] => LessThan3.IN13
col[7] => LessThan7.IN3
col[7] => LessThan8.IN13
col[7] => Equal10.IN2
col[7] => LessThan11.IN13
col[7] => LessThan12.IN13
col[7] => LessThan16.IN13
col[7] => LessThan17.IN13
col[7] => LessThan20.IN13
col[7] => LessThan21.IN13
col[7] => LessThan25.IN13
col[7] => LessThan26.IN13
col[7] => LessThan29.IN13
col[7] => LessThan30.IN13
col[7] => LessThan34.IN13
col[7] => LessThan35.IN13
col[7] => Equal17.IN0
col[7] => Equal19.IN26
col[7] => Equal27.IN28
col[7] => Equal29.IN28
col[7] => Equal37.IN0
col[7] => Equal45.IN28
col[8] => LessThan2.IN2
col[8] => LessThan3.IN12
col[8] => LessThan7.IN2
col[8] => LessThan8.IN12
col[8] => Equal10.IN1
col[8] => LessThan11.IN12
col[8] => LessThan12.IN12
col[8] => LessThan16.IN12
col[8] => LessThan17.IN12
col[8] => LessThan20.IN12
col[8] => LessThan21.IN12
col[8] => LessThan25.IN12
col[8] => LessThan26.IN12
col[8] => LessThan29.IN12
col[8] => LessThan30.IN12
col[8] => LessThan34.IN12
col[8] => LessThan35.IN12
col[8] => Equal17.IN27
col[8] => Equal19.IN25
col[8] => Equal27.IN27
col[8] => Equal29.IN27
col[8] => Equal37.IN26
col[8] => Equal45.IN27
col[9] => LessThan2.IN1
col[9] => LessThan3.IN11
col[9] => LessThan7.IN1
col[9] => LessThan8.IN11
col[9] => Equal10.IN0
col[9] => LessThan11.IN11
col[9] => LessThan12.IN11
col[9] => LessThan16.IN11
col[9] => LessThan17.IN11
col[9] => LessThan20.IN11
col[9] => LessThan21.IN11
col[9] => LessThan25.IN11
col[9] => LessThan26.IN11
col[9] => LessThan29.IN11
col[9] => LessThan30.IN11
col[9] => LessThan34.IN11
col[9] => LessThan35.IN11
col[9] => Equal17.IN26
col[9] => Equal19.IN0
col[9] => Equal27.IN26
col[9] => Equal29.IN0
col[9] => Equal37.IN25
col[9] => Equal45.IN0
clk => ADDR5[0].CLK
clk => ADDR5[1].CLK
clk => ADDR5[2].CLK
clk => ADDR5[3].CLK
clk => ADDR5[4].CLK
clk => ADDR5[5].CLK
clk => ADDR5[6].CLK
clk => ADDR5[7].CLK
clk => ADDR5[8].CLK
clk => ADDR5[9].CLK
clk => ADDR5[10].CLK
clk => ADDR5[11].CLK
clk => update_offset_counter5[0].CLK
clk => update_offset_counter5[1].CLK
clk => update_offset_counter5[2].CLK
clk => update_offset_counter5[3].CLK
clk => update_offset_counter5[4].CLK
clk => update_offset_counter5[5].CLK
clk => update_offset_counter5[6].CLK
clk => update_offset_counter5[7].CLK
clk => update_offset_counter5[8].CLK
clk => update_offset_counter5[9].CLK
clk => update_offset_counter5[10].CLK
clk => update_offset_counter5[11].CLK
clk => update_offset_counter5[12].CLK
clk => update_offset_counter5[13].CLK
clk => update_offset_counter5[14].CLK
clk => update_offset_counter5[15].CLK
clk => update_offset_counter5[16].CLK
clk => update_offset_counter5[17].CLK
clk => update_offset_counter5[18].CLK
clk => update_offset_counter5[19].CLK
clk => update_offset_counter5[20].CLK
clk => update_offset_counter5[21].CLK
clk => update_offset_counter5[22].CLK
clk => update_offset_counter5[23].CLK
clk => update_offset_counter5[24].CLK
clk => update_offset_counter5[25].CLK
clk => update_offset_counter5[26].CLK
clk => update_offset_counter5[27].CLK
clk => update_offset_counter5[28].CLK
clk => update_offset_counter5[29].CLK
clk => update_offset_counter5[30].CLK
clk => update_offset_counter5[31].CLK
clk => cycle_counter5[0].CLK
clk => cycle_counter5[1].CLK
clk => cycle_counter5[2].CLK
clk => offset5[0].CLK
clk => offset5[1].CLK
clk => offset5[2].CLK
clk => offset5[3].CLK
clk => offset5[4].CLK
clk => offset5[5].CLK
clk => offset5[6].CLK
clk => offset5[7].CLK
clk => offset5[8].CLK
clk => offset5[9].CLK
clk => offset5[10].CLK
clk => offset5[11].CLK
clk => ADDR4[0].CLK
clk => ADDR4[1].CLK
clk => ADDR4[2].CLK
clk => ADDR4[3].CLK
clk => ADDR4[4].CLK
clk => ADDR4[5].CLK
clk => ADDR4[6].CLK
clk => ADDR4[7].CLK
clk => ADDR4[8].CLK
clk => ADDR4[9].CLK
clk => ADDR4[10].CLK
clk => ADDR4[11].CLK
clk => update_offset_counter4[0].CLK
clk => update_offset_counter4[1].CLK
clk => update_offset_counter4[2].CLK
clk => update_offset_counter4[3].CLK
clk => update_offset_counter4[4].CLK
clk => update_offset_counter4[5].CLK
clk => update_offset_counter4[6].CLK
clk => update_offset_counter4[7].CLK
clk => update_offset_counter4[8].CLK
clk => update_offset_counter4[9].CLK
clk => update_offset_counter4[10].CLK
clk => update_offset_counter4[11].CLK
clk => update_offset_counter4[12].CLK
clk => update_offset_counter4[13].CLK
clk => update_offset_counter4[14].CLK
clk => update_offset_counter4[15].CLK
clk => update_offset_counter4[16].CLK
clk => update_offset_counter4[17].CLK
clk => update_offset_counter4[18].CLK
clk => update_offset_counter4[19].CLK
clk => update_offset_counter4[20].CLK
clk => update_offset_counter4[21].CLK
clk => update_offset_counter4[22].CLK
clk => update_offset_counter4[23].CLK
clk => update_offset_counter4[24].CLK
clk => update_offset_counter4[25].CLK
clk => update_offset_counter4[26].CLK
clk => update_offset_counter4[27].CLK
clk => update_offset_counter4[28].CLK
clk => update_offset_counter4[29].CLK
clk => update_offset_counter4[30].CLK
clk => update_offset_counter4[31].CLK
clk => cycle_counter4[0].CLK
clk => cycle_counter4[1].CLK
clk => cycle_counter4[2].CLK
clk => offset4[0].CLK
clk => offset4[1].CLK
clk => offset4[2].CLK
clk => offset4[3].CLK
clk => offset4[4].CLK
clk => offset4[5].CLK
clk => offset4[6].CLK
clk => offset4[7].CLK
clk => offset4[8].CLK
clk => offset4[9].CLK
clk => offset4[10].CLK
clk => offset4[11].CLK
clk => ADDR3[0].CLK
clk => ADDR3[1].CLK
clk => ADDR3[2].CLK
clk => ADDR3[3].CLK
clk => ADDR3[4].CLK
clk => ADDR3[5].CLK
clk => ADDR3[6].CLK
clk => ADDR3[7].CLK
clk => ADDR3[8].CLK
clk => ADDR3[9].CLK
clk => ADDR3[10].CLK
clk => ADDR3[11].CLK
clk => update_offset_counter3[0].CLK
clk => update_offset_counter3[1].CLK
clk => update_offset_counter3[2].CLK
clk => update_offset_counter3[3].CLK
clk => update_offset_counter3[4].CLK
clk => update_offset_counter3[5].CLK
clk => update_offset_counter3[6].CLK
clk => update_offset_counter3[7].CLK
clk => update_offset_counter3[8].CLK
clk => update_offset_counter3[9].CLK
clk => update_offset_counter3[10].CLK
clk => update_offset_counter3[11].CLK
clk => update_offset_counter3[12].CLK
clk => update_offset_counter3[13].CLK
clk => update_offset_counter3[14].CLK
clk => update_offset_counter3[15].CLK
clk => update_offset_counter3[16].CLK
clk => update_offset_counter3[17].CLK
clk => update_offset_counter3[18].CLK
clk => update_offset_counter3[19].CLK
clk => update_offset_counter3[20].CLK
clk => update_offset_counter3[21].CLK
clk => update_offset_counter3[22].CLK
clk => update_offset_counter3[23].CLK
clk => update_offset_counter3[24].CLK
clk => update_offset_counter3[25].CLK
clk => update_offset_counter3[26].CLK
clk => update_offset_counter3[27].CLK
clk => update_offset_counter3[28].CLK
clk => update_offset_counter3[29].CLK
clk => update_offset_counter3[30].CLK
clk => update_offset_counter3[31].CLK
clk => cycle_counter3[0].CLK
clk => cycle_counter3[1].CLK
clk => cycle_counter3[2].CLK
clk => offset3[0].CLK
clk => offset3[1].CLK
clk => offset3[2].CLK
clk => offset3[3].CLK
clk => offset3[4].CLK
clk => offset3[5].CLK
clk => offset3[6].CLK
clk => offset3[7].CLK
clk => offset3[8].CLK
clk => offset3[9].CLK
clk => offset3[10].CLK
clk => offset3[11].CLK
clk => ADDR2[0].CLK
clk => ADDR2[1].CLK
clk => ADDR2[2].CLK
clk => ADDR2[3].CLK
clk => ADDR2[4].CLK
clk => ADDR2[5].CLK
clk => ADDR2[6].CLK
clk => ADDR2[7].CLK
clk => ADDR2[8].CLK
clk => ADDR2[9].CLK
clk => ADDR2[10].CLK
clk => ADDR2[11].CLK
clk => update_offset_counter2[0].CLK
clk => update_offset_counter2[1].CLK
clk => update_offset_counter2[2].CLK
clk => update_offset_counter2[3].CLK
clk => update_offset_counter2[4].CLK
clk => update_offset_counter2[5].CLK
clk => update_offset_counter2[6].CLK
clk => update_offset_counter2[7].CLK
clk => update_offset_counter2[8].CLK
clk => update_offset_counter2[9].CLK
clk => update_offset_counter2[10].CLK
clk => update_offset_counter2[11].CLK
clk => update_offset_counter2[12].CLK
clk => update_offset_counter2[13].CLK
clk => update_offset_counter2[14].CLK
clk => update_offset_counter2[15].CLK
clk => update_offset_counter2[16].CLK
clk => update_offset_counter2[17].CLK
clk => update_offset_counter2[18].CLK
clk => update_offset_counter2[19].CLK
clk => update_offset_counter2[20].CLK
clk => update_offset_counter2[21].CLK
clk => update_offset_counter2[22].CLK
clk => update_offset_counter2[23].CLK
clk => update_offset_counter2[24].CLK
clk => update_offset_counter2[25].CLK
clk => update_offset_counter2[26].CLK
clk => update_offset_counter2[27].CLK
clk => update_offset_counter2[28].CLK
clk => update_offset_counter2[29].CLK
clk => update_offset_counter2[30].CLK
clk => update_offset_counter2[31].CLK
clk => cycle_counter2[0].CLK
clk => cycle_counter2[1].CLK
clk => cycle_counter2[2].CLK
clk => offset2[0].CLK
clk => offset2[1].CLK
clk => offset2[2].CLK
clk => offset2[3].CLK
clk => offset2[4].CLK
clk => offset2[5].CLK
clk => offset2[6].CLK
clk => offset2[7].CLK
clk => offset2[8].CLK
clk => offset2[9].CLK
clk => offset2[10].CLK
clk => offset2[11].CLK
clk => offset_ADDR[0].CLK
clk => offset_ADDR[1].CLK
clk => offset_ADDR[2].CLK
clk => offset_ADDR[3].CLK
clk => offset_ADDR[4].CLK
clk => offset_ADDR[5].CLK
clk => offset_ADDR[6].CLK
clk => offset_ADDR[7].CLK
clk => offset_ADDR[8].CLK
clk => offset_ADDR[9].CLK
clk => offset_ADDR[10].CLK
clk => offset_ADDR[11].CLK
clk => ADDR[0].CLK
clk => ADDR[1].CLK
clk => ADDR[2].CLK
clk => ADDR[3].CLK
clk => ADDR[4].CLK
clk => ADDR[5].CLK
clk => ADDR[6].CLK
clk => ADDR[7].CLK
clk => ADDR[8].CLK
clk => ADDR[9].CLK
clk => ADDR[10].CLK
clk => ADDR[11].CLK
clk => update_offset_counter[0].CLK
clk => update_offset_counter[1].CLK
clk => update_offset_counter[2].CLK
clk => update_offset_counter[3].CLK
clk => update_offset_counter[4].CLK
clk => update_offset_counter[5].CLK
clk => update_offset_counter[6].CLK
clk => update_offset_counter[7].CLK
clk => update_offset_counter[8].CLK
clk => update_offset_counter[9].CLK
clk => update_offset_counter[10].CLK
clk => update_offset_counter[11].CLK
clk => update_offset_counter[12].CLK
clk => update_offset_counter[13].CLK
clk => update_offset_counter[14].CLK
clk => update_offset_counter[15].CLK
clk => update_offset_counter[16].CLK
clk => update_offset_counter[17].CLK
clk => update_offset_counter[18].CLK
clk => update_offset_counter[19].CLK
clk => update_offset_counter[20].CLK
clk => update_offset_counter[21].CLK
clk => update_offset_counter[22].CLK
clk => update_offset_counter[23].CLK
clk => update_offset_counter[24].CLK
clk => update_offset_counter[25].CLK
clk => update_offset_counter[26].CLK
clk => update_offset_counter[27].CLK
clk => update_offset_counter[28].CLK
clk => update_offset_counter[29].CLK
clk => update_offset_counter[30].CLK
clk => update_offset_counter[31].CLK
clk => cycle_counter[0].CLK
clk => cycle_counter[1].CLK
clk => cycle_counter[2].CLK
clk => offset[0].CLK
clk => offset[1].CLK
clk => offset[2].CLK
clk => offset[3].CLK
clk => offset[4].CLK
clk => offset[5].CLK
clk => offset[6].CLK
clk => offset[7].CLK
clk => offset[8].CLK
clk => offset[9].CLK
clk => offset[10].CLK
clk => offset[11].CLK
clk => _.IN1
sparkle <= sparkles:sparkz.q
display_row1[0] => LessThan0.IN18
display_row1[0] => LessThan1.IN20
display_row1[0] => Equal0.IN31
display_row1[1] => LessThan0.IN17
display_row1[1] => LessThan1.IN19
display_row1[1] => Equal0.IN30
display_row1[2] => LessThan0.IN16
display_row1[2] => Add0.IN14
display_row1[2] => Equal0.IN2
display_row1[3] => LessThan0.IN15
display_row1[3] => Add0.IN13
display_row1[3] => Equal0.IN1
display_row1[4] => LessThan0.IN14
display_row1[4] => Add0.IN12
display_row1[4] => Equal0.IN29
display_row1[5] => LessThan0.IN13
display_row1[5] => Add0.IN11
display_row1[5] => Equal0.IN28
display_row1[6] => LessThan0.IN12
display_row1[6] => Add0.IN10
display_row1[6] => Equal0.IN27
display_row1[7] => LessThan0.IN11
display_row1[7] => Add0.IN9
display_row1[7] => Equal0.IN0
display_row1[8] => LessThan0.IN10
display_row1[8] => Add0.IN8
display_row1[8] => Equal0.IN26
display_col1[0] => LessThan2.IN20
display_col1[0] => LessThan3.IN22
display_col1[0] => Equal1.IN31
display_col1[1] => LessThan2.IN19
display_col1[1] => LessThan3.IN21
display_col1[1] => Equal1.IN30
display_col1[2] => LessThan2.IN18
display_col1[2] => Add1.IN16
display_col1[2] => Equal1.IN1
display_col1[3] => LessThan2.IN17
display_col1[3] => Add1.IN15
display_col1[3] => Equal1.IN29
display_col1[4] => LessThan2.IN16
display_col1[4] => Add1.IN14
display_col1[4] => Equal1.IN0
display_col1[5] => LessThan2.IN15
display_col1[5] => Add1.IN13
display_col1[5] => Equal1.IN28
display_col1[6] => LessThan2.IN14
display_col1[6] => Add1.IN12
display_col1[6] => Equal1.IN27
display_col1[7] => LessThan2.IN13
display_col1[7] => Add1.IN11
display_col1[7] => Equal1.IN26
display_col1[8] => LessThan2.IN12
display_col1[8] => Add1.IN10
display_col1[8] => Equal1.IN25
display_col1[9] => LessThan2.IN11
display_col1[9] => Add1.IN9
display_col1[9] => Equal1.IN24
display_row2[0] => LessThan5.IN18
display_row2[0] => LessThan6.IN20
display_row2[0] => Equal9.IN17
display_row2[1] => LessThan5.IN17
display_row2[1] => LessThan6.IN19
display_row2[1] => Equal9.IN16
display_row2[2] => LessThan5.IN16
display_row2[2] => Add6.IN14
display_row2[2] => Equal9.IN15
display_row2[3] => LessThan5.IN15
display_row2[3] => Add6.IN13
display_row2[3] => Equal9.IN14
display_row2[4] => LessThan5.IN14
display_row2[4] => Add6.IN12
display_row2[4] => Equal9.IN13
display_row2[5] => LessThan5.IN13
display_row2[5] => Add6.IN11
display_row2[5] => Equal9.IN12
display_row2[6] => LessThan5.IN12
display_row2[6] => Add6.IN10
display_row2[6] => Equal9.IN11
display_row2[7] => LessThan5.IN11
display_row2[7] => Add6.IN9
display_row2[7] => Equal9.IN10
display_row2[8] => LessThan5.IN10
display_row2[8] => Add6.IN8
display_row2[8] => Equal9.IN9
display_col2[0] => LessThan7.IN20
display_col2[0] => LessThan8.IN22
display_col2[0] => Equal10.IN19
display_col2[1] => LessThan7.IN19
display_col2[1] => LessThan8.IN21
display_col2[1] => Equal10.IN18
display_col2[2] => LessThan7.IN18
display_col2[2] => Add7.IN16
display_col2[2] => Equal10.IN17
display_col2[3] => LessThan7.IN17
display_col2[3] => Add7.IN15
display_col2[3] => Equal10.IN16
display_col2[4] => LessThan7.IN16
display_col2[4] => Add7.IN14
display_col2[4] => Equal10.IN15
display_col2[5] => LessThan7.IN15
display_col2[5] => Add7.IN13
display_col2[5] => Equal10.IN14
display_col2[6] => LessThan7.IN14
display_col2[6] => Add7.IN12
display_col2[6] => Equal10.IN13
display_col2[7] => LessThan7.IN13
display_col2[7] => Add7.IN11
display_col2[7] => Equal10.IN12
display_col2[8] => LessThan7.IN12
display_col2[8] => Add7.IN10
display_col2[8] => Equal10.IN11
display_col2[9] => LessThan7.IN11
display_col2[9] => Add7.IN9
display_col2[9] => Equal10.IN10
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
two_player_mode => always0.IN1
two_player_mode => always0.IN1


|graphics|vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k4a1:auto_generated.address_a[0]
address_a[1] => altsyncram_k4a1:auto_generated.address_a[1]
address_a[2] => altsyncram_k4a1:auto_generated.address_a[2]
address_a[3] => altsyncram_k4a1:auto_generated.address_a[3]
address_a[4] => altsyncram_k4a1:auto_generated.address_a[4]
address_a[5] => altsyncram_k4a1:auto_generated.address_a[5]
address_a[6] => altsyncram_k4a1:auto_generated.address_a[6]
address_a[7] => altsyncram_k4a1:auto_generated.address_a[7]
address_a[8] => altsyncram_k4a1:auto_generated.address_a[8]
address_a[9] => altsyncram_k4a1:auto_generated.address_a[9]
address_a[10] => altsyncram_k4a1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k4a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k4a1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|sparkle:sparklez|sparkles:sparkz|altsyncram:altsyncram_component|altsyncram_k4a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|graphics|vga_controller:vga_ins|crest:crestz
clk => _.IN1
R1 => crest_index.IN0
R1 => crest_index.IN0
R1 => crest_index.IN0
G1 => crest_index.IN0
G1 => crest_index.IN0
G1 => crest_index.IN1
S1 => crest_index.IN0
S1 => crest_index.IN0
S1 => crest_index.IN1
H1 => crest_index.IN0
H1 => crest_index.IN0
H1 => crest_index.IN1
R2 => crest_index.IN0
R2 => crest_index.IN0
R2 => crest_index.IN0
G2 => crest_index.IN0
G2 => crest_index.IN0
G2 => crest_index.IN1
S2 => crest_index.IN0
S2 => crest_index.IN0
S2 => crest_index.IN1
H2 => crest_index.IN0
H2 => crest_index.IN0
H2 => crest_index.IN1
Rl => crest_index.IN0
Rl => crest_index.IN0
Gl => crest_index.IN0
Gl => crest_index.IN0
Sl => crest_index.IN0
Sl => crest_index.IN0
Hl => crest_index.IN0
Hl => crest_index.IN0
crest_index[0] <= crest_index[0].DB_MAX_OUTPUT_PORT_TYPE
crest_index[1] <= crest_index[1].DB_MAX_OUTPUT_PORT_TYPE
crest_index[2] <= crest_index[2].DB_MAX_OUTPUT_PORT_TYPE
crest_index[3] <= crest_index[3].DB_MAX_OUTPUT_PORT_TYPE
crest_index[4] <= crest_index[4].DB_MAX_OUTPUT_PORT_TYPE
crest_index[5] <= crest_index[5].DB_MAX_OUTPUT_PORT_TYPE
crest_index[6] <= crest_index[6].DB_MAX_OUTPUT_PORT_TYPE
crest_index[7] <= crest_index[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR[0] => rADDR.DATAA
ADDR[1] => rADDR.DATAA
ADDR[2] => rADDR.DATAA
ADDR[3] => rADDR.DATAA
ADDR[4] => rADDR.DATAA
ADDR[5] => rADDR.DATAA
ADDR[6] => rADDR.DATAA
ADDR[7] => rADDR.DATAA
ADDR[8] => rADDR.DATAA
ADDR[9] => rADDR.DATAA
ADDR[10] => rADDR.DATAA
ADDR[11] => rADDR.DATAA
ADDR[12] => rADDR.DATAA
ADDR[13] => rADDR.DATAA
ADDR[14] => rADDR.DATAA
ADDR[15] => rADDR.DATAA
ADDR[16] => rADDR.DATAA
ADDR[17] => rADDR.DATAA
ADDR[18] => rADDR.DATAA
crest <= crests:crestz.q
leader_ADDR[0] => rADDR.DATAB
leader_ADDR[1] => rADDR.DATAB
leader_ADDR[2] => rADDR.DATAB
leader_ADDR[3] => rADDR.DATAB
leader_ADDR[4] => rADDR.DATAB
leader_ADDR[5] => rADDR.DATAB
leader_ADDR[6] => rADDR.DATAB
leader_ADDR[7] => rADDR.DATAB
leader_ADDR[8] => rADDR.DATAB
leader_ADDR[9] => rADDR.DATAB
leader_ADDR[10] => rADDR.DATAB
leader_ADDR[11] => rADDR.DATAB
leader_ADDR[12] => rADDR.DATAB
leader_ADDR[13] => rADDR.DATAB
leader_ADDR[14] => rADDR.DATAB
leader_ADDR[15] => rADDR.DATAB
leader_ADDR[16] => rADDR.DATAB
leader_ADDR[17] => rADDR.DATAB
leader_ADDR[18] => rADDR.DATAB
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
player => crest_index.IN1
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => rADDR.OUTPUTSELECT
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1
leaderboard => crest_index.IN1


|graphics|vga_controller:vga_ins|crest:crestz|crests:crestz
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_41a1:auto_generated.address_a[0]
address_a[1] => altsyncram_41a1:auto_generated.address_a[1]
address_a[2] => altsyncram_41a1:auto_generated.address_a[2]
address_a[3] => altsyncram_41a1:auto_generated.address_a[3]
address_a[4] => altsyncram_41a1:auto_generated.address_a[4]
address_a[5] => altsyncram_41a1:auto_generated.address_a[5]
address_a[6] => altsyncram_41a1:auto_generated.address_a[6]
address_a[7] => altsyncram_41a1:auto_generated.address_a[7]
address_a[8] => altsyncram_41a1:auto_generated.address_a[8]
address_a[9] => altsyncram_41a1:auto_generated.address_a[9]
address_a[10] => altsyncram_41a1:auto_generated.address_a[10]
address_a[11] => altsyncram_41a1:auto_generated.address_a[11]
address_a[12] => altsyncram_41a1:auto_generated.address_a[12]
address_a[13] => altsyncram_41a1:auto_generated.address_a[13]
address_a[14] => altsyncram_41a1:auto_generated.address_a[14]
address_a[15] => altsyncram_41a1:auto_generated.address_a[15]
address_a[16] => altsyncram_41a1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_41a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_41a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_41a1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_1aa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_1aa:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_1aa:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_1aa:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_iob:mux2.result[0]
q_a[1] <= mux_iob:mux2.result[1]


|graphics|vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated|decode_1aa:rden_decode
data[0] => w_anode140w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode167w[1].IN0
data[0] => w_anode177w[1].IN1
data[0] => w_anode187w[1].IN0
data[0] => w_anode197w[1].IN1
data[0] => w_anode207w[1].IN0
data[0] => w_anode217w[1].IN1
data[0] => w_anode227w[1].IN0
data[0] => w_anode238w[1].IN1
data[0] => w_anode248w[1].IN0
data[0] => w_anode258w[1].IN1
data[0] => w_anode268w[1].IN0
data[0] => w_anode278w[1].IN1
data[0] => w_anode288w[1].IN0
data[0] => w_anode298w[1].IN1
data[1] => w_anode140w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode167w[2].IN1
data[1] => w_anode177w[2].IN1
data[1] => w_anode187w[2].IN0
data[1] => w_anode197w[2].IN0
data[1] => w_anode207w[2].IN1
data[1] => w_anode217w[2].IN1
data[1] => w_anode227w[2].IN0
data[1] => w_anode238w[2].IN0
data[1] => w_anode248w[2].IN1
data[1] => w_anode258w[2].IN1
data[1] => w_anode268w[2].IN0
data[1] => w_anode278w[2].IN0
data[1] => w_anode288w[2].IN1
data[1] => w_anode298w[2].IN1
data[2] => w_anode140w[3].IN0
data[2] => w_anode157w[3].IN0
data[2] => w_anode167w[3].IN0
data[2] => w_anode177w[3].IN0
data[2] => w_anode187w[3].IN1
data[2] => w_anode197w[3].IN1
data[2] => w_anode207w[3].IN1
data[2] => w_anode217w[3].IN1
data[2] => w_anode227w[3].IN0
data[2] => w_anode238w[3].IN0
data[2] => w_anode248w[3].IN0
data[2] => w_anode258w[3].IN0
data[2] => w_anode268w[3].IN1
data[2] => w_anode278w[3].IN1
data[2] => w_anode288w[3].IN1
data[2] => w_anode298w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode227w[1].IN0
data[3] => w_anode238w[1].IN0
data[3] => w_anode248w[1].IN0
data[3] => w_anode258w[1].IN0
data[3] => w_anode268w[1].IN0
data[3] => w_anode278w[1].IN0
data[3] => w_anode288w[1].IN0
data[3] => w_anode298w[1].IN0
eq[0] <= w_anode140w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode167w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode177w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode187w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode197w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode207w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode217w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode227w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode238w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode248w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode258w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode268w[3].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|crest:crestz|crests:crestz|altsyncram:altsyncram_component|altsyncram_41a1:auto_generated|mux_iob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0


|graphics|vga_controller:vga_ins|countdown:downz
row[0] => LessThan0.IN18
row[0] => LessThan1.IN18
row[0] => Equal0.IN31
row[1] => LessThan0.IN17
row[1] => LessThan1.IN17
row[1] => Equal0.IN3
row[2] => LessThan0.IN16
row[2] => LessThan1.IN16
row[2] => Equal0.IN2
row[3] => LessThan0.IN15
row[3] => LessThan1.IN15
row[3] => Equal0.IN30
row[4] => LessThan0.IN14
row[4] => LessThan1.IN14
row[4] => Equal0.IN29
row[5] => LessThan0.IN13
row[5] => LessThan1.IN13
row[5] => Equal0.IN28
row[6] => LessThan0.IN12
row[6] => LessThan1.IN12
row[6] => Equal0.IN27
row[7] => LessThan0.IN11
row[7] => LessThan1.IN11
row[7] => Equal0.IN1
row[8] => LessThan0.IN10
row[8] => LessThan1.IN10
row[8] => Equal0.IN0
col[0] => LessThan2.IN20
col[0] => LessThan3.IN20
col[0] => Equal1.IN4
col[1] => LessThan2.IN19
col[1] => LessThan3.IN19
col[1] => Equal1.IN31
col[2] => LessThan2.IN18
col[2] => LessThan3.IN18
col[2] => Equal1.IN3
col[3] => LessThan2.IN17
col[3] => LessThan3.IN17
col[3] => Equal1.IN30
col[4] => LessThan2.IN16
col[4] => LessThan3.IN16
col[4] => Equal1.IN2
col[5] => LessThan2.IN15
col[5] => LessThan3.IN15
col[5] => Equal1.IN1
col[6] => LessThan2.IN14
col[6] => LessThan3.IN14
col[6] => Equal1.IN29
col[7] => LessThan2.IN13
col[7] => LessThan3.IN13
col[7] => Equal1.IN28
col[8] => LessThan2.IN12
col[8] => LessThan3.IN12
col[8] => Equal1.IN27
col[9] => LessThan2.IN11
col[9] => LessThan3.IN11
col[9] => Equal1.IN0
countdown <= numbers:numberz.q
clk => always0.IN0
clk => _.IN1
logo => always0.IN1
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[8] <= counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[9] <= counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[10] <= counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[11] <= counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[12] <= counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[13] <= counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[14] <= counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[15] <= counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[16] <= counter[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[17] <= counter[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[18] <= counter[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[19] <= counter[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[20] <= counter[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[21] <= counter[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[22] <= counter[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[23] <= counter[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[24] <= counter[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[25] <= counter[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[26] <= counter[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[27] <= counter[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[28] <= counter[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[29] <= counter[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[30] <= counter[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[31] <= counter[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seconds_left[0] <= seconds_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seconds_left[1] <= seconds_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seconds_left[2] <= seconds_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seconds_left[3] <= seconds_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|countdown:downz|numbers:numberz
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|countdown:downz|numbers:numberz|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_35a1:auto_generated.address_a[0]
address_a[1] => altsyncram_35a1:auto_generated.address_a[1]
address_a[2] => altsyncram_35a1:auto_generated.address_a[2]
address_a[3] => altsyncram_35a1:auto_generated.address_a[3]
address_a[4] => altsyncram_35a1:auto_generated.address_a[4]
address_a[5] => altsyncram_35a1:auto_generated.address_a[5]
address_a[6] => altsyncram_35a1:auto_generated.address_a[6]
address_a[7] => altsyncram_35a1:auto_generated.address_a[7]
address_a[8] => altsyncram_35a1:auto_generated.address_a[8]
address_a[9] => altsyncram_35a1:auto_generated.address_a[9]
address_a[10] => altsyncram_35a1:auto_generated.address_a[10]
address_a[11] => altsyncram_35a1:auto_generated.address_a[11]
address_a[12] => altsyncram_35a1:auto_generated.address_a[12]
address_a[13] => altsyncram_35a1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_35a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_35a1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|countdown:downz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_smb:mux2.result[0]


|graphics|vga_controller:vga_ins|countdown:downz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|countdown:downz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|mux_smb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|graphics|vga_controller:vga_ins|number:numz
ADDR[0] => Add0.IN30
ADDR[1] => Add0.IN29
ADDR[2] => Add0.IN28
ADDR[3] => Add0.IN27
ADDR[4] => Add0.IN26
ADDR[5] => Add0.IN25
ADDR[6] => Add0.IN24
ADDR[7] => Add0.IN23
ADDR[8] => Add0.IN22
ADDR[9] => Add0.IN21
ADDR[10] => Add0.IN20
ADDR[11] => Add0.IN19
ADDR[12] => Add0.IN18
ADDR[13] => Add0.IN17
ADDR[14] => Add0.IN16
clk => _.IN1
num <= numbers:numberz.q
display_ones[0] => display_num[0].DATAIN
display_ones[1] => display_num[1].DATAIN
display_ones[2] => display_num[2].DATAIN
display_ones[3] => display_num[3].DATAIN
display_tens[0] => display_num[0].DATAIN
display_tens[1] => display_num[1].DATAIN
display_tens[2] => display_num[2].DATAIN
display_tens[3] => display_num[3].DATAIN
display_hundreds[0] => display_num[0].DATAIN
display_hundreds[1] => display_num[1].DATAIN
display_hundreds[2] => display_num[2].DATAIN
display_hundreds[3] => display_num[3].DATAIN
display_thousands[0] => display_num[0].DATAIN
display_thousands[1] => display_num[1].DATAIN
display_thousands[2] => display_num[2].DATAIN
display_thousands[3] => display_num[3].DATAIN
display_ten_thousands[0] => display_num[0].DATAIN
display_ten_thousands[1] => display_num[1].DATAIN
display_ten_thousands[2] => display_num[2].DATAIN
display_ten_thousands[3] => display_num[3].DATAIN
display_hundred_thousands[0] => display_num[0].DATAIN
display_hundred_thousands[1] => display_num[1].DATAIN
display_hundred_thousands[2] => display_num[2].DATAIN
display_hundred_thousands[3] => display_num[3].DATAIN
ones => display_num[0].OE
ones => display_num[1].OE
ones => display_num[2].OE
ones => display_num[3].OE
tens => display_num[0].OE
tens => display_num[1].OE
tens => display_num[2].OE
tens => display_num[3].OE
hundreds => display_num[0].OE
hundreds => display_num[1].OE
hundreds => display_num[2].OE
hundreds => display_num[3].OE
thousands => display_num[0].OE
thousands => display_num[1].OE
thousands => display_num[2].OE
thousands => display_num[3].OE
ten_thousands => display_num[0].OE
ten_thousands => display_num[1].OE
ten_thousands => display_num[2].OE
ten_thousands => display_num[3].OE
hundred_thousands => display_num[0].OE
hundred_thousands => display_num[1].OE
hundred_thousands => display_num[2].OE
hundred_thousands => display_num[3].OE


|graphics|vga_controller:vga_ins|number:numz|numbers:numberz
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_35a1:auto_generated.address_a[0]
address_a[1] => altsyncram_35a1:auto_generated.address_a[1]
address_a[2] => altsyncram_35a1:auto_generated.address_a[2]
address_a[3] => altsyncram_35a1:auto_generated.address_a[3]
address_a[4] => altsyncram_35a1:auto_generated.address_a[4]
address_a[5] => altsyncram_35a1:auto_generated.address_a[5]
address_a[6] => altsyncram_35a1:auto_generated.address_a[6]
address_a[7] => altsyncram_35a1:auto_generated.address_a[7]
address_a[8] => altsyncram_35a1:auto_generated.address_a[8]
address_a[9] => altsyncram_35a1:auto_generated.address_a[9]
address_a[10] => altsyncram_35a1:auto_generated.address_a[10]
address_a[11] => altsyncram_35a1:auto_generated.address_a[11]
address_a[12] => altsyncram_35a1:auto_generated.address_a[12]
address_a[13] => altsyncram_35a1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_35a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_35a1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_smb:mux2.result[0]


|graphics|vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|number:numz|numbers:numberz|altsyncram:altsyncram_component|altsyncram_35a1:auto_generated|mux_smb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|graphics|vga_controller:vga_ins|snitch:snitchd
row[0] => LessThan8.IN20
row[0] => LessThan9.IN39
row[0] => Equal6.IN0
row[1] => LessThan8.IN19
row[1] => LessThan9.IN38
row[1] => Equal6.IN18
row[2] => LessThan8.IN18
row[2] => LessThan9.IN37
row[2] => Equal6.IN17
row[3] => LessThan8.IN17
row[3] => LessThan9.IN36
row[3] => Equal6.IN16
row[4] => LessThan8.IN16
row[4] => LessThan9.IN35
row[4] => Equal6.IN15
row[5] => LessThan8.IN15
row[5] => LessThan9.IN34
row[5] => Equal6.IN14
row[6] => LessThan8.IN14
row[6] => LessThan9.IN33
row[6] => Equal6.IN13
row[7] => LessThan8.IN13
row[7] => LessThan9.IN32
row[7] => Equal6.IN12
row[8] => LessThan8.IN12
row[8] => LessThan9.IN31
row[8] => Equal6.IN11
col[0] => LessThan10.IN20
col[0] => LessThan11.IN39
col[0] => Equal7.IN0
col[1] => LessThan10.IN19
col[1] => LessThan11.IN38
col[1] => Equal7.IN18
col[2] => LessThan10.IN18
col[2] => LessThan11.IN37
col[2] => Equal7.IN17
col[3] => LessThan10.IN17
col[3] => LessThan11.IN36
col[3] => Equal7.IN16
col[4] => LessThan10.IN16
col[4] => LessThan11.IN35
col[4] => Equal7.IN15
col[5] => LessThan10.IN15
col[5] => LessThan11.IN34
col[5] => Equal7.IN14
col[6] => LessThan10.IN14
col[6] => LessThan11.IN33
col[6] => Equal7.IN13
col[7] => LessThan10.IN13
col[7] => LessThan11.IN32
col[7] => Equal7.IN12
col[8] => LessThan10.IN12
col[8] => LessThan11.IN31
col[8] => Equal7.IN11
col[9] => LessThan10.IN11
col[9] => LessThan11.IN30
col[9] => Equal7.IN10
clk => always0.IN0
clk => _.IN1
snitch_color[0] <= snitch_color[0].DB_MAX_OUTPUT_PORT_TYPE
snitch_color[1] <= snitch_color[1].DB_MAX_OUTPUT_PORT_TYPE
snitch_color[2] <= snitch_color[2].DB_MAX_OUTPUT_PORT_TYPE
snitch_color[3] <= snitch_color[3].DB_MAX_OUTPUT_PORT_TYPE
snitch_color[4] <= snitch_color[4].DB_MAX_OUTPUT_PORT_TYPE
snitch_color[5] <= snitch_color[5].DB_MAX_OUTPUT_PORT_TYPE
snitch_color[6] <= snitch_color[6].DB_MAX_OUTPUT_PORT_TYPE
snitch_color[7] <= snitch_color[7].DB_MAX_OUTPUT_PORT_TYPE
snitch <= snitch.DB_MAX_OUTPUT_PORT_TYPE
in_trace => snitch.IN1
snitch_powerup => always0.IN1
snitch_location[0] <= snitch_location[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[1] <= snitch_location[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[2] <= snitch_location[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[3] <= snitch_location[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[4] <= snitch_location[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[5] <= snitch_location[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[6] <= snitch_location[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[7] <= snitch_location[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[8] <= snitch_location[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[9] <= snitch_location[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[10] <= snitch_location[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[11] <= snitch_location[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[12] <= snitch_location[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[13] <= snitch_location[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[14] <= snitch_location[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
snitch_location[15] <= snitch_location[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_in_p1[0] => always0.IN1
ir_in_p1[1] => always0.IN1
ir_in_p1[2] => always0.IN1
ir_in_p1[3] => always0.IN1
ir_in_p1[4] => always0.IN1
ir_in_p1[5] => always0.IN1
ir_in_p1[6] => always0.IN1
ir_in_p1[7] => always0.IN1
ir_in_p1[8] => always0.IN1
ir_in_p1[9] => always0.IN1
ir_in_p1[10] => always0.IN1
ir_in_p1[11] => always0.IN1
ir_in_p1[12] => always0.IN1
ir_in_p1[13] => always0.IN1
ir_in_p1[14] => always0.IN1
ir_in_p1[15] => always0.IN1
snitch_caught <= snitch_caught~reg0.DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p2a1:auto_generated.address_a[0]
address_a[1] => altsyncram_p2a1:auto_generated.address_a[1]
address_a[2] => altsyncram_p2a1:auto_generated.address_a[2]
address_a[3] => altsyncram_p2a1:auto_generated.address_a[3]
address_a[4] => altsyncram_p2a1:auto_generated.address_a[4]
address_a[5] => altsyncram_p2a1:auto_generated.address_a[5]
address_a[6] => altsyncram_p2a1:auto_generated.address_a[6]
address_a[7] => altsyncram_p2a1:auto_generated.address_a[7]
address_a[8] => altsyncram_p2a1:auto_generated.address_a[8]
address_a[9] => altsyncram_p2a1:auto_generated.address_a[9]
address_a[10] => altsyncram_p2a1:auto_generated.address_a[10]
address_a[11] => altsyncram_p2a1:auto_generated.address_a[11]
address_a[12] => altsyncram_p2a1:auto_generated.address_a[12]
address_a[13] => altsyncram_p2a1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p2a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p2a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p2a1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_tmb:mux2.result[0]
q_a[1] <= mux_tmb:mux2.result[1]


|graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|snitch:snitchd|snitched:snitchz|altsyncram:altsyncram_component|altsyncram_p2a1:auto_generated|mux_tmb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[0].IN1
data[3] => result_node[1].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|graphics|vga_controller:vga_ins|broom:broomz
row[0] => LessThan1.IN20
row[0] => LessThan2.IN39
row[0] => Equal1.IN0
row[1] => LessThan1.IN19
row[1] => LessThan2.IN38
row[1] => Equal1.IN18
row[2] => LessThan1.IN18
row[2] => LessThan2.IN37
row[2] => Equal1.IN17
row[3] => LessThan1.IN17
row[3] => LessThan2.IN36
row[3] => Equal1.IN16
row[4] => LessThan1.IN16
row[4] => LessThan2.IN35
row[4] => Equal1.IN15
row[5] => LessThan1.IN15
row[5] => LessThan2.IN34
row[5] => Equal1.IN14
row[6] => LessThan1.IN14
row[6] => LessThan2.IN33
row[6] => Equal1.IN13
row[7] => LessThan1.IN13
row[7] => LessThan2.IN32
row[7] => Equal1.IN12
row[8] => LessThan1.IN12
row[8] => LessThan2.IN31
row[8] => Equal1.IN11
col[0] => LessThan3.IN38
col[0] => LessThan4.IN40
col[0] => Equal2.IN16
col[1] => LessThan3.IN37
col[1] => LessThan4.IN39
col[1] => Equal2.IN15
col[2] => LessThan3.IN36
col[2] => LessThan4.IN38
col[2] => Equal2.IN14
col[3] => LessThan3.IN35
col[3] => LessThan4.IN37
col[3] => Equal2.IN13
col[4] => LessThan3.IN34
col[4] => LessThan4.IN36
col[4] => Equal2.IN12
col[5] => LessThan3.IN33
col[5] => LessThan4.IN35
col[5] => Equal2.IN11
col[6] => LessThan3.IN32
col[6] => LessThan4.IN34
col[6] => Equal2.IN27
col[7] => LessThan3.IN31
col[7] => LessThan4.IN33
col[7] => Equal2.IN10
col[8] => LessThan3.IN30
col[8] => LessThan4.IN32
col[8] => Equal2.IN26
col[9] => LessThan3.IN29
col[9] => LessThan4.IN31
col[9] => Equal2.IN9
clk => always0.IN0
clk => _.IN1
broom <= broomstick:broomstikz.q
in_trace => ~NO_FANOUT~
broom_powerup => always0.IN1


|graphics|vga_controller:vga_ins|broom:broomz|broomstick:broomstikz
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cga1:auto_generated.address_a[0]
address_a[1] => altsyncram_cga1:auto_generated.address_a[1]
address_a[2] => altsyncram_cga1:auto_generated.address_a[2]
address_a[3] => altsyncram_cga1:auto_generated.address_a[3]
address_a[4] => altsyncram_cga1:auto_generated.address_a[4]
address_a[5] => altsyncram_cga1:auto_generated.address_a[5]
address_a[6] => altsyncram_cga1:auto_generated.address_a[6]
address_a[7] => altsyncram_cga1:auto_generated.address_a[7]
address_a[8] => altsyncram_cga1:auto_generated.address_a[8]
address_a[9] => altsyncram_cga1:auto_generated.address_a[9]
address_a[10] => altsyncram_cga1:auto_generated.address_a[10]
address_a[11] => altsyncram_cga1:auto_generated.address_a[11]
address_a[12] => altsyncram_cga1:auto_generated.address_a[12]
address_a[13] => altsyncram_cga1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cga1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cga1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_smb:mux2.result[0]


|graphics|vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|broom:broomz|broomstick:broomstikz|altsyncram:altsyncram_component|altsyncram_cga1:auto_generated|mux_smb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|graphics|vga_controller:vga_ins|time_turner:turnz
row[0] => LessThan1.IN38
row[0] => LessThan2.IN40
row[0] => Equal1.IN14
row[1] => LessThan1.IN37
row[1] => LessThan2.IN39
row[1] => Equal1.IN13
row[2] => LessThan1.IN36
row[2] => LessThan2.IN38
row[2] => Equal1.IN28
row[3] => LessThan1.IN35
row[3] => LessThan2.IN37
row[3] => Equal1.IN12
row[4] => LessThan1.IN34
row[4] => LessThan2.IN36
row[4] => Equal1.IN27
row[5] => LessThan1.IN33
row[5] => LessThan2.IN35
row[5] => Equal1.IN11
row[6] => LessThan1.IN32
row[6] => LessThan2.IN34
row[6] => Equal1.IN26
row[7] => LessThan1.IN31
row[7] => LessThan2.IN33
row[7] => Equal1.IN10
row[8] => LessThan1.IN30
row[8] => LessThan2.IN32
row[8] => Equal1.IN25
col[0] => LessThan3.IN20
col[0] => LessThan4.IN39
col[0] => Equal2.IN0
col[1] => LessThan3.IN19
col[1] => LessThan4.IN38
col[1] => Equal2.IN18
col[2] => LessThan3.IN18
col[2] => LessThan4.IN37
col[2] => Equal2.IN17
col[3] => LessThan3.IN17
col[3] => LessThan4.IN36
col[3] => Equal2.IN16
col[4] => LessThan3.IN16
col[4] => LessThan4.IN35
col[4] => Equal2.IN15
col[5] => LessThan3.IN15
col[5] => LessThan4.IN34
col[5] => Equal2.IN14
col[6] => LessThan3.IN14
col[6] => LessThan4.IN33
col[6] => Equal2.IN13
col[7] => LessThan3.IN13
col[7] => LessThan4.IN32
col[7] => Equal2.IN12
col[8] => LessThan3.IN12
col[8] => LessThan4.IN31
col[8] => Equal2.IN11
col[9] => LessThan3.IN11
col[9] => LessThan4.IN30
col[9] => Equal2.IN10
clk => always0.IN0
clk => _.IN1
time_turner <= time_turn:time_turnz.q
in_trace => ~NO_FANOUT~
time_turner_powerup => always0.IN1


|graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6da1:auto_generated.address_a[0]
address_a[1] => altsyncram_6da1:auto_generated.address_a[1]
address_a[2] => altsyncram_6da1:auto_generated.address_a[2]
address_a[3] => altsyncram_6da1:auto_generated.address_a[3]
address_a[4] => altsyncram_6da1:auto_generated.address_a[4]
address_a[5] => altsyncram_6da1:auto_generated.address_a[5]
address_a[6] => altsyncram_6da1:auto_generated.address_a[6]
address_a[7] => altsyncram_6da1:auto_generated.address_a[7]
address_a[8] => altsyncram_6da1:auto_generated.address_a[8]
address_a[9] => altsyncram_6da1:auto_generated.address_a[9]
address_a[10] => altsyncram_6da1:auto_generated.address_a[10]
address_a[11] => altsyncram_6da1:auto_generated.address_a[11]
address_a[12] => altsyncram_6da1:auto_generated.address_a[12]
address_a[13] => altsyncram_6da1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6da1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6da1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_smb:mux2.result[0]


|graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|time_turner:turnz|time_turn:time_turnz|altsyncram:altsyncram_component|altsyncram_6da1:auto_generated|mux_smb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|graphics|vga_controller:vga_ins|lightning:boltz
row[0] => LessThan1.IN20
row[0] => LessThan2.IN39
row[0] => Equal6.IN0
row[1] => LessThan1.IN19
row[1] => LessThan2.IN38
row[1] => Equal6.IN18
row[2] => LessThan1.IN18
row[2] => LessThan2.IN37
row[2] => Equal6.IN17
row[3] => LessThan1.IN17
row[3] => LessThan2.IN36
row[3] => Equal6.IN16
row[4] => LessThan1.IN16
row[4] => LessThan2.IN35
row[4] => Equal6.IN15
row[5] => LessThan1.IN15
row[5] => LessThan2.IN34
row[5] => Equal6.IN14
row[6] => LessThan1.IN14
row[6] => LessThan2.IN33
row[6] => Equal6.IN13
row[7] => LessThan1.IN13
row[7] => LessThan2.IN32
row[7] => Equal6.IN12
row[8] => LessThan1.IN12
row[8] => LessThan2.IN31
row[8] => Equal6.IN11
col[0] => LessThan3.IN20
col[0] => LessThan4.IN39
col[0] => Equal7.IN0
col[1] => LessThan3.IN19
col[1] => LessThan4.IN38
col[1] => Equal7.IN18
col[2] => LessThan3.IN18
col[2] => LessThan4.IN37
col[2] => Equal7.IN17
col[3] => LessThan3.IN17
col[3] => LessThan4.IN36
col[3] => Equal7.IN16
col[4] => LessThan3.IN16
col[4] => LessThan4.IN35
col[4] => Equal7.IN15
col[5] => LessThan3.IN15
col[5] => LessThan4.IN34
col[5] => Equal7.IN14
col[6] => LessThan3.IN14
col[6] => LessThan4.IN33
col[6] => Equal7.IN13
col[7] => LessThan3.IN13
col[7] => LessThan4.IN32
col[7] => Equal7.IN12
col[8] => LessThan3.IN12
col[8] => LessThan4.IN31
col[8] => Equal7.IN11
col[9] => LessThan3.IN11
col[9] => LessThan4.IN30
col[9] => Equal7.IN10
clk => always0.IN0
clk => _.IN1
lightning <= lightnin:lightninz.q
in_trace => ~NO_FANOUT~
lightning_powerup => always0.IN1


|graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c9a1:auto_generated.address_a[0]
address_a[1] => altsyncram_c9a1:auto_generated.address_a[1]
address_a[2] => altsyncram_c9a1:auto_generated.address_a[2]
address_a[3] => altsyncram_c9a1:auto_generated.address_a[3]
address_a[4] => altsyncram_c9a1:auto_generated.address_a[4]
address_a[5] => altsyncram_c9a1:auto_generated.address_a[5]
address_a[6] => altsyncram_c9a1:auto_generated.address_a[6]
address_a[7] => altsyncram_c9a1:auto_generated.address_a[7]
address_a[8] => altsyncram_c9a1:auto_generated.address_a[8]
address_a[9] => altsyncram_c9a1:auto_generated.address_a[9]
address_a[10] => altsyncram_c9a1:auto_generated.address_a[10]
address_a[11] => altsyncram_c9a1:auto_generated.address_a[11]
address_a[12] => altsyncram_c9a1:auto_generated.address_a[12]
address_a[13] => altsyncram_c9a1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c9a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c9a1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_smb:mux2.result[0]


|graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|lightning:boltz|lightnin:lightninz|altsyncram:altsyncram_component|altsyncram_c9a1:auto_generated|mux_smb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|graphics|vga_controller:vga_ins|letter:letterz
letter <= letters:alphabet.q
clk => tletter[0].CLK
clk => tletter[1].CLK
clk => tletter[2].CLK
clk => tletter[3].CLK
clk => tletter[4].CLK
clk => ADDR[0].CLK
clk => ADDR[1].CLK
clk => ADDR[2].CLK
clk => ADDR[3].CLK
clk => ADDR[4].CLK
clk => ADDR[5].CLK
clk => ADDR[6].CLK
clk => ADDR[7].CLK
clk => ADDR[8].CLK
clk => ADDR[9].CLK
clk => ADDR[10].CLK
clk => ADDR[11].CLK
clk => ADDR[12].CLK
clk => _.IN1
row[0] => Mult0.IN14
row[0] => Mod1.IN16
row[0] => LessThan2.IN18
row[0] => LessThan3.IN18
row[0] => LessThan20.IN18
row[0] => LessThan21.IN18
row[1] => Mult0.IN13
row[1] => Mod1.IN15
row[1] => LessThan2.IN17
row[1] => LessThan3.IN17
row[1] => LessThan20.IN17
row[1] => LessThan21.IN17
row[2] => Mult0.IN12
row[2] => Mod1.IN14
row[2] => LessThan2.IN16
row[2] => LessThan3.IN16
row[2] => LessThan20.IN16
row[2] => LessThan21.IN16
row[3] => Mult0.IN11
row[3] => Mod1.IN13
row[3] => LessThan2.IN15
row[3] => LessThan3.IN15
row[3] => LessThan20.IN15
row[3] => LessThan21.IN15
row[4] => Mult0.IN10
row[4] => Mod1.IN12
row[4] => LessThan2.IN14
row[4] => LessThan3.IN14
row[4] => LessThan20.IN14
row[4] => LessThan21.IN14
row[5] => Mult0.IN9
row[5] => Mod1.IN11
row[5] => LessThan2.IN13
row[5] => LessThan3.IN13
row[5] => LessThan20.IN13
row[5] => LessThan21.IN13
row[6] => Mult0.IN8
row[6] => Mod1.IN10
row[6] => LessThan2.IN12
row[6] => LessThan3.IN12
row[6] => LessThan20.IN12
row[6] => LessThan21.IN12
row[7] => Mult0.IN7
row[7] => Mod1.IN9
row[7] => LessThan2.IN11
row[7] => LessThan3.IN11
row[7] => LessThan20.IN11
row[7] => LessThan21.IN11
row[8] => Mult0.IN6
row[8] => Mod1.IN8
row[8] => LessThan2.IN10
row[8] => LessThan3.IN10
row[8] => LessThan20.IN10
row[8] => LessThan21.IN10
col[0] => LessThan0.IN20
col[0] => LessThan1.IN20
col[0] => LessThan4.IN20
col[0] => LessThan5.IN20
col[0] => LessThan6.IN20
col[0] => LessThan7.IN20
col[0] => LessThan8.IN20
col[0] => LessThan9.IN20
col[0] => LessThan10.IN20
col[0] => LessThan11.IN20
col[0] => LessThan12.IN20
col[0] => LessThan13.IN20
col[0] => LessThan14.IN20
col[0] => LessThan15.IN20
col[0] => LessThan16.IN20
col[0] => LessThan17.IN20
col[0] => LessThan18.IN20
col[0] => LessThan19.IN20
col[0] => LessThan22.IN20
col[0] => LessThan23.IN20
col[0] => LessThan24.IN20
col[0] => LessThan25.IN20
col[0] => LessThan26.IN20
col[0] => LessThan27.IN20
col[0] => LessThan28.IN20
col[0] => LessThan29.IN20
col[0] => LessThan30.IN20
col[0] => LessThan31.IN20
col[0] => LessThan32.IN20
col[0] => LessThan33.IN20
col[0] => LessThan34.IN20
col[0] => LessThan35.IN20
col[0] => LessThan36.IN20
col[0] => LessThan37.IN20
col[1] => LessThan0.IN19
col[1] => LessThan1.IN19
col[1] => LessThan4.IN19
col[1] => LessThan5.IN19
col[1] => LessThan6.IN19
col[1] => LessThan7.IN19
col[1] => LessThan8.IN19
col[1] => LessThan9.IN19
col[1] => LessThan10.IN19
col[1] => LessThan11.IN19
col[1] => LessThan12.IN19
col[1] => LessThan13.IN19
col[1] => LessThan14.IN19
col[1] => LessThan15.IN19
col[1] => LessThan16.IN19
col[1] => LessThan17.IN19
col[1] => LessThan18.IN19
col[1] => LessThan19.IN19
col[1] => LessThan22.IN19
col[1] => LessThan23.IN19
col[1] => LessThan24.IN19
col[1] => LessThan25.IN19
col[1] => LessThan26.IN19
col[1] => LessThan27.IN19
col[1] => LessThan28.IN19
col[1] => LessThan29.IN19
col[1] => LessThan30.IN19
col[1] => LessThan31.IN19
col[1] => LessThan32.IN19
col[1] => LessThan33.IN19
col[1] => LessThan34.IN19
col[1] => LessThan35.IN19
col[1] => LessThan36.IN19
col[1] => LessThan37.IN19
col[2] => LessThan0.IN18
col[2] => LessThan1.IN18
col[2] => LessThan4.IN18
col[2] => LessThan5.IN18
col[2] => LessThan6.IN18
col[2] => LessThan7.IN18
col[2] => LessThan8.IN18
col[2] => LessThan9.IN18
col[2] => LessThan10.IN18
col[2] => LessThan11.IN18
col[2] => LessThan12.IN18
col[2] => LessThan13.IN18
col[2] => LessThan14.IN18
col[2] => LessThan15.IN18
col[2] => LessThan16.IN18
col[2] => LessThan17.IN18
col[2] => LessThan18.IN18
col[2] => LessThan19.IN18
col[2] => LessThan22.IN18
col[2] => LessThan23.IN18
col[2] => LessThan24.IN18
col[2] => LessThan25.IN18
col[2] => LessThan26.IN18
col[2] => LessThan27.IN18
col[2] => LessThan28.IN18
col[2] => LessThan29.IN18
col[2] => LessThan30.IN18
col[2] => LessThan31.IN18
col[2] => LessThan32.IN18
col[2] => LessThan33.IN18
col[2] => LessThan34.IN18
col[2] => LessThan35.IN18
col[2] => LessThan36.IN18
col[2] => LessThan37.IN18
col[3] => LessThan0.IN17
col[3] => LessThan1.IN17
col[3] => LessThan4.IN17
col[3] => LessThan5.IN17
col[3] => LessThan6.IN17
col[3] => LessThan7.IN17
col[3] => LessThan8.IN17
col[3] => LessThan9.IN17
col[3] => LessThan10.IN17
col[3] => LessThan11.IN17
col[3] => LessThan12.IN17
col[3] => LessThan13.IN17
col[3] => LessThan14.IN17
col[3] => LessThan15.IN17
col[3] => LessThan16.IN17
col[3] => LessThan17.IN17
col[3] => LessThan18.IN17
col[3] => LessThan19.IN17
col[3] => LessThan22.IN17
col[3] => LessThan23.IN17
col[3] => LessThan24.IN17
col[3] => LessThan25.IN17
col[3] => LessThan26.IN17
col[3] => LessThan27.IN17
col[3] => LessThan28.IN17
col[3] => LessThan29.IN17
col[3] => LessThan30.IN17
col[3] => LessThan31.IN17
col[3] => LessThan32.IN17
col[3] => LessThan33.IN17
col[3] => LessThan34.IN17
col[3] => LessThan35.IN17
col[3] => LessThan36.IN17
col[3] => LessThan37.IN17
col[4] => LessThan0.IN16
col[4] => LessThan1.IN16
col[4] => LessThan4.IN16
col[4] => LessThan5.IN16
col[4] => LessThan6.IN16
col[4] => LessThan7.IN16
col[4] => LessThan8.IN16
col[4] => LessThan9.IN16
col[4] => LessThan10.IN16
col[4] => LessThan11.IN16
col[4] => LessThan12.IN16
col[4] => LessThan13.IN16
col[4] => LessThan14.IN16
col[4] => LessThan15.IN16
col[4] => LessThan16.IN16
col[4] => LessThan17.IN16
col[4] => LessThan18.IN16
col[4] => LessThan19.IN16
col[4] => LessThan22.IN16
col[4] => LessThan23.IN16
col[4] => LessThan24.IN16
col[4] => LessThan25.IN16
col[4] => LessThan26.IN16
col[4] => LessThan27.IN16
col[4] => LessThan28.IN16
col[4] => LessThan29.IN16
col[4] => LessThan30.IN16
col[4] => LessThan31.IN16
col[4] => LessThan32.IN16
col[4] => LessThan33.IN16
col[4] => LessThan34.IN16
col[4] => LessThan35.IN16
col[4] => LessThan36.IN16
col[4] => LessThan37.IN16
col[5] => LessThan0.IN15
col[5] => LessThan1.IN15
col[5] => LessThan4.IN15
col[5] => LessThan5.IN15
col[5] => LessThan6.IN15
col[5] => LessThan7.IN15
col[5] => LessThan8.IN15
col[5] => LessThan9.IN15
col[5] => LessThan10.IN15
col[5] => LessThan11.IN15
col[5] => LessThan12.IN15
col[5] => LessThan13.IN15
col[5] => LessThan14.IN15
col[5] => LessThan15.IN15
col[5] => LessThan16.IN15
col[5] => LessThan17.IN15
col[5] => LessThan18.IN15
col[5] => LessThan19.IN15
col[5] => LessThan22.IN15
col[5] => LessThan23.IN15
col[5] => LessThan24.IN15
col[5] => LessThan25.IN15
col[5] => LessThan26.IN15
col[5] => LessThan27.IN15
col[5] => LessThan28.IN15
col[5] => LessThan29.IN15
col[5] => LessThan30.IN15
col[5] => LessThan31.IN15
col[5] => LessThan32.IN15
col[5] => LessThan33.IN15
col[5] => LessThan34.IN15
col[5] => LessThan35.IN15
col[5] => LessThan36.IN15
col[5] => LessThan37.IN15
col[6] => LessThan0.IN14
col[6] => LessThan1.IN14
col[6] => LessThan4.IN14
col[6] => LessThan5.IN14
col[6] => LessThan6.IN14
col[6] => LessThan7.IN14
col[6] => LessThan8.IN14
col[6] => LessThan9.IN14
col[6] => LessThan10.IN14
col[6] => LessThan11.IN14
col[6] => LessThan12.IN14
col[6] => LessThan13.IN14
col[6] => LessThan14.IN14
col[6] => LessThan15.IN14
col[6] => LessThan16.IN14
col[6] => LessThan17.IN14
col[6] => LessThan18.IN14
col[6] => LessThan19.IN14
col[6] => LessThan22.IN14
col[6] => LessThan23.IN14
col[6] => LessThan24.IN14
col[6] => LessThan25.IN14
col[6] => LessThan26.IN14
col[6] => LessThan27.IN14
col[6] => LessThan28.IN14
col[6] => LessThan29.IN14
col[6] => LessThan30.IN14
col[6] => LessThan31.IN14
col[6] => LessThan32.IN14
col[6] => LessThan33.IN14
col[6] => LessThan34.IN14
col[6] => LessThan35.IN14
col[6] => LessThan36.IN14
col[6] => LessThan37.IN14
col[7] => LessThan0.IN13
col[7] => LessThan1.IN13
col[7] => LessThan4.IN13
col[7] => LessThan5.IN13
col[7] => LessThan6.IN13
col[7] => LessThan7.IN13
col[7] => LessThan8.IN13
col[7] => LessThan9.IN13
col[7] => LessThan10.IN13
col[7] => LessThan11.IN13
col[7] => LessThan12.IN13
col[7] => LessThan13.IN13
col[7] => LessThan14.IN13
col[7] => LessThan15.IN13
col[7] => LessThan16.IN13
col[7] => LessThan17.IN13
col[7] => LessThan18.IN13
col[7] => LessThan19.IN13
col[7] => LessThan22.IN13
col[7] => LessThan23.IN13
col[7] => LessThan24.IN13
col[7] => LessThan25.IN13
col[7] => LessThan26.IN13
col[7] => LessThan27.IN13
col[7] => LessThan28.IN13
col[7] => LessThan29.IN13
col[7] => LessThan30.IN13
col[7] => LessThan31.IN13
col[7] => LessThan32.IN13
col[7] => LessThan33.IN13
col[7] => LessThan34.IN13
col[7] => LessThan35.IN13
col[7] => LessThan36.IN13
col[7] => LessThan37.IN13
col[8] => LessThan0.IN12
col[8] => LessThan1.IN12
col[8] => LessThan4.IN12
col[8] => LessThan5.IN12
col[8] => LessThan6.IN12
col[8] => LessThan7.IN12
col[8] => LessThan8.IN12
col[8] => LessThan9.IN12
col[8] => LessThan10.IN12
col[8] => LessThan11.IN12
col[8] => LessThan12.IN12
col[8] => LessThan13.IN12
col[8] => LessThan14.IN12
col[8] => LessThan15.IN12
col[8] => LessThan16.IN12
col[8] => LessThan17.IN12
col[8] => LessThan18.IN12
col[8] => LessThan19.IN12
col[8] => LessThan22.IN12
col[8] => LessThan23.IN12
col[8] => LessThan24.IN12
col[8] => LessThan25.IN12
col[8] => LessThan26.IN12
col[8] => LessThan27.IN12
col[8] => LessThan28.IN12
col[8] => LessThan29.IN12
col[8] => LessThan30.IN12
col[8] => LessThan31.IN12
col[8] => LessThan32.IN12
col[8] => LessThan33.IN12
col[8] => LessThan34.IN12
col[8] => LessThan35.IN12
col[8] => LessThan36.IN12
col[8] => LessThan37.IN12
col[9] => LessThan0.IN11
col[9] => LessThan1.IN11
col[9] => LessThan4.IN11
col[9] => LessThan5.IN11
col[9] => LessThan6.IN11
col[9] => LessThan7.IN11
col[9] => LessThan8.IN11
col[9] => LessThan9.IN11
col[9] => LessThan10.IN11
col[9] => LessThan11.IN11
col[9] => LessThan12.IN11
col[9] => LessThan13.IN11
col[9] => LessThan14.IN11
col[9] => LessThan15.IN11
col[9] => LessThan16.IN11
col[9] => LessThan17.IN11
col[9] => LessThan18.IN11
col[9] => LessThan19.IN11
col[9] => LessThan22.IN11
col[9] => LessThan23.IN11
col[9] => LessThan24.IN11
col[9] => LessThan25.IN11
col[9] => LessThan26.IN11
col[9] => LessThan27.IN11
col[9] => LessThan28.IN11
col[9] => LessThan29.IN11
col[9] => LessThan30.IN11
col[9] => LessThan31.IN11
col[9] => LessThan32.IN11
col[9] => LessThan33.IN11
col[9] => LessThan34.IN11
col[9] => LessThan35.IN11
col[9] => LessThan36.IN11
col[9] => LessThan37.IN11
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
leaderboard => always0.IN1
play_again => always0.IN1
play_again => always0.IN1
play_again => always0.IN1
play_again => always0.IN1
play_again => always0.IN1
play_again => always0.IN1
play_again => always0.IN1
play_again => always0.IN1


|graphics|vga_controller:vga_ins|letter:letterz|letters:alphabet
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u6a1:auto_generated.address_a[0]
address_a[1] => altsyncram_u6a1:auto_generated.address_a[1]
address_a[2] => altsyncram_u6a1:auto_generated.address_a[2]
address_a[3] => altsyncram_u6a1:auto_generated.address_a[3]
address_a[4] => altsyncram_u6a1:auto_generated.address_a[4]
address_a[5] => altsyncram_u6a1:auto_generated.address_a[5]
address_a[6] => altsyncram_u6a1:auto_generated.address_a[6]
address_a[7] => altsyncram_u6a1:auto_generated.address_a[7]
address_a[8] => altsyncram_u6a1:auto_generated.address_a[8]
address_a[9] => altsyncram_u6a1:auto_generated.address_a[9]
address_a[10] => altsyncram_u6a1:auto_generated.address_a[10]
address_a[11] => altsyncram_u6a1:auto_generated.address_a[11]
address_a[12] => altsyncram_u6a1:auto_generated.address_a[12]
address_a[13] => altsyncram_u6a1:auto_generated.address_a[13]
address_a[14] => altsyncram_u6a1:auto_generated.address_a[14]
address_a[15] => altsyncram_u6a1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u6a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u6a1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_4nb:mux2.result[0]


|graphics|vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode105w[1].IN0
data[0] => w_anode116w[1].IN1
data[0] => w_anode127w[1].IN0
data[0] => w_anode138w[1].IN1
data[0] => w_anode54w[1].IN0
data[0] => w_anode72w[1].IN1
data[0] => w_anode83w[1].IN0
data[0] => w_anode94w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode116w[2].IN0
data[1] => w_anode127w[2].IN1
data[1] => w_anode138w[2].IN1
data[1] => w_anode54w[2].IN0
data[1] => w_anode72w[2].IN0
data[1] => w_anode83w[2].IN1
data[1] => w_anode94w[2].IN1
data[2] => w_anode105w[3].IN1
data[2] => w_anode116w[3].IN1
data[2] => w_anode127w[3].IN1
data[2] => w_anode138w[3].IN1
data[2] => w_anode54w[3].IN0
data[2] => w_anode72w[3].IN0
data[2] => w_anode83w[3].IN0
data[2] => w_anode94w[3].IN0
eq[0] <= w_anode54w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode72w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode83w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode94w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode105w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode116w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode127w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode138w[3].DB_MAX_OUTPUT_PORT_TYPE


|graphics|vga_controller:vga_ins|letter:letterz|letters:alphabet|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|mux_4nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|graphics|vga_controller:vga_ins|img_index:img_index_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|graphics|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjc1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjc1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjc1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjc1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjc1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjc1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjc1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjc1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pjc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pjc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pjc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pjc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pjc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pjc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pjc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pjc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pjc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pjc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_pjc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_pjc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_pjc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_pjc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_pjc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_pjc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_pjc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_pjc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_pjc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_pjc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_pjc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_pjc1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|graphics|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


