

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Tue Jan 18 00:19:31 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.489 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       63| 10.000 ns | 0.630 us |    1|   63|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INPUT_ROW  |       61|       61|         8|          1|          1|    55|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read15"   --->   Operation 11 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read14"   --->   Operation 12 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read13"   --->   Operation 13 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read12"   --->   Operation 14 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read11"   --->   Operation 15 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read10"   --->   Operation 16 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read9"   --->   Operation 17 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read8"   --->   Operation 18 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read7"   --->   Operation 19 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read6"   --->   Operation 20 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read5"   --->   Operation 21 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 22 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 23 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 24 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 25 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read93 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 26 'read' 'p_read93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 27 'alloca' 'output_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 28 'alloca' 'output_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 29 'alloca' 'output_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 30 'alloca' 'output_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 31 'alloca' 'output_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 32 'alloca' 'output_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 33 'alloca' 'output_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 34 'alloca' 'output_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 35 'alloca' 'output_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 36 'alloca' 'output_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 37 'alloca' 'output_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 38 'alloca' 'output_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 39 'alloca' 'output_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 40 'alloca' 'output_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 41 'alloca' 'output_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 42 'alloca' 'output_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%s_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 46 'read' 's_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.45ns)   --->   "%r_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 47 'read' 'r_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (1.45ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty"   --->   Operation 48 'read' 'tmp' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 49 [1/1] (3.17ns)   --->   "%mul_ln289 = mul i32 %tmp, i32 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:289->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 49 'mul' 'mul_ln289' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.88ns)   --->   "%add_ln289 = add i32 %mul_ln289, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:289->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 50 'add' 'add_ln289' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln368)   --->   "%or_ln368 = or i32 %s_read, i32 %r_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 51 'or' 'or_ln368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln368 = icmp_eq  i32 %or_ln368, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 52 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln129 = icmp_eq  i32 %add_ln289, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 53 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %.lr.ph.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 54 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_27 = alloca i32"   --->   Operation 55 'alloca' 'empty_27' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_28 = alloca i32"   --->   Operation 56 'alloca' 'empty_28' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32"   --->   Operation 57 'alloca' 'empty_29' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_30 = alloca i32"   --->   Operation 58 'alloca' 'empty_30' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32"   --->   Operation 59 'alloca' 'empty_31' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32"   --->   Operation 60 'alloca' 'empty_32' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32"   --->   Operation 61 'alloca' 'empty_33' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32"   --->   Operation 62 'alloca' 'empty_34' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32"   --->   Operation 63 'alloca' 'empty_35' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32"   --->   Operation 64 'alloca' 'empty_36' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32"   --->   Operation 65 'alloca' 'empty_37' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32"   --->   Operation 66 'alloca' 'empty_38' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weight_regfile315_load_cast_i_i = sext i8 %p_read_1"   --->   Operation 67 'sext' 'weight_regfile315_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weight_regfile314_load_cast_i_i = sext i8 %p_read_2"   --->   Operation 68 'sext' 'weight_regfile314_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weight_regfile313_load_cast_i_i = sext i8 %p_read_3"   --->   Operation 69 'sext' 'weight_regfile313_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weight_regfile312_load_cast_i_i = sext i8 %p_read_4"   --->   Operation 70 'sext' 'weight_regfile312_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weight_regfile211_load_cast_i_i = sext i8 %p_read_5"   --->   Operation 71 'sext' 'weight_regfile211_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weight_regfile210_load_cast_i_i = sext i8 %p_read_6"   --->   Operation 72 'sext' 'weight_regfile210_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weight_regfile29_load_cast_i_i = sext i8 %p_read_7"   --->   Operation 73 'sext' 'weight_regfile29_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weight_regfile28_load_cast_i_i = sext i8 %p_read_8"   --->   Operation 74 'sext' 'weight_regfile28_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight_regfile17_load_cast_i_i = sext i8 %p_read_9"   --->   Operation 75 'sext' 'weight_regfile17_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weight_regfile16_load_cast_i_i = sext i8 %p_read_10"   --->   Operation 76 'sext' 'weight_regfile16_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weight_regfile15_load_cast_i_i = sext i8 %p_read_11"   --->   Operation 77 'sext' 'weight_regfile15_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weight_regfile14_load_cast_i_i = sext i8 %p_read_12"   --->   Operation 78 'sext' 'weight_regfile14_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weight_regfile3_load_cast_i_i = sext i8 %p_read_13"   --->   Operation 79 'sext' 'weight_regfile3_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weight_regfile2_load_cast_i_i = sext i8 %p_read_14"   --->   Operation 80 'sext' 'weight_regfile2_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weight_regfile1_load_cast_i_i = sext i8 %p_read_15"   --->   Operation 81 'sext' 'weight_regfile1_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weight_regfile_load_cast_i_i = sext i8 %p_read93"   --->   Operation 82 'sext' 'weight_regfile_load_cast_i_i' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.60ns)   --->   "%br_ln129 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 83 'br' 'br_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln129, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 84 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln129_1 = icmp_eq  i32 %i, i32 %add_ln289" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 85 'icmp' 'icmp_ln129_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.88ns)   --->   "%add_ln129 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 86 'add' 'add_ln129' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129_1, void %.split6.i.i_ifconv, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 87 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 88 'zext' 'zext_ln144' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%data_l1buf_018_addr = getelementptr i8 %data_l1buf_018, i64, i64 %zext_ln144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 89 'getelementptr' 'data_l1buf_018_addr' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.15ns)   --->   "%data_l1buf_018_load = load i9 %data_l1buf_018_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 90 'load' 'data_l1buf_018_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_load140 = load i8 %empty_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 91 'load' 'p_load140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_load136 = load i8 %empty_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 92 'load' 'p_load136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_load129 = load i8 %empty_38"   --->   Operation 93 'load' 'p_load129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %p_load129, i8 %empty_34, i8 %p_load136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 94 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %p_load136, i8 %empty_30, i8 %p_load140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 95 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 96 'load' 'p_load' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 97 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/2] (1.15ns)   --->   "%data_l1buf_018_load = load i9 %data_l1buf_018_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 98 'load' 'data_l1buf_018_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 99 [1/1] (0.72ns)   --->   "%add_ln141 = add i10, i10 %trunc_ln144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 99 'add' 'add_ln141' <Predicate = (!icmp_ln129_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i10 %add_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 100 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%data_l1buf_119_addr = getelementptr i8 %data_l1buf_119, i64, i64 %zext_ln144_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 101 'getelementptr' 'data_l1buf_119_addr' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (1.15ns)   --->   "%data_l1buf_119_load = load i9 %data_l1buf_119_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 102 'load' 'data_l1buf_119_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln189 = store i8 %data_l1buf_018_load, i8 %empty_38, i8 %p_load, i8 %p_load129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 103 'store' 'store_ln189' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln181_6 = sext i8 %p_load140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 104 'sext' 'sext_ln181_6' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln181_9 = sext i8 %p_load136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 105 'sext' 'sext_ln181_9' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln181_12 = sext i8 %p_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 106 'sext' 'sext_ln181_12' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln182_4 = sext i8 %data_l1buf_018_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 107 'sext' 'sext_ln182_4' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_3 : Operation 108 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_2)   --->   "%mul_ln182_6 = mul i16 %sext_ln181_6, i16 %weight_regfile312_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 108 'mul' 'mul_ln182_6' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_5)   --->   "%mul_ln182_9 = mul i16 %sext_ln181_9, i16 %weight_regfile28_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 109 'mul' 'mul_ln182_9' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_8)   --->   "%mul_ln182_12 = mul i16 %sext_ln181_12, i16 %weight_regfile14_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 110 'mul' 'mul_ln182_12' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_11)   --->   "%mul_ln182_15 = mul i16 %sext_ln182_4, i16 %weight_regfile_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 111 'mul' 'mul_ln182_15' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.45>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%p_load141 = load i8 %empty_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 112 'load' 'p_load141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_load137 = load i8 %empty_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 113 'load' 'p_load137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%p_load131 = load i8 %empty_37"   --->   Operation 114 'load' 'p_load131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %p_load131, i8 %empty_33, i8 %p_load137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 115 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %p_load137, i8 %empty_29, i8 %p_load141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 116 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%p_load130 = load i8 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 117 'load' 'p_load130' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 118 'zext' 'zext_ln129' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.85ns)   --->   "%icmp_ln143 = icmp_eq  i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 119 'icmp' 'icmp_ln143' <Predicate = (!icmp_ln129_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/2] (1.15ns)   --->   "%data_l1buf_119_load = load i9 %data_l1buf_119_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 120 'load' 'data_l1buf_119_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 121 [1/1] (0.30ns)   --->   "%select_ln143 = select i1 %icmp_ln143, i8, i8 %data_l1buf_119_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 121 'select' 'select_ln143' <Predicate = (!icmp_ln129_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.72ns)   --->   "%add_ln141_2 = add i10, i10 %trunc_ln144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 122 'add' 'add_ln141_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i10 %add_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 123 'zext' 'zext_ln144_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%data_l1buf_220_addr = getelementptr i8 %data_l1buf_220, i64, i64 %zext_ln144_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 124 'getelementptr' 'data_l1buf_220_addr' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (1.15ns)   --->   "%data_l1buf_220_load = load i9 %data_l1buf_220_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 125 'load' 'data_l1buf_220_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 126 [1/1] (0.88ns)   --->   "%add_ln141_4 = add i32, i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 126 'add' 'add_ln141_4' <Predicate = (!icmp_ln129_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln144_3 = zext i32 %add_ln141_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 127 'zext' 'zext_ln144_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln144_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 128 'getelementptr' 'output_l1_local_3_addr' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 129 [2/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 129 'load' 'output_l1_local_3_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln144_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 130 'getelementptr' 'output_l1_local_2_addr' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 131 'load' 'output_l1_local_2_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln144_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 132 'getelementptr' 'output_l1_local_1_addr' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 133 'load' 'output_l1_local_1_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 134 'getelementptr' 'output_l1_local_0_addr' <Predicate = (!icmp_ln129_1 & !icmp_ln368)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 135 'load' 'output_l1_local_0_load' <Predicate = (!icmp_ln129_1 & !icmp_ln368)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 136 [1/1] (0.88ns)   --->   "%add_ln189 = add i32, i32 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 136 'add' 'add_ln189' <Predicate = (!icmp_ln129_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.85ns)   --->   "%icmp_ln189 = icmp_ult  i32 %add_ln189, i32 %mul_ln289" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 137 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln129_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln189 = store i8 %select_ln143, i8 %empty_37, i8 %p_load130, i8 %p_load131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 138 'store' 'store_ln189' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.88ns)   --->   "%add_ln189_1 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 139 'add' 'add_ln189_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.85ns)   --->   "%icmp_ln189_1 = icmp_ult  i32 %add_ln189_1, i32 %mul_ln289" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 140 'icmp' 'icmp_ln189_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.88ns)   --->   "%add_ln189_2 = add i32 %i, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 141 'add' 'add_ln189_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.85ns)   --->   "%icmp_ln189_2 = icmp_ult  i32 %add_ln189_2, i32 %mul_ln289" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 142 'icmp' 'icmp_ln189_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.85ns)   --->   "%icmp_ln189_3 = icmp_ult  i32 %add_ln141_4, i32 %mul_ln289" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 143 'icmp' 'icmp_ln189_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln181_5 = sext i8 %p_load141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 144 'sext' 'sext_ln181_5' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln181_8 = sext i8 %p_load137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 145 'sext' 'sext_ln181_8' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln181_11 = sext i8 %p_load130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 146 'sext' 'sext_ln181_11' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln181_14 = sext i8 %select_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 147 'sext' 'sext_ln181_14' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_4 : Operation 148 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_1)   --->   "%mul_ln182_5 = mul i16 %sext_ln181_5, i16 %weight_regfile313_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 148 'mul' 'mul_ln182_5' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_2)   --->   "%mul_ln182_6 = mul i16 %sext_ln181_6, i16 %weight_regfile312_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 149 'mul' 'mul_ln182_6' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_4)   --->   "%mul_ln182_8 = mul i16 %sext_ln181_8, i16 %weight_regfile29_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 150 'mul' 'mul_ln182_8' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_5)   --->   "%mul_ln182_9 = mul i16 %sext_ln181_9, i16 %weight_regfile28_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 151 'mul' 'mul_ln182_9' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 152 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_7)   --->   "%mul_ln182_11 = mul i16 %sext_ln181_11, i16 %weight_regfile15_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 152 'mul' 'mul_ln182_11' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 153 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_8)   --->   "%mul_ln182_12 = mul i16 %sext_ln181_12, i16 %weight_regfile14_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 153 'mul' 'mul_ln182_12' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_10)   --->   "%mul_ln182_14 = mul i16 %sext_ln181_14, i16 %weight_regfile1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 154 'mul' 'mul_ln182_14' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 155 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_11)   --->   "%mul_ln182_15 = mul i16 %sext_ln182_4, i16 %weight_regfile_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 155 'mul' 'mul_ln182_15' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%p_load142 = load i8 %empty_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 156 'load' 'p_load142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_load138 = load i8 %empty_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 157 'load' 'p_load138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%p_load133 = load i8 %empty_36"   --->   Operation 158 'load' 'p_load133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %p_load133, i8 %empty_32, i8 %p_load138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 159 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %p_load138, i8 %empty_28, i8 %p_load142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 160 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%p_load132 = load i8 %empty_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 161 'load' 'p_load132' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.88ns)   --->   "%add_ln141_1 = add i33, i33 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 162 'add' 'add_ln141_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln141_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 163 'bitselect' 'tmp_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (1.15ns)   --->   "%data_l1buf_220_load = load i9 %data_l1buf_220_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 164 'load' 'data_l1buf_220_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 165 [1/1] (0.30ns)   --->   "%select_ln143_1 = select i1 %tmp_3, i8, i8 %data_l1buf_220_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 165 'select' 'select_ln143_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.88ns)   --->   "%add_ln141_3 = add i33, i33 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 166 'add' 'add_ln141_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln141_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 167 'bitselect' 'tmp_4' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.12ns)   --->   "%xor_ln143 = xor i1 %tmp_4, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 168 'xor' 'xor_ln143' <Predicate = (!icmp_ln129_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%data_l1buf_321_addr = getelementptr i8 %data_l1buf_321, i64, i64 %zext_ln144_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 169 'getelementptr' 'data_l1buf_321_addr' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 170 [2/2] (1.15ns)   --->   "%data_l1buf_321_load = load i9 %data_l1buf_321_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 170 'load' 'data_l1buf_321_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node psum_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln141_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 171 'bitselect' 'tmp_5' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node psum_3)   --->   "%or_ln153 = or i1 %tmp_5, i1 %icmp_ln368" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 172 'or' 'or_ln153' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/2] (1.15ns)   --->   "%output_l1_local_3_load = load i10 %output_l1_local_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 173 'load' 'output_l1_local_3_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 174 [1/1] (0.22ns) (out node of the LUT)   --->   "%psum_3 = select i1 %or_ln153, i32, i32 %output_l1_local_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 174 'select' 'psum_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node psum_7)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln141_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 175 'bitselect' 'tmp_6' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node psum_7)   --->   "%or_ln153_1 = or i1 %tmp_6, i1 %icmp_ln368" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 176 'or' 'or_ln153_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/2] (1.15ns)   --->   "%output_l1_local_2_load = load i10 %output_l1_local_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 177 'load' 'output_l1_local_2_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 178 [1/1] (0.22ns) (out node of the LUT)   --->   "%psum_7 = select i1 %or_ln153_1, i32, i32 %output_l1_local_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 178 'select' 'psum_7' <Predicate = (!icmp_ln129_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.88ns)   --->   "%add_ln151 = add i33, i33 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 179 'add' 'add_ln151' <Predicate = (!icmp_ln129_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node psum_11)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln151, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 180 'bitselect' 'tmp_7' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node psum_11)   --->   "%or_ln153_2 = or i1 %tmp_7, i1 %icmp_ln368" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 181 'or' 'or_ln153_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/2] (1.15ns)   --->   "%output_l1_local_1_load = load i10 %output_l1_local_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 182 'load' 'output_l1_local_1_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 183 [1/1] (0.22ns) (out node of the LUT)   --->   "%psum_11 = select i1 %or_ln153_2, i32, i32 %output_l1_local_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:153->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 183 'select' 'psum_11' <Predicate = (!icmp_ln129_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 184 [1/2] (1.15ns)   --->   "%output_l1_local_0_load = load i10 %output_l1_local_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:154->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 184 'load' 'output_l1_local_0_load' <Predicate = (!icmp_ln129_1 & !icmp_ln368)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 185 [1/1] (0.22ns)   --->   "%psum_15 = select i1 %icmp_ln368, i32, i32 %output_l1_local_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 185 'select' 'psum_15' <Predicate = (!icmp_ln129_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln189 = store i8 %select_ln143_1, i8 %empty_36, i8 %p_load132, i8 %p_load133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 186 'store' 'store_ln189' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.12ns)   --->   "%and_ln189_3 = and i1 %icmp_ln189_3, i1 %xor_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 187 'and' 'and_ln189_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %and_ln189_3, void %.split4._crit_edge.3.i.i, void %bb.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 188 'br' 'br_ln189' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln181_4 = sext i8 %p_load142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 189 'sext' 'sext_ln181_4' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln181_7 = sext i8 %p_load138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 190 'sext' 'sext_ln181_7' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln181_10 = sext i8 %p_load132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 191 'sext' 'sext_ln181_10' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln181_13 = sext i8 %select_ln143_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 192 'sext' 'sext_ln181_13' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node add_ln181)   --->   "%mul_ln182_4 = mul i16 %sext_ln181_4, i16 %weight_regfile314_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 193 'mul' 'mul_ln182_4' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_1)   --->   "%mul_ln182_5 = mul i16 %sext_ln181_5, i16 %weight_regfile313_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 194 'mul' 'mul_ln182_5' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_2)   --->   "%mul_ln182_6 = mul i16 %sext_ln181_6, i16 %weight_regfile312_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 195 'mul' 'mul_ln182_6' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_2)   --->   "%sext_ln182_7 = sext i16 %mul_ln182_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 196 'sext' 'sext_ln182_7' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 197 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_3)   --->   "%mul_ln182_7 = mul i16 %sext_ln181_7, i16 %weight_regfile210_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 197 'mul' 'mul_ln182_7' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_4)   --->   "%mul_ln182_8 = mul i16 %sext_ln181_8, i16 %weight_regfile29_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 198 'mul' 'mul_ln182_8' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_5)   --->   "%mul_ln182_9 = mul i16 %sext_ln181_9, i16 %weight_regfile28_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 199 'mul' 'mul_ln182_9' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_5)   --->   "%sext_ln182_10 = sext i16 %mul_ln182_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 200 'sext' 'sext_ln182_10' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 201 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_6)   --->   "%mul_ln182_10 = mul i16 %sext_ln181_10, i16 %weight_regfile16_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 201 'mul' 'mul_ln182_10' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_7)   --->   "%mul_ln182_11 = mul i16 %sext_ln181_11, i16 %weight_regfile15_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 202 'mul' 'mul_ln182_11' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_8)   --->   "%mul_ln182_12 = mul i16 %sext_ln181_12, i16 %weight_regfile14_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 203 'mul' 'mul_ln182_12' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_8)   --->   "%sext_ln182_13 = sext i16 %mul_ln182_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 204 'sext' 'sext_ln182_13' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 205 [3/3] (0.99ns) (grouped into DSP with root node add_ln181_9)   --->   "%mul_ln182_13 = mul i16 %sext_ln181_13, i16 %weight_regfile2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 205 'mul' 'mul_ln182_13' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_10)   --->   "%mul_ln182_14 = mul i16 %sext_ln181_14, i16 %weight_regfile1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 206 'mul' 'mul_ln182_14' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_11)   --->   "%mul_ln182_15 = mul i16 %sext_ln182_4, i16 %weight_regfile_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 207 'mul' 'mul_ln182_15' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_11)   --->   "%sext_ln181_15 = sext i16 %mul_ln182_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 208 'sext' 'sext_ln181_15' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_5 : Operation 209 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_2 = add i32 %psum_3, i32 %sext_ln182_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 209 'add' 'add_ln181_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_5 = add i32 %psum_7, i32 %sext_ln182_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 210 'add' 'add_ln181_5' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 211 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_8 = add i32 %psum_11, i32 %sext_ln182_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 211 'add' 'add_ln181_8' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_11 = add i32 %psum_15, i32 %sext_ln181_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 212 'add' 'add_ln181_11' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.45>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%psum_14 = phi i32 %add_ln181_11, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 213 'phi' 'psum_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%psum_13 = phi i32 %add_ln181_10, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 214 'phi' 'psum_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%psum_12 = phi i32 %add_ln181_9, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 215 'phi' 'psum_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%psum_10 = phi i32 %add_ln181_8, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 216 'phi' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%psum_9 = phi i32 %add_ln181_7, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 217 'phi' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%psum_8 = phi i32 %add_ln181_6, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 218 'phi' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%psum_6 = phi i32 %add_ln181_5, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 219 'phi' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%psum_5 = phi i32 %add_ln181_4, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 220 'phi' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%psum_4 = phi i32 %add_ln181_3, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 221 'phi' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%psum_2 = phi i32 %add_ln181_2, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 222 'phi' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%psum_1 = phi i32 %add_ln181_1, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 223 'phi' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%psum = phi i32 %add_ln181, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 224 'phi' 'psum' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%p_load143 = load i8 %empty_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 225 'load' 'p_load143' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%p_load139 = load i8 %empty_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 226 'load' 'p_load139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%p_load135 = load i8 %empty_35"   --->   Operation 227 'load' 'p_load135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %p_load135, i8 %empty_31, i8 %p_load139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 228 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %p_load139, i8 %empty_27, i8 %p_load143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 229 'store' 'store_ln129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%p_load134 = load i8 %empty_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 230 'load' 'p_load134' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 231 [1/2] (1.15ns)   --->   "%data_l1buf_321_load = load i9 %data_l1buf_321_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 231 'load' 'data_l1buf_321_load' <Predicate = (!icmp_ln129_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 232 [1/1] (0.30ns)   --->   "%select_ln143_2 = select i1 %tmp_4, i8, i8 %data_l1buf_321_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 232 'select' 'select_ln143_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i8 %p_load143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 233 'sext' 'sext_ln182' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 234 [3/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln182 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 234 'mul' 'mul_ln182' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln182_1 = sext i8 %p_load139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 235 'sext' 'sext_ln182_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 236 [3/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln182_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln182_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 236 'mul' 'mul_ln182_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln182_2 = sext i8 %p_load134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 237 'sext' 'sext_ln182_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 238 [3/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln182_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln182_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 238 'mul' 'mul_ln182_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln182_3 = sext i8 %select_ln143_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 239 'sext' 'sext_ln182_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 240 [3/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln182_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln182_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 240 'mul' 'mul_ln182_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln189 = store i8 %select_ln143_2, i8 %empty_35, i8 %p_load134, i8 %p_load135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 241 'store' 'store_ln189' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 242 [2/3] (0.99ns) (grouped into DSP with root node add_ln181)   --->   "%mul_ln182_4 = mul i16 %sext_ln181_4, i16 %weight_regfile314_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 242 'mul' 'mul_ln182_4' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 243 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_1)   --->   "%mul_ln182_5 = mul i16 %sext_ln181_5, i16 %weight_regfile313_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 243 'mul' 'mul_ln182_5' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_1)   --->   "%sext_ln182_6 = sext i16 %mul_ln182_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 244 'sext' 'sext_ln182_6' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 245 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_3)   --->   "%mul_ln182_7 = mul i16 %sext_ln181_7, i16 %weight_regfile210_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 245 'mul' 'mul_ln182_7' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 246 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_4)   --->   "%mul_ln182_8 = mul i16 %sext_ln181_8, i16 %weight_regfile29_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 246 'mul' 'mul_ln182_8' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 247 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_4)   --->   "%sext_ln182_9 = sext i16 %mul_ln182_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 247 'sext' 'sext_ln182_9' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 248 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_6)   --->   "%mul_ln182_10 = mul i16 %sext_ln181_10, i16 %weight_regfile16_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 248 'mul' 'mul_ln182_10' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_7)   --->   "%mul_ln182_11 = mul i16 %sext_ln181_11, i16 %weight_regfile15_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 249 'mul' 'mul_ln182_11' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 250 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_7)   --->   "%sext_ln182_12 = sext i16 %mul_ln182_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 250 'sext' 'sext_ln182_12' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 251 [2/3] (0.99ns) (grouped into DSP with root node add_ln181_9)   --->   "%mul_ln182_13 = mul i16 %sext_ln181_13, i16 %weight_regfile2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 251 'mul' 'mul_ln182_13' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 252 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_10)   --->   "%mul_ln182_14 = mul i16 %sext_ln181_14, i16 %weight_regfile1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 252 'mul' 'mul_ln182_14' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_10)   --->   "%sext_ln182_15 = sext i16 %mul_ln182_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 253 'sext' 'sext_ln182_15' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_6 : Operation 254 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_1 = add i32 %psum_2, i32 %sext_ln182_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 254 'add' 'add_ln181_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_2 = add i32 %psum_3, i32 %sext_ln182_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 255 'add' 'add_ln181_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 256 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_4 = add i32 %psum_6, i32 %sext_ln182_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 256 'add' 'add_ln181_4' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_5 = add i32 %psum_7, i32 %sext_ln182_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 257 'add' 'add_ln181_5' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_7 = add i32 %psum_10, i32 %sext_ln182_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 258 'add' 'add_ln181_7' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 259 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_8 = add i32 %psum_11, i32 %sext_ln182_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 259 'add' 'add_ln181_8' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_10 = add i32 %psum_14, i32 %sext_ln182_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 260 'add' 'add_ln181_10' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_11 = add i32 %psum_15, i32 %sext_ln181_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 261 'add' 'add_ln181_11' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 262 [2/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln182 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 262 'mul' 'mul_ln182' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 263 [2/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln182_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln182_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 263 'mul' 'mul_ln182_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 264 [2/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln182_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln182_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 264 'mul' 'mul_ln182_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 265 [2/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln182_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln182_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 265 'mul' 'mul_ln182_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node add_ln181)   --->   "%mul_ln182_4 = mul i16 %sext_ln181_4, i16 %weight_regfile314_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 266 'mul' 'mul_ln182_4' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 267 [1/1] (0.00ns) (grouped into DSP with root node add_ln181)   --->   "%sext_ln182_5 = sext i16 %mul_ln182_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 267 'sext' 'sext_ln182_5' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_7 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_3)   --->   "%mul_ln182_7 = mul i16 %sext_ln181_7, i16 %weight_regfile210_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 268 'mul' 'mul_ln182_7' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 269 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_3)   --->   "%sext_ln182_8 = sext i16 %mul_ln182_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 269 'sext' 'sext_ln182_8' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_7 : Operation 270 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_6)   --->   "%mul_ln182_10 = mul i16 %sext_ln181_10, i16 %weight_regfile16_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 270 'mul' 'mul_ln182_10' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 271 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_6)   --->   "%sext_ln182_11 = sext i16 %mul_ln182_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 271 'sext' 'sext_ln182_11' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_7 : Operation 272 [1/3] (0.00ns) (grouped into DSP with root node add_ln181_9)   --->   "%mul_ln182_13 = mul i16 %sext_ln181_13, i16 %weight_regfile2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 272 'mul' 'mul_ln182_13' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 273 [1/1] (0.00ns) (grouped into DSP with root node add_ln181_9)   --->   "%sext_ln182_14 = sext i16 %mul_ln182_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 273 'sext' 'sext_ln182_14' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_7 : Operation 274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181 = add i32 %psum_1, i32 %sext_ln182_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 274 'add' 'add_ln181' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 275 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_1 = add i32 %psum_2, i32 %sext_ln182_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 275 'add' 'add_ln181_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 276 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_3 = add i32 %psum_5, i32 %sext_ln182_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 276 'add' 'add_ln181_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 277 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_4 = add i32 %psum_6, i32 %sext_ln182_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 277 'add' 'add_ln181_4' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 278 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_6 = add i32 %psum_9, i32 %sext_ln182_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 278 'add' 'add_ln181_6' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 279 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_7 = add i32 %psum_10, i32 %sext_ln182_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 279 'add' 'add_ln181_7' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 280 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_9 = add i32 %psum_13, i32 %sext_ln182_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 280 'add' 'add_ln181_9' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 281 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_10 = add i32 %psum_14, i32 %sext_ln182_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 281 'add' 'add_ln181_10' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln182 = mul i16 %weight_regfile315_load_cast_i_i, i16 %sext_ln182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 282 'mul' 'mul_ln182' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%sext_ln181 = sext i16 %mul_ln182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 283 'sext' 'sext_ln181' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_8 : Operation 284 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 284 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 285 [1/3] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln182_1 = mul i16 %weight_regfile211_load_cast_i_i, i16 %sext_ln182_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 285 'mul' 'mul_ln182_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 286 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%sext_ln181_1 = sext i16 %mul_ln182_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 286 'sext' 'sext_ln181_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_8 : Operation 287 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln181_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 287 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 288 [1/3] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln182_2 = mul i16 %weight_regfile17_load_cast_i_i, i16 %sext_ln182_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 288 'mul' 'mul_ln182_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 289 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%sext_ln181_2 = sext i16 %mul_ln182_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 289 'sext' 'sext_ln181_2' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_8 : Operation 290 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln181_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 290 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 291 [1/3] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln182_3 = mul i16 %weight_regfile3_load_cast_i_i, i16 %sext_ln182_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:182->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 291 'mul' 'mul_ln182_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 292 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%sext_ln181_3 = sext i16 %mul_ln182_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 292 'sext' 'sext_ln181_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_8 : Operation 293 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln181_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 293 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 294 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181 = add i32 %psum_1, i32 %sext_ln182_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 294 'add' 'add_ln181' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 295 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_3 = add i32 %psum_5, i32 %sext_ln182_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 295 'add' 'add_ln181_3' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 296 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_6 = add i32 %psum_9, i32 %sext_ln182_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 296 'add' 'add_ln181_6' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 297 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln181_9 = add i32 %psum_13, i32 %sext_ln182_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 297 'add' 'add_ln181_9' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 298 'br' 'br_ln0' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.28>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%specpipeline_ln129 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 299 'specpipeline' 'specpipeline_ln129' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 300 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 301 'specloopname' 'specloopname_ln129' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i33 %add_ln141_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 302 'zext' 'zext_ln141' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 303 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 303 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%store_ln180 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 304 'store' 'store_ln180' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 305 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln181_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 305 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "%store_ln180 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 306 'store' 'store_ln180' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 307 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln181_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 307 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%store_ln180 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 308 'store' 'store_ln180' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 309 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln181_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:181->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 309 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln129_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%store_ln180 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 310 'store' 'store_ln180' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (0.88ns)   --->   "%add_ln188 = add i33, i33 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 311 'add' 'add_ln188' <Predicate = (!icmp_ln129_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i33 %add_ln188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 312 'zext' 'zext_ln188' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln189)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln188, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 313 'bitselect' 'tmp_8' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln189)   --->   "%xor_ln188 = xor i1 %tmp_8, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 314 'xor' 'xor_ln188' <Predicate = (!icmp_ln129_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 315 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189 = and i1 %icmp_ln189, i1 %xor_ln188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 315 'and' 'and_ln189' <Predicate = (!icmp_ln129_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %and_ln189, void %.split4.1.i.i, void %bb.0.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 316 'br' 'br_ln189' <Predicate = (!icmp_ln129_1)> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%output_l1_local_3_addr_1 = getelementptr i32 %output_l1_local_3, i64, i64 %zext_ln188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:195->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 317 'getelementptr' 'output_l1_local_3_addr_1' <Predicate = (and_ln189)> <Delay = 0.00>
ST_9 : Operation 318 [1/1] (1.15ns)   --->   "%store_ln195 = store i32 %output_reg_3_3_1, i10 %output_l1_local_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:195->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 318 'store' 'store_ln195' <Predicate = (and_ln189)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%output_l1_pass_3_addr = getelementptr i32 %output_l1_pass_3, i64, i64 %zext_ln188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 319 'getelementptr' 'output_l1_pass_3_addr' <Predicate = (and_ln189)> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (1.15ns)   --->   "%store_ln198 = store i32 %output_reg_3_3_1, i10 %output_l1_pass_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 320 'store' 'store_ln198' <Predicate = (and_ln189)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.split4.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:199->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 321 'br' 'br_ln199' <Predicate = (and_ln189)> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.88ns)   --->   "%add_ln188_1 = add i33 %zext_ln129, i33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 322 'add' 'add_ln188_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i33 %add_ln188_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 323 'zext' 'zext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln188_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 324 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_1)   --->   "%xor_ln188_1 = xor i1 %tmp_9, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 325 'xor' 'xor_ln188_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 326 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_1 = and i1 %icmp_ln189_1, i1 %xor_ln188_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 326 'and' 'and_ln189_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %and_ln189_1, void %.split4.2.i.i, void %bb.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 327 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%output_l1_local_2_addr_1 = getelementptr i32 %output_l1_local_2, i64, i64 %zext_ln188_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:195->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 328 'getelementptr' 'output_l1_local_2_addr_1' <Predicate = (and_ln189_1)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (1.15ns)   --->   "%store_ln195 = store i32 %output_reg_2_3_1, i10 %output_l1_local_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:195->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 329 'store' 'store_ln195' <Predicate = (and_ln189_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%output_l1_pass_2_addr = getelementptr i32 %output_l1_pass_2, i64, i64 %zext_ln188_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 330 'getelementptr' 'output_l1_pass_2_addr' <Predicate = (and_ln189_1)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (1.15ns)   --->   "%store_ln198 = store i32 %output_reg_2_3_1, i10 %output_l1_pass_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 331 'store' 'store_ln198' <Predicate = (and_ln189_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.split4.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:199->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 332 'br' 'br_ln199' <Predicate = (and_ln189_1)> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (0.88ns)   --->   "%add_ln188_2 = add i33 %zext_ln129, i33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 333 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln188_2 = zext i33 %add_ln188_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 334 'zext' 'zext_ln188_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_2)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln188_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 335 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_2)   --->   "%xor_ln188_2 = xor i1 %tmp_10, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:188->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 336 'xor' 'xor_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln189_2 = and i1 %icmp_ln189_2, i1 %xor_ln188_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 337 'and' 'and_ln189_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %and_ln189_2, void %.split4.3.i.i, void %bb.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 338 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%output_l1_local_1_addr_1 = getelementptr i32 %output_l1_local_1, i64, i64 %zext_ln188_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:195->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 339 'getelementptr' 'output_l1_local_1_addr_1' <Predicate = (and_ln189_2)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (1.15ns)   --->   "%store_ln195 = store i32 %output_reg_1_3_1, i10 %output_l1_local_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:195->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 340 'store' 'store_ln195' <Predicate = (and_ln189_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%output_l1_pass_1_addr = getelementptr i32 %output_l1_pass_1, i64, i64 %zext_ln188_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 341 'getelementptr' 'output_l1_pass_1_addr' <Predicate = (and_ln189_2)> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (1.15ns)   --->   "%store_ln198 = store i32 %output_reg_1_3_1, i10 %output_l1_pass_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 342 'store' 'store_ln198' <Predicate = (and_ln189_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.split4.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:199->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 343 'br' 'br_ln199' <Predicate = (and_ln189_2)> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%output_l1_local_0_addr_1 = getelementptr i32 %output_l1_local_0, i64, i64 %zext_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:195->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 344 'getelementptr' 'output_l1_local_0_addr_1' <Predicate = (and_ln189_3)> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (1.15ns)   --->   "%store_ln195 = store i32 %output_reg_0_3_1, i10 %output_l1_local_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:195->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 345 'store' 'store_ln195' <Predicate = (and_ln189_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%output_l1_pass_0_addr = getelementptr i32 %output_l1_pass_0, i64, i64 %zext_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 346 'getelementptr' 'output_l1_pass_0_addr' <Predicate = (and_ln189_3)> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (1.15ns)   --->   "%store_ln198 = store i32 %output_reg_0_3_1, i10 %output_l1_pass_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 347 'store' 'store_ln198' <Predicate = (and_ln189_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.split4._crit_edge.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:199->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 348 'br' 'br_ln199' <Predicate = (and_ln189_3)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum, i32 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 349 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_1, i32 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 350 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_2, i32 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 351 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_4, i32 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 352 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_5, i32 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 353 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_6, i32 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 354 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_8, i32 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 355 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_9, i32 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 356 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_10, i32 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 357 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_12, i32 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 358 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_13, i32 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 359 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln179 = store i32 %psum_14, i32 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 360 'store' 'store_ln179' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln210 = br void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:210->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:404->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 361 'br' 'br_ln210' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%ret_ln368 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:368]   --->   Operation 362 'ret' 'ret_ln368' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l1buf_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_119]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_220]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l1buf_321]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l1_pass_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1                        (read             ) [ 00000000000]
p_read_2                        (read             ) [ 00000000000]
p_read_3                        (read             ) [ 00000000000]
p_read_4                        (read             ) [ 00000000000]
p_read_5                        (read             ) [ 00000000000]
p_read_6                        (read             ) [ 00000000000]
p_read_7                        (read             ) [ 00000000000]
p_read_8                        (read             ) [ 00000000000]
p_read_9                        (read             ) [ 00000000000]
p_read_10                       (read             ) [ 00000000000]
p_read_11                       (read             ) [ 00000000000]
p_read_12                       (read             ) [ 00000000000]
p_read_13                       (read             ) [ 00000000000]
p_read_14                       (read             ) [ 00000000000]
p_read_15                       (read             ) [ 00000000000]
p_read93                        (read             ) [ 00000000000]
output_reg_0_0                  (alloca           ) [ 00111111111]
output_reg_0_1                  (alloca           ) [ 00111111111]
output_reg_0_2                  (alloca           ) [ 00111111111]
output_reg_0_3                  (alloca           ) [ 00111111110]
output_reg_1_0                  (alloca           ) [ 00111111111]
output_reg_1_1                  (alloca           ) [ 00111111111]
output_reg_1_2                  (alloca           ) [ 00111111111]
output_reg_1_3                  (alloca           ) [ 00111111110]
output_reg_2_0                  (alloca           ) [ 00111111111]
output_reg_2_1                  (alloca           ) [ 00111111111]
output_reg_2_2                  (alloca           ) [ 00111111111]
output_reg_2_3                  (alloca           ) [ 00111111110]
output_reg_3_0                  (alloca           ) [ 00111111111]
output_reg_3_1                  (alloca           ) [ 00111111111]
output_reg_3_2                  (alloca           ) [ 00111111111]
output_reg_3_3                  (alloca           ) [ 00111111110]
specinterface_ln0               (specinterface    ) [ 00000000000]
specinterface_ln0               (specinterface    ) [ 00000000000]
specinterface_ln0               (specinterface    ) [ 00000000000]
s_read                          (read             ) [ 00000000000]
r_read                          (read             ) [ 00000000000]
tmp                             (read             ) [ 00000000000]
mul_ln289                       (mul              ) [ 00111111110]
add_ln289                       (add              ) [ 00111111110]
or_ln368                        (or               ) [ 00000000000]
icmp_ln368                      (icmp             ) [ 00111111110]
icmp_ln129                      (icmp             ) [ 01111111111]
br_ln129                        (br               ) [ 00000000000]
empty_27                        (alloca           ) [ 00111111110]
empty_28                        (alloca           ) [ 00111111110]
empty_29                        (alloca           ) [ 00111111110]
empty_30                        (alloca           ) [ 00111111110]
empty_31                        (alloca           ) [ 00111111110]
empty_32                        (alloca           ) [ 00111111110]
empty_33                        (alloca           ) [ 00111111110]
empty_34                        (alloca           ) [ 00111111110]
empty_35                        (alloca           ) [ 00111111110]
empty_36                        (alloca           ) [ 00111111110]
empty_37                        (alloca           ) [ 00111111110]
empty_38                        (alloca           ) [ 00111111110]
weight_regfile315_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile314_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile313_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile312_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile211_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile210_load_cast_i_i (sext             ) [ 00111111110]
weight_regfile29_load_cast_i_i  (sext             ) [ 00111111110]
weight_regfile28_load_cast_i_i  (sext             ) [ 00111111110]
weight_regfile17_load_cast_i_i  (sext             ) [ 00111111110]
weight_regfile16_load_cast_i_i  (sext             ) [ 00111111110]
weight_regfile15_load_cast_i_i  (sext             ) [ 00111111110]
weight_regfile14_load_cast_i_i  (sext             ) [ 00111111110]
weight_regfile3_load_cast_i_i   (sext             ) [ 00111111110]
weight_regfile2_load_cast_i_i   (sext             ) [ 00111111110]
weight_regfile1_load_cast_i_i   (sext             ) [ 00111111110]
weight_regfile_load_cast_i_i    (sext             ) [ 00111111110]
br_ln129                        (br               ) [ 01111111110]
i                               (phi              ) [ 00111000010]
icmp_ln129_1                    (icmp             ) [ 00111111110]
add_ln129                       (add              ) [ 01111111110]
br_ln129                        (br               ) [ 00000000000]
zext_ln144                      (zext             ) [ 00111000000]
data_l1buf_018_addr             (getelementptr    ) [ 00110000000]
p_load140                       (load             ) [ 00000000000]
p_load136                       (load             ) [ 00000000000]
p_load129                       (load             ) [ 00000000000]
store_ln129                     (store            ) [ 00000000000]
store_ln129                     (store            ) [ 00000000000]
p_load                          (load             ) [ 00000000000]
trunc_ln144                     (trunc            ) [ 00101000000]
data_l1buf_018_load             (load             ) [ 00000000000]
add_ln141                       (add              ) [ 00000000000]
zext_ln144_1                    (zext             ) [ 00101000000]
data_l1buf_119_addr             (getelementptr    ) [ 00101000000]
store_ln189                     (store            ) [ 00000000000]
sext_ln181_6                    (sext             ) [ 00101100000]
sext_ln181_9                    (sext             ) [ 00101100000]
sext_ln181_12                   (sext             ) [ 00101100000]
sext_ln182_4                    (sext             ) [ 00101100000]
p_load141                       (load             ) [ 00000000000]
p_load137                       (load             ) [ 00000000000]
p_load131                       (load             ) [ 00000000000]
store_ln129                     (store            ) [ 00000000000]
store_ln129                     (store            ) [ 00000000000]
p_load130                       (load             ) [ 00000000000]
zext_ln129                      (zext             ) [ 00100111110]
icmp_ln143                      (icmp             ) [ 00000000000]
data_l1buf_119_load             (load             ) [ 00000000000]
select_ln143                    (select           ) [ 00000000000]
add_ln141_2                     (add              ) [ 00000000000]
zext_ln144_2                    (zext             ) [ 00000000000]
data_l1buf_220_addr             (getelementptr    ) [ 00100100000]
add_ln141_4                     (add              ) [ 00000000000]
zext_ln144_3                    (zext             ) [ 00100100000]
output_l1_local_3_addr          (getelementptr    ) [ 00100100000]
output_l1_local_2_addr          (getelementptr    ) [ 00100100000]
output_l1_local_1_addr          (getelementptr    ) [ 00100100000]
output_l1_local_0_addr          (getelementptr    ) [ 00100100000]
add_ln189                       (add              ) [ 00000000000]
icmp_ln189                      (icmp             ) [ 00100111110]
store_ln189                     (store            ) [ 00000000000]
add_ln189_1                     (add              ) [ 00000000000]
icmp_ln189_1                    (icmp             ) [ 00100111110]
add_ln189_2                     (add              ) [ 00000000000]
icmp_ln189_2                    (icmp             ) [ 00100111110]
icmp_ln189_3                    (icmp             ) [ 00100100000]
sext_ln181_5                    (sext             ) [ 00100110000]
sext_ln181_8                    (sext             ) [ 00100110000]
sext_ln181_11                   (sext             ) [ 00100110000]
sext_ln181_14                   (sext             ) [ 00100110000]
p_load142                       (load             ) [ 00000000000]
p_load138                       (load             ) [ 00000000000]
p_load133                       (load             ) [ 00000000000]
store_ln129                     (store            ) [ 00000000000]
store_ln129                     (store            ) [ 00000000000]
p_load132                       (load             ) [ 00000000000]
add_ln141_1                     (add              ) [ 00000000000]
tmp_3                           (bitselect        ) [ 00000000000]
data_l1buf_220_load             (load             ) [ 00000000000]
select_ln143_1                  (select           ) [ 00000000000]
add_ln141_3                     (add              ) [ 00100011110]
tmp_4                           (bitselect        ) [ 00100010000]
xor_ln143                       (xor              ) [ 00000000000]
data_l1buf_321_addr             (getelementptr    ) [ 00100010000]
tmp_5                           (bitselect        ) [ 00000000000]
or_ln153                        (or               ) [ 00000000000]
output_l1_local_3_load          (load             ) [ 00000000000]
psum_3                          (select           ) [ 00100010000]
tmp_6                           (bitselect        ) [ 00000000000]
or_ln153_1                      (or               ) [ 00000000000]
output_l1_local_2_load          (load             ) [ 00000000000]
psum_7                          (select           ) [ 00100010000]
add_ln151                       (add              ) [ 00000000000]
tmp_7                           (bitselect        ) [ 00000000000]
or_ln153_2                      (or               ) [ 00000000000]
output_l1_local_1_load          (load             ) [ 00000000000]
psum_11                         (select           ) [ 00100010000]
output_l1_local_0_load          (load             ) [ 00000000000]
psum_15                         (select           ) [ 00100010000]
store_ln189                     (store            ) [ 00000000000]
and_ln189_3                     (and              ) [ 00100011110]
br_ln189                        (br               ) [ 00000000000]
sext_ln181_4                    (sext             ) [ 00100011000]
sext_ln181_7                    (sext             ) [ 00100011000]
sext_ln181_10                   (sext             ) [ 00100011000]
sext_ln181_13                   (sext             ) [ 00100011000]
mul_ln182_6                     (mul              ) [ 00000000000]
sext_ln182_7                    (sext             ) [ 00100010000]
mul_ln182_9                     (mul              ) [ 00000000000]
sext_ln182_10                   (sext             ) [ 00100010000]
mul_ln182_12                    (mul              ) [ 00000000000]
sext_ln182_13                   (sext             ) [ 00100010000]
mul_ln182_15                    (mul              ) [ 00000000000]
sext_ln181_15                   (sext             ) [ 00100010000]
psum_14                         (phi              ) [ 00111111011]
psum_13                         (phi              ) [ 00111111111]
psum_12                         (phi              ) [ 00111111111]
psum_10                         (phi              ) [ 00111111011]
psum_9                          (phi              ) [ 00111111111]
psum_8                          (phi              ) [ 00111111111]
psum_6                          (phi              ) [ 00111111011]
psum_5                          (phi              ) [ 00111111111]
psum_4                          (phi              ) [ 00111111111]
psum_2                          (phi              ) [ 00111111011]
psum_1                          (phi              ) [ 00111111111]
psum                            (phi              ) [ 00111111111]
p_load143                       (load             ) [ 00000000000]
p_load139                       (load             ) [ 00000000000]
p_load135                       (load             ) [ 00000000000]
store_ln129                     (store            ) [ 00000000000]
store_ln129                     (store            ) [ 00000000000]
p_load134                       (load             ) [ 00000000000]
data_l1buf_321_load             (load             ) [ 00000000000]
select_ln143_2                  (select           ) [ 00000000000]
sext_ln182                      (sext             ) [ 00100001100]
sext_ln182_1                    (sext             ) [ 00100001100]
sext_ln182_2                    (sext             ) [ 00100001100]
sext_ln182_3                    (sext             ) [ 00100001100]
store_ln189                     (store            ) [ 00000000000]
mul_ln182_5                     (mul              ) [ 00000000000]
sext_ln182_6                    (sext             ) [ 00100001000]
mul_ln182_8                     (mul              ) [ 00000000000]
sext_ln182_9                    (sext             ) [ 00100001000]
mul_ln182_11                    (mul              ) [ 00000000000]
sext_ln182_12                   (sext             ) [ 00100001000]
mul_ln182_14                    (mul              ) [ 00000000000]
sext_ln182_15                   (sext             ) [ 00100001000]
add_ln181_2                     (add              ) [ 01111111110]
add_ln181_5                     (add              ) [ 01111111110]
add_ln181_8                     (add              ) [ 01111111110]
add_ln181_11                    (add              ) [ 01111111110]
mul_ln182_4                     (mul              ) [ 00000000000]
sext_ln182_5                    (sext             ) [ 00100000100]
mul_ln182_7                     (mul              ) [ 00000000000]
sext_ln182_8                    (sext             ) [ 00100000100]
mul_ln182_10                    (mul              ) [ 00000000000]
sext_ln182_11                   (sext             ) [ 00100000100]
mul_ln182_13                    (mul              ) [ 00000000000]
sext_ln182_14                   (sext             ) [ 00100000100]
add_ln181_1                     (add              ) [ 01111110110]
add_ln181_4                     (add              ) [ 01111110110]
add_ln181_7                     (add              ) [ 01111110110]
add_ln181_10                    (add              ) [ 01111110110]
mul_ln182                       (mul              ) [ 00000000000]
sext_ln181                      (sext             ) [ 00100000010]
mul_ln182_1                     (mul              ) [ 00000000000]
sext_ln181_1                    (sext             ) [ 00100000010]
mul_ln182_2                     (mul              ) [ 00000000000]
sext_ln181_2                    (sext             ) [ 00100000010]
mul_ln182_3                     (mul              ) [ 00000000000]
sext_ln181_3                    (sext             ) [ 00100000010]
add_ln181                       (add              ) [ 01111111110]
add_ln181_3                     (add              ) [ 01111111110]
add_ln181_6                     (add              ) [ 01111111110]
add_ln181_9                     (add              ) [ 01111111110]
br_ln0                          (br               ) [ 01111111110]
specpipeline_ln129              (specpipeline     ) [ 00000000000]
speclooptripcount_ln129         (speclooptripcount) [ 00000000000]
specloopname_ln129              (specloopname     ) [ 00000000000]
zext_ln141                      (zext             ) [ 00000000000]
output_reg_3_3_1                (add              ) [ 00000000000]
store_ln180                     (store            ) [ 00000000000]
output_reg_2_3_1                (add              ) [ 00000000000]
store_ln180                     (store            ) [ 00000000000]
output_reg_1_3_1                (add              ) [ 00000000000]
store_ln180                     (store            ) [ 00000000000]
output_reg_0_3_1                (add              ) [ 00000000000]
store_ln180                     (store            ) [ 00000000000]
add_ln188                       (add              ) [ 00000000000]
zext_ln188                      (zext             ) [ 00000000000]
tmp_8                           (bitselect        ) [ 00000000000]
xor_ln188                       (xor              ) [ 00000000000]
and_ln189                       (and              ) [ 00111111110]
br_ln189                        (br               ) [ 00000000000]
output_l1_local_3_addr_1        (getelementptr    ) [ 00000000000]
store_ln195                     (store            ) [ 00000000000]
output_l1_pass_3_addr           (getelementptr    ) [ 00000000000]
store_ln198                     (store            ) [ 00000000000]
br_ln199                        (br               ) [ 00000000000]
add_ln188_1                     (add              ) [ 00000000000]
zext_ln188_1                    (zext             ) [ 00000000000]
tmp_9                           (bitselect        ) [ 00000000000]
xor_ln188_1                     (xor              ) [ 00000000000]
and_ln189_1                     (and              ) [ 00111111110]
br_ln189                        (br               ) [ 00000000000]
output_l1_local_2_addr_1        (getelementptr    ) [ 00000000000]
store_ln195                     (store            ) [ 00000000000]
output_l1_pass_2_addr           (getelementptr    ) [ 00000000000]
store_ln198                     (store            ) [ 00000000000]
br_ln199                        (br               ) [ 00000000000]
add_ln188_2                     (add              ) [ 00000000000]
zext_ln188_2                    (zext             ) [ 00000000000]
tmp_10                          (bitselect        ) [ 00000000000]
xor_ln188_2                     (xor              ) [ 00000000000]
and_ln189_2                     (and              ) [ 00111111110]
br_ln189                        (br               ) [ 00000000000]
output_l1_local_1_addr_1        (getelementptr    ) [ 00000000000]
store_ln195                     (store            ) [ 00000000000]
output_l1_pass_1_addr           (getelementptr    ) [ 00000000000]
store_ln198                     (store            ) [ 00000000000]
br_ln199                        (br               ) [ 00000000000]
output_l1_local_0_addr_1        (getelementptr    ) [ 00000000000]
store_ln195                     (store            ) [ 00000000000]
output_l1_pass_0_addr           (getelementptr    ) [ 00000000000]
store_ln198                     (store            ) [ 00000000000]
br_ln199                        (br               ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
store_ln179                     (store            ) [ 00000000000]
br_ln210                        (br               ) [ 00000000000]
ret_ln368                       (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_l1buf_018">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_018"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_l1buf_119">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_119"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_l1buf_220">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_220"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_l1buf_321">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1buf_321"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l1_pass_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l1_pass_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l1_pass_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l1_pass_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_pass_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="empty">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="s">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="r">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="output_reg_0_0_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="output_reg_0_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_reg_0_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_reg_0_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_0_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="output_reg_1_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="output_reg_1_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="output_reg_1_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_reg_1_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_1_3/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="output_reg_2_0_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="output_reg_2_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="output_reg_2_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="output_reg_2_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_2_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="output_reg_3_0_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="output_reg_3_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="output_reg_3_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="output_reg_3_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg_3_3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="empty_27_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="empty_28_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_28/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="empty_29_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="empty_30_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_31_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_32_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="empty_33_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_33/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="empty_34_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_34/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_35_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_35/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_36_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_36/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_37_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_37/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_38_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_read_1_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_read_2_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_read_3_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_read_4_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_read_5_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_read_6_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_read_7_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_read_8_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_read_9_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_read_10_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_read_11_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_read_12_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_read_13_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="0"/>
<pin id="323" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_read_14_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_read_15_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_read93_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read93/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="s_read_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="r_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="data_l1buf_018_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="0"/>
<pin id="366" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_018_addr/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_018_load/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="data_l1buf_119_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="10" slack="0"/>
<pin id="379" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_119_addr/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="9" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_119_load/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="data_l1buf_220_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="10" slack="0"/>
<pin id="392" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_220_addr/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_220_load/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="output_l1_local_3_addr_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_3_addr/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="0" slack="0"/>
<pin id="413" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="414" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="416" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_3_load/4 store_ln195/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="output_l1_local_2_addr_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="10" slack="0"/>
<pin id="422" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_2_addr/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="0" slack="0"/>
<pin id="430" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="431" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="433" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_2_load/4 store_ln195/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="output_l1_local_1_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="10" slack="1"/>
<pin id="439" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_1_addr/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="0" slack="0"/>
<pin id="447" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="448" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="450" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_1_load/4 store_ln195/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="output_l1_local_0_addr_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="2"/>
<pin id="456" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_0_addr/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_access_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="10" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="0" slack="0"/>
<pin id="464" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="465" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="467" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_l1_local_0_load/4 store_ln195/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="data_l1buf_321_addr_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="32" slack="1"/>
<pin id="473" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1buf_321_addr/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_access_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l1buf_321_load/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="output_l1_local_3_addr_1_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="33" slack="0"/>
<pin id="486" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_3_addr_1/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="output_l1_pass_3_addr_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="33" slack="0"/>
<pin id="494" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_3_addr/9 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln198_access_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="output_l1_local_2_addr_1_gep_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="0" index="2" bw="33" slack="0"/>
<pin id="507" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_2_addr_1/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="output_l1_pass_2_addr_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="33" slack="0"/>
<pin id="515" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_2_addr/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln198_access_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="output_l1_local_1_addr_1_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="33" slack="0"/>
<pin id="528" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_1_addr_1/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="output_l1_pass_1_addr_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="33" slack="0"/>
<pin id="536" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_1_addr/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln198_access_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="output_l1_local_0_addr_1_gep_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="33" slack="0"/>
<pin id="549" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_local_0_addr_1/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="output_l1_pass_0_addr_gep_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="0" index="2" bw="33" slack="0"/>
<pin id="557" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_0_addr/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln198_access_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln198/9 "/>
</bind>
</comp>

<comp id="566" class="1005" name="i_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="i_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="1" slack="1"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="578" class="1005" name="psum_14_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_14 (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="psum_14_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="1" slack="5"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_14/6 "/>
</bind>
</comp>

<comp id="590" class="1005" name="psum_13_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_13 (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="psum_13_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="1" slack="5"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_13/6 "/>
</bind>
</comp>

<comp id="602" class="1005" name="psum_12_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_12 (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="psum_12_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="1" slack="5"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_12/6 "/>
</bind>
</comp>

<comp id="614" class="1005" name="psum_10_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_10 (phireg) "/>
</bind>
</comp>

<comp id="618" class="1004" name="psum_10_phi_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="2" bw="1" slack="5"/>
<pin id="622" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="623" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_10/6 "/>
</bind>
</comp>

<comp id="626" class="1005" name="psum_9_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_9 (phireg) "/>
</bind>
</comp>

<comp id="630" class="1004" name="psum_9_phi_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="633" dir="0" index="2" bw="1" slack="5"/>
<pin id="634" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="635" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_9/6 "/>
</bind>
</comp>

<comp id="638" class="1005" name="psum_8_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_8 (phireg) "/>
</bind>
</comp>

<comp id="642" class="1004" name="psum_8_phi_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="645" dir="0" index="2" bw="1" slack="5"/>
<pin id="646" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="647" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_8/6 "/>
</bind>
</comp>

<comp id="650" class="1005" name="psum_6_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_6 (phireg) "/>
</bind>
</comp>

<comp id="654" class="1004" name="psum_6_phi_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="657" dir="0" index="2" bw="1" slack="5"/>
<pin id="658" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="659" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_6/6 "/>
</bind>
</comp>

<comp id="662" class="1005" name="psum_5_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_5 (phireg) "/>
</bind>
</comp>

<comp id="666" class="1004" name="psum_5_phi_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="669" dir="0" index="2" bw="1" slack="5"/>
<pin id="670" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="671" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_5/6 "/>
</bind>
</comp>

<comp id="674" class="1005" name="psum_4_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_4 (phireg) "/>
</bind>
</comp>

<comp id="678" class="1004" name="psum_4_phi_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="681" dir="0" index="2" bw="1" slack="5"/>
<pin id="682" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="683" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_4/6 "/>
</bind>
</comp>

<comp id="686" class="1005" name="psum_2_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_2 (phireg) "/>
</bind>
</comp>

<comp id="690" class="1004" name="psum_2_phi_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="693" dir="0" index="2" bw="1" slack="5"/>
<pin id="694" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="695" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_2/6 "/>
</bind>
</comp>

<comp id="698" class="1005" name="psum_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_1 (phireg) "/>
</bind>
</comp>

<comp id="702" class="1004" name="psum_1_phi_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="705" dir="0" index="2" bw="1" slack="5"/>
<pin id="706" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="707" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum_1/6 "/>
</bind>
</comp>

<comp id="710" class="1005" name="psum_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum (phireg) "/>
</bind>
</comp>

<comp id="714" class="1004" name="psum_phi_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="717" dir="0" index="2" bw="1" slack="5"/>
<pin id="718" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="719" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="psum/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="mul_ln289_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln289/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln289_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="4" slack="0"/>
<pin id="731" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln289/1 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_ln368_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln368/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="icmp_ln368_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="icmp_ln129_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="weight_regfile315_load_cast_i_i_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile315_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="weight_regfile314_load_cast_i_i_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile314_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="weight_regfile313_load_cast_i_i_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="0"/>
<pin id="762" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile313_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="weight_regfile312_load_cast_i_i_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile312_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="weight_regfile211_load_cast_i_i_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile211_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="weight_regfile210_load_cast_i_i_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile210_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="weight_regfile29_load_cast_i_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile29_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="weight_regfile28_load_cast_i_i_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile28_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="weight_regfile17_load_cast_i_i_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile17_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="weight_regfile16_load_cast_i_i_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile16_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="weight_regfile15_load_cast_i_i_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile15_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="796" class="1004" name="weight_regfile14_load_cast_i_i_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="0"/>
<pin id="798" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile14_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="weight_regfile3_load_cast_i_i_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile3_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="weight_regfile2_load_cast_i_i_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile2_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="weight_regfile1_load_cast_i_i_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile1_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="weight_regfile_load_cast_i_i_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="weight_regfile_load_cast_i_i/1 "/>
</bind>
</comp>

<comp id="816" class="1004" name="icmp_ln129_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="1"/>
<pin id="819" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129_1/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln129_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln144_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_load140_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="2"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load140/3 "/>
</bind>
</comp>

<comp id="835" class="1004" name="p_load136_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="2"/>
<pin id="837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load136/3 "/>
</bind>
</comp>

<comp id="838" class="1004" name="p_load129_load_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="2"/>
<pin id="840" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load129/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="store_ln129_store_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="2"/>
<pin id="844" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/3 "/>
</bind>
</comp>

<comp id="846" class="1004" name="store_ln129_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="2"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_load_load_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="2"/>
<pin id="853" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="854" class="1004" name="trunc_ln144_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/3 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln141_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="10" slack="0"/>
<pin id="861" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/3 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln144_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="0"/>
<pin id="866" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/3 "/>
</bind>
</comp>

<comp id="869" class="1004" name="store_ln189_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="2"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln181_6_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_6/3 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln181_9_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_9/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="sext_ln181_12_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_12/3 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sext_ln182_4_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182_4/3 "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_load141_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="3"/>
<pin id="892" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load141/4 "/>
</bind>
</comp>

<comp id="893" class="1004" name="p_load137_load_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="8" slack="3"/>
<pin id="895" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load137/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="p_load131_load_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="3"/>
<pin id="898" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load131/4 "/>
</bind>
</comp>

<comp id="899" class="1004" name="store_ln129_store_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="3"/>
<pin id="902" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="store_ln129_store_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="3"/>
<pin id="907" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="p_load130_load_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="3"/>
<pin id="911" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load130/4 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln129_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="2"/>
<pin id="914" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/4 "/>
</bind>
</comp>

<comp id="916" class="1004" name="icmp_ln143_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="2"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/4 "/>
</bind>
</comp>

<comp id="922" class="1004" name="select_ln143_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="0" index="2" bw="8" slack="0"/>
<pin id="926" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="add_ln141_2_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="2" slack="0"/>
<pin id="932" dir="0" index="1" bw="10" slack="1"/>
<pin id="933" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_2/4 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln144_2_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="0"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_2/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln141_4_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="3" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="2"/>
<pin id="944" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_4/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln144_3_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="0"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_3/4 "/>
</bind>
</comp>

<comp id="952" class="1004" name="add_ln189_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="2"/>
<pin id="955" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/4 "/>
</bind>
</comp>

<comp id="958" class="1004" name="icmp_ln189_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="0"/>
<pin id="960" dir="0" index="1" bw="32" slack="3"/>
<pin id="961" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="store_ln189_store_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="3"/>
<pin id="966" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/4 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln189_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="2"/>
<pin id="970" dir="0" index="1" bw="4" slack="0"/>
<pin id="971" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189_1/4 "/>
</bind>
</comp>

<comp id="974" class="1004" name="icmp_ln189_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="0" index="1" bw="32" slack="3"/>
<pin id="977" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_1/4 "/>
</bind>
</comp>

<comp id="979" class="1004" name="add_ln189_2_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="2"/>
<pin id="981" dir="0" index="1" bw="3" slack="0"/>
<pin id="982" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189_2/4 "/>
</bind>
</comp>

<comp id="985" class="1004" name="icmp_ln189_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="3"/>
<pin id="988" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_2/4 "/>
</bind>
</comp>

<comp id="990" class="1004" name="icmp_ln189_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="3"/>
<pin id="993" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_3/4 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sext_ln181_5_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_5/4 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln181_8_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="0"/>
<pin id="1001" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_8/4 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sext_ln181_11_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_11/4 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="sext_ln181_14_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="8" slack="0"/>
<pin id="1009" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_14/4 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="p_load142_load_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="4"/>
<pin id="1013" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load142/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_load138_load_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="4"/>
<pin id="1016" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load138/5 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="p_load133_load_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="8" slack="4"/>
<pin id="1019" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load133/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="store_ln129_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="0" index="1" bw="8" slack="4"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/5 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="store_ln129_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="0"/>
<pin id="1027" dir="0" index="1" bw="8" slack="4"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/5 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="p_load132_load_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="8" slack="4"/>
<pin id="1032" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load132/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln141_1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="2" slack="0"/>
<pin id="1035" dir="0" index="1" bw="32" slack="1"/>
<pin id="1036" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_1/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_3_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="33" slack="0"/>
<pin id="1041" dir="0" index="2" bw="7" slack="0"/>
<pin id="1042" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="select_ln143_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="0" index="2" bw="8" slack="0"/>
<pin id="1050" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143_1/5 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="add_ln141_3_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="3" slack="0"/>
<pin id="1056" dir="0" index="1" bw="32" slack="1"/>
<pin id="1057" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_3/5 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_4_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="33" slack="0"/>
<pin id="1062" dir="0" index="2" bw="7" slack="0"/>
<pin id="1063" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="xor_ln143_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln143/5 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_5_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="33" slack="0"/>
<pin id="1076" dir="0" index="2" bw="7" slack="0"/>
<pin id="1077" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="or_ln153_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="4"/>
<pin id="1084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln153/5 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="psum_3_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="0" index="2" bw="32" slack="0"/>
<pin id="1090" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_3/5 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_6_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="33" slack="0"/>
<pin id="1097" dir="0" index="2" bw="7" slack="0"/>
<pin id="1098" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="or_ln153_1_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="4"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln153_1/5 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="psum_7_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="0" index="2" bw="32" slack="0"/>
<pin id="1111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_7/5 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="add_ln151_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="1"/>
<pin id="1118" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/5 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_7_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="0"/>
<pin id="1122" dir="0" index="1" bw="33" slack="0"/>
<pin id="1123" dir="0" index="2" bw="7" slack="0"/>
<pin id="1124" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="or_ln153_2_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="4"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln153_2/5 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="psum_11_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="0" index="2" bw="32" slack="0"/>
<pin id="1137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_11/5 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="psum_15_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="4"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="0" index="2" bw="32" slack="0"/>
<pin id="1145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="psum_15/5 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="store_ln189_store_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="0"/>
<pin id="1150" dir="0" index="1" bw="8" slack="4"/>
<pin id="1151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/5 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="and_ln189_3_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="1"/>
<pin id="1155" dir="0" index="1" bw="1" slack="0"/>
<pin id="1156" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_3/5 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="sext_ln181_4_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_4/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="sext_ln181_7_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="0"/>
<pin id="1164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_7/5 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="sext_ln181_10_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="0"/>
<pin id="1168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_10/5 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="sext_ln181_13_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="8" slack="0"/>
<pin id="1172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181_13/5 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="p_load143_load_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="5"/>
<pin id="1176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load143/6 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="p_load139_load_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="5"/>
<pin id="1179" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load139/6 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="p_load135_load_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="5"/>
<pin id="1182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load135/6 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="store_ln129_store_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="8" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="5"/>
<pin id="1186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/6 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="store_ln129_store_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="0"/>
<pin id="1190" dir="0" index="1" bw="8" slack="5"/>
<pin id="1191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/6 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="p_load134_load_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="5"/>
<pin id="1195" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load134/6 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="select_ln143_2_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="1"/>
<pin id="1198" dir="0" index="1" bw="1" slack="0"/>
<pin id="1199" dir="0" index="2" bw="8" slack="0"/>
<pin id="1200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143_2/6 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="sext_ln182_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182/6 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="sext_ln182_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="0"/>
<pin id="1209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182_1/6 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="sext_ln182_2_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182_2/6 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="sext_ln182_3_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="0"/>
<pin id="1217" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln182_3/6 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="store_ln189_store_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="0"/>
<pin id="1221" dir="0" index="1" bw="8" slack="5"/>
<pin id="1222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/6 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="zext_ln141_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="33" slack="4"/>
<pin id="1226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/9 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="store_ln180_store_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="0"/>
<pin id="1231" dir="0" index="1" bw="32" slack="8"/>
<pin id="1232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/9 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="store_ln180_store_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="0" index="1" bw="32" slack="8"/>
<pin id="1236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/9 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="store_ln180_store_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="0"/>
<pin id="1239" dir="0" index="1" bw="32" slack="8"/>
<pin id="1240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/9 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="store_ln180_store_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="0"/>
<pin id="1243" dir="0" index="1" bw="32" slack="8"/>
<pin id="1244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/9 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="add_ln188_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="4" slack="0"/>
<pin id="1247" dir="0" index="1" bw="32" slack="5"/>
<pin id="1248" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188/9 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="zext_ln188_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="33" slack="0"/>
<pin id="1252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188/9 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_8_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="0"/>
<pin id="1258" dir="0" index="1" bw="33" slack="0"/>
<pin id="1259" dir="0" index="2" bw="7" slack="0"/>
<pin id="1260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="xor_ln188_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="1" slack="0"/>
<pin id="1266" dir="0" index="1" bw="1" slack="0"/>
<pin id="1267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln188/9 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="and_ln189_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="5"/>
<pin id="1272" dir="0" index="1" bw="1" slack="0"/>
<pin id="1273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189/9 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="add_ln188_1_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="5"/>
<pin id="1277" dir="0" index="1" bw="4" slack="0"/>
<pin id="1278" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188_1/9 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="zext_ln188_1_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="33" slack="0"/>
<pin id="1282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188_1/9 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="tmp_9_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="0"/>
<pin id="1288" dir="0" index="1" bw="33" slack="0"/>
<pin id="1289" dir="0" index="2" bw="7" slack="0"/>
<pin id="1290" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="xor_ln188_1_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="0"/>
<pin id="1296" dir="0" index="1" bw="1" slack="0"/>
<pin id="1297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln188_1/9 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="and_ln189_1_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="5"/>
<pin id="1302" dir="0" index="1" bw="1" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_1/9 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="add_ln188_2_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="5"/>
<pin id="1307" dir="0" index="1" bw="3" slack="0"/>
<pin id="1308" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln188_2/9 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="zext_ln188_2_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="33" slack="0"/>
<pin id="1312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln188_2/9 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="tmp_10_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="0"/>
<pin id="1318" dir="0" index="1" bw="33" slack="0"/>
<pin id="1319" dir="0" index="2" bw="7" slack="0"/>
<pin id="1320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="xor_ln188_2_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln188_2/9 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="and_ln189_2_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="5"/>
<pin id="1332" dir="0" index="1" bw="1" slack="0"/>
<pin id="1333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_2/9 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="store_ln179_store_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="1"/>
<pin id="1337" dir="0" index="1" bw="32" slack="6"/>
<pin id="1338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="store_ln179_store_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="32" slack="1"/>
<pin id="1342" dir="0" index="1" bw="32" slack="6"/>
<pin id="1343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="store_ln179_store_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="0" index="1" bw="32" slack="6"/>
<pin id="1348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="store_ln179_store_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="0" index="1" bw="32" slack="6"/>
<pin id="1353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="store_ln179_store_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="1"/>
<pin id="1357" dir="0" index="1" bw="32" slack="6"/>
<pin id="1358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="store_ln179_store_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="32" slack="1"/>
<pin id="1362" dir="0" index="1" bw="32" slack="6"/>
<pin id="1363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="store_ln179_store_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="1"/>
<pin id="1367" dir="0" index="1" bw="32" slack="6"/>
<pin id="1368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="store_ln179_store_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="1"/>
<pin id="1372" dir="0" index="1" bw="32" slack="6"/>
<pin id="1373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="store_ln179_store_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="0" index="1" bw="32" slack="6"/>
<pin id="1378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="store_ln179_store_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="0" index="1" bw="32" slack="6"/>
<pin id="1383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="store_ln179_store_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="0" index="1" bw="32" slack="6"/>
<pin id="1388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="store_ln179_store_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="0" index="1" bw="32" slack="6"/>
<pin id="1393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="1395" class="1007" name="grp_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="8" slack="0"/>
<pin id="1397" dir="0" index="1" bw="8" slack="2"/>
<pin id="1398" dir="0" index="2" bw="32" slack="0"/>
<pin id="1399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_6/3 sext_ln182_7/5 add_ln181_2/5 "/>
</bind>
</comp>

<comp id="1402" class="1007" name="grp_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="8" slack="0"/>
<pin id="1404" dir="0" index="1" bw="8" slack="2"/>
<pin id="1405" dir="0" index="2" bw="32" slack="0"/>
<pin id="1406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_9/3 sext_ln182_10/5 add_ln181_5/5 "/>
</bind>
</comp>

<comp id="1409" class="1007" name="grp_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="8" slack="0"/>
<pin id="1411" dir="0" index="1" bw="8" slack="2"/>
<pin id="1412" dir="0" index="2" bw="32" slack="0"/>
<pin id="1413" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_12/3 sext_ln182_13/5 add_ln181_8/5 "/>
</bind>
</comp>

<comp id="1416" class="1007" name="grp_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="0"/>
<pin id="1418" dir="0" index="1" bw="8" slack="2"/>
<pin id="1419" dir="0" index="2" bw="32" slack="0"/>
<pin id="1420" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_15/3 sext_ln181_15/5 add_ln181_11/5 "/>
</bind>
</comp>

<comp id="1423" class="1007" name="grp_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="8" slack="0"/>
<pin id="1425" dir="0" index="1" bw="8" slack="3"/>
<pin id="1426" dir="0" index="2" bw="32" slack="0"/>
<pin id="1427" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_5/4 sext_ln182_6/6 add_ln181_1/6 "/>
</bind>
</comp>

<comp id="1430" class="1007" name="grp_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="8" slack="0"/>
<pin id="1432" dir="0" index="1" bw="8" slack="3"/>
<pin id="1433" dir="0" index="2" bw="32" slack="0"/>
<pin id="1434" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_8/4 sext_ln182_9/6 add_ln181_4/6 "/>
</bind>
</comp>

<comp id="1437" class="1007" name="grp_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="8" slack="0"/>
<pin id="1439" dir="0" index="1" bw="8" slack="3"/>
<pin id="1440" dir="0" index="2" bw="32" slack="0"/>
<pin id="1441" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_11/4 sext_ln182_12/6 add_ln181_7/6 "/>
</bind>
</comp>

<comp id="1444" class="1007" name="grp_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="0"/>
<pin id="1446" dir="0" index="1" bw="8" slack="3"/>
<pin id="1447" dir="0" index="2" bw="32" slack="0"/>
<pin id="1448" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_14/4 sext_ln182_15/6 add_ln181_10/6 "/>
</bind>
</comp>

<comp id="1451" class="1007" name="grp_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="8" slack="0"/>
<pin id="1453" dir="0" index="1" bw="8" slack="4"/>
<pin id="1454" dir="0" index="2" bw="32" slack="1"/>
<pin id="1455" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_4/5 sext_ln182_5/7 add_ln181/7 "/>
</bind>
</comp>

<comp id="1458" class="1007" name="grp_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="8" slack="0"/>
<pin id="1460" dir="0" index="1" bw="8" slack="4"/>
<pin id="1461" dir="0" index="2" bw="32" slack="1"/>
<pin id="1462" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_7/5 sext_ln182_8/7 add_ln181_3/7 "/>
</bind>
</comp>

<comp id="1465" class="1007" name="grp_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="8" slack="0"/>
<pin id="1467" dir="0" index="1" bw="8" slack="4"/>
<pin id="1468" dir="0" index="2" bw="32" slack="1"/>
<pin id="1469" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_10/5 sext_ln182_11/7 add_ln181_6/7 "/>
</bind>
</comp>

<comp id="1472" class="1007" name="grp_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="0"/>
<pin id="1474" dir="0" index="1" bw="8" slack="4"/>
<pin id="1475" dir="0" index="2" bw="32" slack="1"/>
<pin id="1476" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_13/5 sext_ln182_14/7 add_ln181_9/7 "/>
</bind>
</comp>

<comp id="1479" class="1007" name="grp_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="8" slack="5"/>
<pin id="1481" dir="0" index="1" bw="8" slack="0"/>
<pin id="1482" dir="0" index="2" bw="32" slack="2"/>
<pin id="1483" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182/6 sext_ln181/8 output_reg_3_3_1/8 "/>
</bind>
</comp>

<comp id="1489" class="1007" name="grp_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="8" slack="5"/>
<pin id="1491" dir="0" index="1" bw="8" slack="0"/>
<pin id="1492" dir="0" index="2" bw="32" slack="2"/>
<pin id="1493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_1/6 sext_ln181_1/8 output_reg_2_3_1/8 "/>
</bind>
</comp>

<comp id="1499" class="1007" name="grp_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="8" slack="5"/>
<pin id="1501" dir="0" index="1" bw="8" slack="0"/>
<pin id="1502" dir="0" index="2" bw="32" slack="2"/>
<pin id="1503" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_2/6 sext_ln181_2/8 output_reg_1_3_1/8 "/>
</bind>
</comp>

<comp id="1509" class="1007" name="grp_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="5"/>
<pin id="1511" dir="0" index="1" bw="8" slack="0"/>
<pin id="1512" dir="0" index="2" bw="32" slack="2"/>
<pin id="1513" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln182_3/6 sext_ln181_3/8 output_reg_0_3_1/8 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="output_reg_0_0_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="6"/>
<pin id="1521" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_0_0 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="output_reg_0_1_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="32" slack="6"/>
<pin id="1526" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_0_1 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="output_reg_0_2_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="32" slack="6"/>
<pin id="1531" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_0_2 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="output_reg_0_3_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="8"/>
<pin id="1536" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_0_3 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="output_reg_1_0_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="32" slack="6"/>
<pin id="1541" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_1_0 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="output_reg_1_1_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="32" slack="6"/>
<pin id="1546" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_1_1 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="output_reg_1_2_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="6"/>
<pin id="1551" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_1_2 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="output_reg_1_3_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="32" slack="8"/>
<pin id="1556" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_1_3 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="output_reg_2_0_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="6"/>
<pin id="1561" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_2_0 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="output_reg_2_1_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="6"/>
<pin id="1566" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_2_1 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="output_reg_2_2_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="32" slack="6"/>
<pin id="1571" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_2_2 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="output_reg_2_3_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="32" slack="8"/>
<pin id="1576" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_2_3 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="output_reg_3_0_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="6"/>
<pin id="1581" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_3_0 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="output_reg_3_1_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="6"/>
<pin id="1586" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_3_1 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="output_reg_3_2_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="32" slack="6"/>
<pin id="1591" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="output_reg_3_2 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="output_reg_3_3_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="8"/>
<pin id="1596" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="output_reg_3_3 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="mul_ln289_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="32" slack="3"/>
<pin id="1601" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln289 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="add_ln289_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="32" slack="1"/>
<pin id="1609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln289 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="icmp_ln368_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="1" slack="3"/>
<pin id="1614" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln368 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="icmp_ln129_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="1" slack="1"/>
<pin id="1622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="empty_27_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="8" slack="5"/>
<pin id="1626" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="empty_28_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="8" slack="4"/>
<pin id="1632" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="empty_29_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="8" slack="3"/>
<pin id="1638" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_29 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="empty_30_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="8" slack="2"/>
<pin id="1644" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="empty_31_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="8" slack="5"/>
<pin id="1650" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_31 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="empty_32_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="8" slack="4"/>
<pin id="1656" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="empty_33_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="8" slack="3"/>
<pin id="1662" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="empty_34_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="8" slack="2"/>
<pin id="1668" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="empty_35_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="8" slack="5"/>
<pin id="1674" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="empty_36_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="8" slack="4"/>
<pin id="1681" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="empty_37_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="8" slack="3"/>
<pin id="1688" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="empty_38_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="8" slack="2"/>
<pin id="1695" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="weight_regfile315_load_cast_i_i_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="16" slack="5"/>
<pin id="1702" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile315_load_cast_i_i "/>
</bind>
</comp>

<comp id="1705" class="1005" name="weight_regfile314_load_cast_i_i_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="16" slack="4"/>
<pin id="1707" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile314_load_cast_i_i "/>
</bind>
</comp>

<comp id="1710" class="1005" name="weight_regfile313_load_cast_i_i_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="16" slack="3"/>
<pin id="1712" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile313_load_cast_i_i "/>
</bind>
</comp>

<comp id="1715" class="1005" name="weight_regfile312_load_cast_i_i_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="16" slack="2"/>
<pin id="1717" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile312_load_cast_i_i "/>
</bind>
</comp>

<comp id="1720" class="1005" name="weight_regfile211_load_cast_i_i_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="16" slack="5"/>
<pin id="1722" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile211_load_cast_i_i "/>
</bind>
</comp>

<comp id="1725" class="1005" name="weight_regfile210_load_cast_i_i_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="16" slack="4"/>
<pin id="1727" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile210_load_cast_i_i "/>
</bind>
</comp>

<comp id="1730" class="1005" name="weight_regfile29_load_cast_i_i_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="16" slack="3"/>
<pin id="1732" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile29_load_cast_i_i "/>
</bind>
</comp>

<comp id="1735" class="1005" name="weight_regfile28_load_cast_i_i_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="16" slack="2"/>
<pin id="1737" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile28_load_cast_i_i "/>
</bind>
</comp>

<comp id="1740" class="1005" name="weight_regfile17_load_cast_i_i_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="16" slack="5"/>
<pin id="1742" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile17_load_cast_i_i "/>
</bind>
</comp>

<comp id="1745" class="1005" name="weight_regfile16_load_cast_i_i_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="16" slack="4"/>
<pin id="1747" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile16_load_cast_i_i "/>
</bind>
</comp>

<comp id="1750" class="1005" name="weight_regfile15_load_cast_i_i_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="16" slack="3"/>
<pin id="1752" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile15_load_cast_i_i "/>
</bind>
</comp>

<comp id="1755" class="1005" name="weight_regfile14_load_cast_i_i_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="16" slack="2"/>
<pin id="1757" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile14_load_cast_i_i "/>
</bind>
</comp>

<comp id="1760" class="1005" name="weight_regfile3_load_cast_i_i_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="16" slack="5"/>
<pin id="1762" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="weight_regfile3_load_cast_i_i "/>
</bind>
</comp>

<comp id="1765" class="1005" name="weight_regfile2_load_cast_i_i_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="16" slack="4"/>
<pin id="1767" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="weight_regfile2_load_cast_i_i "/>
</bind>
</comp>

<comp id="1770" class="1005" name="weight_regfile1_load_cast_i_i_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="16" slack="3"/>
<pin id="1772" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_regfile1_load_cast_i_i "/>
</bind>
</comp>

<comp id="1775" class="1005" name="weight_regfile_load_cast_i_i_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="16" slack="2"/>
<pin id="1777" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_load_cast_i_i "/>
</bind>
</comp>

<comp id="1780" class="1005" name="icmp_ln129_1_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="1" slack="1"/>
<pin id="1782" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129_1 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="add_ln129_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="0"/>
<pin id="1786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln129 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="zext_ln144_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="64" slack="2"/>
<pin id="1791" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln144 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="data_l1buf_018_addr_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="9" slack="1"/>
<pin id="1796" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_018_addr "/>
</bind>
</comp>

<comp id="1799" class="1005" name="trunc_ln144_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="10" slack="1"/>
<pin id="1801" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144 "/>
</bind>
</comp>

<comp id="1804" class="1005" name="zext_ln144_1_reg_1804">
<pin_list>
<pin id="1805" dir="0" index="0" bw="64" slack="1"/>
<pin id="1806" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln144_1 "/>
</bind>
</comp>

<comp id="1809" class="1005" name="data_l1buf_119_addr_reg_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="9" slack="1"/>
<pin id="1811" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_119_addr "/>
</bind>
</comp>

<comp id="1814" class="1005" name="sext_ln181_6_reg_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="16" slack="1"/>
<pin id="1816" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_6 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="sext_ln181_9_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="16" slack="1"/>
<pin id="1821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_9 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="sext_ln181_12_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="16" slack="1"/>
<pin id="1826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_12 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="sext_ln182_4_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="16" slack="1"/>
<pin id="1831" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln182_4 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="zext_ln129_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="33" slack="1"/>
<pin id="1836" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln129 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="data_l1buf_220_addr_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="9" slack="1"/>
<pin id="1846" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_220_addr "/>
</bind>
</comp>

<comp id="1849" class="1005" name="zext_ln144_3_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="64" slack="1"/>
<pin id="1851" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln144_3 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="output_l1_local_3_addr_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="10" slack="1"/>
<pin id="1856" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_3_addr "/>
</bind>
</comp>

<comp id="1859" class="1005" name="output_l1_local_2_addr_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="10" slack="1"/>
<pin id="1861" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_2_addr "/>
</bind>
</comp>

<comp id="1864" class="1005" name="output_l1_local_1_addr_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="10" slack="1"/>
<pin id="1866" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_1_addr "/>
</bind>
</comp>

<comp id="1869" class="1005" name="output_l1_local_0_addr_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="10" slack="1"/>
<pin id="1871" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_local_0_addr "/>
</bind>
</comp>

<comp id="1874" class="1005" name="icmp_ln189_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="1" slack="5"/>
<pin id="1876" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln189 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="icmp_ln189_1_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="1" slack="5"/>
<pin id="1881" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln189_1 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="icmp_ln189_2_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="1" slack="5"/>
<pin id="1886" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln189_2 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="icmp_ln189_3_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="1"/>
<pin id="1891" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln189_3 "/>
</bind>
</comp>

<comp id="1894" class="1005" name="sext_ln181_5_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="16" slack="1"/>
<pin id="1896" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_5 "/>
</bind>
</comp>

<comp id="1899" class="1005" name="sext_ln181_8_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="16" slack="1"/>
<pin id="1901" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_8 "/>
</bind>
</comp>

<comp id="1904" class="1005" name="sext_ln181_11_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="16" slack="1"/>
<pin id="1906" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_11 "/>
</bind>
</comp>

<comp id="1909" class="1005" name="sext_ln181_14_reg_1909">
<pin_list>
<pin id="1910" dir="0" index="0" bw="16" slack="1"/>
<pin id="1911" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_14 "/>
</bind>
</comp>

<comp id="1914" class="1005" name="add_ln141_3_reg_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="33" slack="4"/>
<pin id="1916" dir="1" index="1" bw="33" slack="4"/>
</pin_list>
<bind>
<opset="add_ln141_3 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="tmp_4_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="1" slack="1"/>
<pin id="1921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1924" class="1005" name="data_l1buf_321_addr_reg_1924">
<pin_list>
<pin id="1925" dir="0" index="0" bw="9" slack="1"/>
<pin id="1926" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_l1buf_321_addr "/>
</bind>
</comp>

<comp id="1929" class="1005" name="psum_3_reg_1929">
<pin_list>
<pin id="1930" dir="0" index="0" bw="32" slack="1"/>
<pin id="1931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_3 "/>
</bind>
</comp>

<comp id="1934" class="1005" name="psum_7_reg_1934">
<pin_list>
<pin id="1935" dir="0" index="0" bw="32" slack="1"/>
<pin id="1936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_7 "/>
</bind>
</comp>

<comp id="1939" class="1005" name="psum_11_reg_1939">
<pin_list>
<pin id="1940" dir="0" index="0" bw="32" slack="1"/>
<pin id="1941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_11 "/>
</bind>
</comp>

<comp id="1944" class="1005" name="psum_15_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="32" slack="1"/>
<pin id="1946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="psum_15 "/>
</bind>
</comp>

<comp id="1949" class="1005" name="and_ln189_3_reg_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="1" slack="4"/>
<pin id="1951" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln189_3 "/>
</bind>
</comp>

<comp id="1953" class="1005" name="sext_ln181_4_reg_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="16" slack="1"/>
<pin id="1955" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_4 "/>
</bind>
</comp>

<comp id="1958" class="1005" name="sext_ln181_7_reg_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="16" slack="1"/>
<pin id="1960" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_7 "/>
</bind>
</comp>

<comp id="1963" class="1005" name="sext_ln181_10_reg_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="16" slack="1"/>
<pin id="1965" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_10 "/>
</bind>
</comp>

<comp id="1968" class="1005" name="sext_ln181_13_reg_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="16" slack="1"/>
<pin id="1970" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln181_13 "/>
</bind>
</comp>

<comp id="1973" class="1005" name="sext_ln182_reg_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="16" slack="1"/>
<pin id="1975" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln182 "/>
</bind>
</comp>

<comp id="1978" class="1005" name="sext_ln182_1_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="16" slack="1"/>
<pin id="1980" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln182_1 "/>
</bind>
</comp>

<comp id="1983" class="1005" name="sext_ln182_2_reg_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="16" slack="1"/>
<pin id="1985" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln182_2 "/>
</bind>
</comp>

<comp id="1988" class="1005" name="sext_ln182_3_reg_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="16" slack="1"/>
<pin id="1990" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln182_3 "/>
</bind>
</comp>

<comp id="1993" class="1005" name="add_ln181_2_reg_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="32" slack="0"/>
<pin id="1995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln181_2 "/>
</bind>
</comp>

<comp id="1998" class="1005" name="add_ln181_5_reg_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="32" slack="0"/>
<pin id="2000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln181_5 "/>
</bind>
</comp>

<comp id="2003" class="1005" name="add_ln181_8_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="32" slack="0"/>
<pin id="2005" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln181_8 "/>
</bind>
</comp>

<comp id="2008" class="1005" name="add_ln181_11_reg_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="32" slack="0"/>
<pin id="2010" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln181_11 "/>
</bind>
</comp>

<comp id="2013" class="1005" name="add_ln181_1_reg_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="32" slack="1"/>
<pin id="2015" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln181_1 "/>
</bind>
</comp>

<comp id="2018" class="1005" name="add_ln181_4_reg_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="32" slack="1"/>
<pin id="2020" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln181_4 "/>
</bind>
</comp>

<comp id="2023" class="1005" name="add_ln181_7_reg_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="32" slack="1"/>
<pin id="2025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln181_7 "/>
</bind>
</comp>

<comp id="2028" class="1005" name="add_ln181_10_reg_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="32" slack="1"/>
<pin id="2030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln181_10 "/>
</bind>
</comp>

<comp id="2033" class="1005" name="add_ln181_reg_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="32" slack="1"/>
<pin id="2035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln181 "/>
</bind>
</comp>

<comp id="2038" class="1005" name="add_ln181_3_reg_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="32" slack="1"/>
<pin id="2040" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln181_3 "/>
</bind>
</comp>

<comp id="2043" class="1005" name="add_ln181_6_reg_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="32" slack="1"/>
<pin id="2045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln181_6 "/>
</bind>
</comp>

<comp id="2048" class="1005" name="add_ln181_9_reg_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="32" slack="1"/>
<pin id="2050" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln181_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="64" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="64" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="64" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="84" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="84" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="84" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="84" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="84" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="84" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="84" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="84" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="84" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="84" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="62" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="62" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="62" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="12" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="10" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="8" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="6" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="4" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="2" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="0" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="80" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="50" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="80" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="52" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="80" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="32" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="86" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="86" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="36" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="86" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="86" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="417"><net_src comp="401" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="86" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="434"><net_src comp="418" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="86" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="451"><net_src comp="435" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="457"><net_src comp="60" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="86" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="468"><net_src comp="452" pin="3"/><net_sink comp="459" pin=2"/></net>

<net id="474"><net_src comp="38" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="86" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="469" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="487"><net_src comp="54" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="86" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="482" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="495"><net_src comp="46" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="86" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="490" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="508"><net_src comp="56" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="86" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="503" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="516"><net_src comp="44" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="86" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="523"><net_src comp="511" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="58" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="86" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="537"><net_src comp="42" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="86" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="532" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="550"><net_src comp="60" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="545" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="558"><net_src comp="40" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="86" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="565"><net_src comp="553" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="70" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="577"><net_src comp="570" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="581"><net_src comp="114" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="589"><net_src comp="582" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="593"><net_src comp="114" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="590" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="601"><net_src comp="594" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="605"><net_src comp="114" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="613"><net_src comp="606" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="617"><net_src comp="114" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="625"><net_src comp="618" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="629"><net_src comp="114" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="636"><net_src comp="626" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="637"><net_src comp="630" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="641"><net_src comp="114" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="649"><net_src comp="642" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="653"><net_src comp="114" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="650" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="661"><net_src comp="654" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="665"><net_src comp="114" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="673"><net_src comp="666" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="677"><net_src comp="114" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="674" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="685"><net_src comp="678" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="689"><net_src comp="114" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="686" pin="1"/><net_sink comp="690" pin=2"/></net>

<net id="697"><net_src comp="690" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="701"><net_src comp="114" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="698" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="709"><net_src comp="702" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="713"><net_src comp="114" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="720"><net_src comp="710" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="721"><net_src comp="714" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="726"><net_src comp="356" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="356" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="82" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="344" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="350" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="70" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="728" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="70" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="248" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="254" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="260" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="266" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="272" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="278" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="284" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="290" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="296" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="302" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="308" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="314" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="320" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="326" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="332" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="338" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="570" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="570" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="84" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="570" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="845"><net_src comp="838" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="850"><net_src comp="835" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="857"><net_src comp="566" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="88" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="867"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="873"><net_src comp="369" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="832" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="881"><net_src comp="835" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="851" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="369" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="903"><net_src comp="896" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="893" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="915"><net_src comp="566" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="566" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="70" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="927"><net_src comp="916" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="90" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="382" pin="3"/><net_sink comp="922" pin=2"/></net>

<net id="934"><net_src comp="92" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="930" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="945"><net_src comp="94" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="566" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="956"><net_src comp="96" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="566" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="967"><net_src comp="922" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="566" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="98" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="978"><net_src comp="968" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="983"><net_src comp="566" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="100" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="979" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="994"><net_src comp="941" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="998"><net_src comp="890" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="893" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="909" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1010"><net_src comp="922" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1024"><net_src comp="1017" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="1014" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1037"><net_src comp="102" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1043"><net_src comp="104" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1044"><net_src comp="1033" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1045"><net_src comp="106" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1051"><net_src comp="1038" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="90" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="395" pin="3"/><net_sink comp="1046" pin=2"/></net>

<net id="1058"><net_src comp="108" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1064"><net_src comp="104" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1054" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="106" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1071"><net_src comp="1059" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="110" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1078"><net_src comp="104" pin="0"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="1054" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="106" pin="0"/><net_sink comp="1073" pin=2"/></net>

<net id="1085"><net_src comp="1073" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1091"><net_src comp="1081" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="70" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="408" pin="7"/><net_sink comp="1086" pin=2"/></net>

<net id="1099"><net_src comp="104" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1100"><net_src comp="1033" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1101"><net_src comp="106" pin="0"/><net_sink comp="1094" pin=2"/></net>

<net id="1106"><net_src comp="1094" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1112"><net_src comp="1102" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="70" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="425" pin="7"/><net_sink comp="1107" pin=2"/></net>

<net id="1119"><net_src comp="112" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1125"><net_src comp="104" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="1115" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="106" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1132"><net_src comp="1120" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1138"><net_src comp="1128" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1139"><net_src comp="70" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1140"><net_src comp="442" pin="7"/><net_sink comp="1133" pin=2"/></net>

<net id="1146"><net_src comp="70" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1147"><net_src comp="459" pin="7"/><net_sink comp="1141" pin=2"/></net>

<net id="1152"><net_src comp="1046" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1157"><net_src comp="1067" pin="2"/><net_sink comp="1153" pin=1"/></net>

<net id="1161"><net_src comp="1011" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="1014" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="1030" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="1046" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1187"><net_src comp="1180" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1192"><net_src comp="1177" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1201"><net_src comp="90" pin="0"/><net_sink comp="1196" pin=1"/></net>

<net id="1202"><net_src comp="476" pin="3"/><net_sink comp="1196" pin=2"/></net>

<net id="1206"><net_src comp="1174" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="1177" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1214"><net_src comp="1193" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1218"><net_src comp="1196" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1223"><net_src comp="1196" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1227"><net_src comp="1224" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="1249"><net_src comp="130" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1253"><net_src comp="1245" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1261"><net_src comp="104" pin="0"/><net_sink comp="1256" pin=0"/></net>

<net id="1262"><net_src comp="1245" pin="2"/><net_sink comp="1256" pin=1"/></net>

<net id="1263"><net_src comp="106" pin="0"/><net_sink comp="1256" pin=2"/></net>

<net id="1268"><net_src comp="1256" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="110" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1274"><net_src comp="1264" pin="2"/><net_sink comp="1270" pin=1"/></net>

<net id="1279"><net_src comp="132" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1283"><net_src comp="1275" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1291"><net_src comp="104" pin="0"/><net_sink comp="1286" pin=0"/></net>

<net id="1292"><net_src comp="1275" pin="2"/><net_sink comp="1286" pin=1"/></net>

<net id="1293"><net_src comp="106" pin="0"/><net_sink comp="1286" pin=2"/></net>

<net id="1298"><net_src comp="1286" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="110" pin="0"/><net_sink comp="1294" pin=1"/></net>

<net id="1304"><net_src comp="1294" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1309"><net_src comp="134" pin="0"/><net_sink comp="1305" pin=1"/></net>

<net id="1313"><net_src comp="1305" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1315"><net_src comp="1310" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1321"><net_src comp="104" pin="0"/><net_sink comp="1316" pin=0"/></net>

<net id="1322"><net_src comp="1305" pin="2"/><net_sink comp="1316" pin=1"/></net>

<net id="1323"><net_src comp="106" pin="0"/><net_sink comp="1316" pin=2"/></net>

<net id="1328"><net_src comp="1316" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="110" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1334"><net_src comp="1324" pin="2"/><net_sink comp="1330" pin=1"/></net>

<net id="1339"><net_src comp="710" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1344"><net_src comp="698" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1349"><net_src comp="686" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1354"><net_src comp="674" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1359"><net_src comp="662" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1364"><net_src comp="650" pin="1"/><net_sink comp="1360" pin=0"/></net>

<net id="1369"><net_src comp="638" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1374"><net_src comp="626" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1379"><net_src comp="614" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1384"><net_src comp="602" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1389"><net_src comp="590" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1394"><net_src comp="578" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1400"><net_src comp="874" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1401"><net_src comp="1086" pin="3"/><net_sink comp="1395" pin=2"/></net>

<net id="1407"><net_src comp="878" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1408"><net_src comp="1107" pin="3"/><net_sink comp="1402" pin=2"/></net>

<net id="1414"><net_src comp="882" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1415"><net_src comp="1133" pin="3"/><net_sink comp="1409" pin=2"/></net>

<net id="1421"><net_src comp="886" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1422"><net_src comp="1141" pin="3"/><net_sink comp="1416" pin=2"/></net>

<net id="1428"><net_src comp="995" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1429"><net_src comp="690" pin="4"/><net_sink comp="1423" pin=2"/></net>

<net id="1435"><net_src comp="999" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1436"><net_src comp="654" pin="4"/><net_sink comp="1430" pin=2"/></net>

<net id="1442"><net_src comp="1003" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1443"><net_src comp="618" pin="4"/><net_sink comp="1437" pin=2"/></net>

<net id="1449"><net_src comp="1007" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1450"><net_src comp="582" pin="4"/><net_sink comp="1444" pin=2"/></net>

<net id="1456"><net_src comp="1158" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1457"><net_src comp="698" pin="1"/><net_sink comp="1451" pin=2"/></net>

<net id="1463"><net_src comp="1162" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1464"><net_src comp="662" pin="1"/><net_sink comp="1458" pin=2"/></net>

<net id="1470"><net_src comp="1166" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1471"><net_src comp="626" pin="1"/><net_sink comp="1465" pin=2"/></net>

<net id="1477"><net_src comp="1170" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1478"><net_src comp="590" pin="1"/><net_sink comp="1472" pin=2"/></net>

<net id="1484"><net_src comp="1203" pin="1"/><net_sink comp="1479" pin=1"/></net>

<net id="1485"><net_src comp="710" pin="1"/><net_sink comp="1479" pin=2"/></net>

<net id="1486"><net_src comp="1479" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1487"><net_src comp="1479" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="1488"><net_src comp="1479" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="1494"><net_src comp="1207" pin="1"/><net_sink comp="1489" pin=1"/></net>

<net id="1495"><net_src comp="674" pin="1"/><net_sink comp="1489" pin=2"/></net>

<net id="1496"><net_src comp="1489" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1497"><net_src comp="1489" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="1498"><net_src comp="1489" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="1504"><net_src comp="1211" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="1505"><net_src comp="638" pin="1"/><net_sink comp="1499" pin=2"/></net>

<net id="1506"><net_src comp="1499" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1507"><net_src comp="1499" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="1508"><net_src comp="1499" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="1514"><net_src comp="1215" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="1515"><net_src comp="602" pin="1"/><net_sink comp="1509" pin=2"/></net>

<net id="1516"><net_src comp="1509" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1517"><net_src comp="1509" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="1518"><net_src comp="1509" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="1522"><net_src comp="136" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1527"><net_src comp="140" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1532"><net_src comp="144" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1537"><net_src comp="148" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1542"><net_src comp="152" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="1547"><net_src comp="156" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="1552"><net_src comp="160" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1557"><net_src comp="164" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1562"><net_src comp="168" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1360" pin=1"/></net>

<net id="1567"><net_src comp="172" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1572"><net_src comp="176" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1577"><net_src comp="180" pin="1"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1582"><net_src comp="184" pin="1"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1587"><net_src comp="188" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="1340" pin=1"/></net>

<net id="1592"><net_src comp="192" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1335" pin=1"/></net>

<net id="1597"><net_src comp="196" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1602"><net_src comp="722" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1605"><net_src comp="1599" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1606"><net_src comp="1599" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1610"><net_src comp="728" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1615"><net_src comp="740" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1617"><net_src comp="1612" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1618"><net_src comp="1612" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1619"><net_src comp="1612" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1623"><net_src comp="746" pin="2"/><net_sink comp="1620" pin=0"/></net>

<net id="1627"><net_src comp="200" pin="1"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1633"><net_src comp="204" pin="1"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1635"><net_src comp="1630" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1639"><net_src comp="208" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1641"><net_src comp="1636" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1645"><net_src comp="212" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1647"><net_src comp="1642" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1651"><net_src comp="216" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1653"><net_src comp="1648" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1657"><net_src comp="220" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1663"><net_src comp="224" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1665"><net_src comp="1660" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1669"><net_src comp="228" pin="1"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1671"><net_src comp="1666" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1675"><net_src comp="232" pin="1"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1677"><net_src comp="1672" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1678"><net_src comp="1672" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1682"><net_src comp="236" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1684"><net_src comp="1679" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1685"><net_src comp="1679" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1689"><net_src comp="240" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1692"><net_src comp="1686" pin="1"/><net_sink comp="963" pin=1"/></net>

<net id="1696"><net_src comp="244" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1698"><net_src comp="1693" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1699"><net_src comp="1693" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1703"><net_src comp="752" pin="1"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1708"><net_src comp="756" pin="1"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1451" pin=1"/></net>

<net id="1713"><net_src comp="760" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1423" pin=1"/></net>

<net id="1718"><net_src comp="764" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="1395" pin=1"/></net>

<net id="1723"><net_src comp="768" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1728"><net_src comp="772" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1458" pin=1"/></net>

<net id="1733"><net_src comp="776" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="1738"><net_src comp="780" pin="1"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="1402" pin=1"/></net>

<net id="1743"><net_src comp="784" pin="1"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1748"><net_src comp="788" pin="1"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="1753"><net_src comp="792" pin="1"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="1437" pin=1"/></net>

<net id="1758"><net_src comp="796" pin="1"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1763"><net_src comp="800" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1768"><net_src comp="804" pin="1"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1472" pin=1"/></net>

<net id="1773"><net_src comp="808" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="1778"><net_src comp="812" pin="1"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1416" pin=1"/></net>

<net id="1783"><net_src comp="816" pin="2"/><net_sink comp="1780" pin=0"/></net>

<net id="1787"><net_src comp="821" pin="2"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1792"><net_src comp="827" pin="1"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1797"><net_src comp="362" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1802"><net_src comp="854" pin="1"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1807"><net_src comp="864" pin="1"/><net_sink comp="1804" pin=0"/></net>

<net id="1808"><net_src comp="1804" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1812"><net_src comp="375" pin="3"/><net_sink comp="1809" pin=0"/></net>

<net id="1813"><net_src comp="1809" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1817"><net_src comp="874" pin="1"/><net_sink comp="1814" pin=0"/></net>

<net id="1818"><net_src comp="1814" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1822"><net_src comp="878" pin="1"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1827"><net_src comp="882" pin="1"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1832"><net_src comp="886" pin="1"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1837"><net_src comp="912" pin="1"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1839"><net_src comp="1834" pin="1"/><net_sink comp="1054" pin=1"/></net>

<net id="1840"><net_src comp="1834" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1841"><net_src comp="1834" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1842"><net_src comp="1834" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1843"><net_src comp="1834" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1847"><net_src comp="388" pin="3"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1852"><net_src comp="947" pin="1"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="1857"><net_src comp="401" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="1862"><net_src comp="418" pin="3"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1867"><net_src comp="435" pin="3"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1872"><net_src comp="452" pin="3"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1877"><net_src comp="958" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1882"><net_src comp="974" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1887"><net_src comp="985" pin="2"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1892"><net_src comp="990" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1897"><net_src comp="995" pin="1"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1902"><net_src comp="999" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1907"><net_src comp="1003" pin="1"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1912"><net_src comp="1007" pin="1"/><net_sink comp="1909" pin=0"/></net>

<net id="1913"><net_src comp="1909" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1917"><net_src comp="1054" pin="2"/><net_sink comp="1914" pin=0"/></net>

<net id="1918"><net_src comp="1914" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1922"><net_src comp="1059" pin="3"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1927"><net_src comp="469" pin="3"/><net_sink comp="1924" pin=0"/></net>

<net id="1928"><net_src comp="1924" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1932"><net_src comp="1086" pin="3"/><net_sink comp="1929" pin=0"/></net>

<net id="1933"><net_src comp="1929" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1937"><net_src comp="1107" pin="3"/><net_sink comp="1934" pin=0"/></net>

<net id="1938"><net_src comp="1934" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1942"><net_src comp="1133" pin="3"/><net_sink comp="1939" pin=0"/></net>

<net id="1943"><net_src comp="1939" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1947"><net_src comp="1141" pin="3"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1952"><net_src comp="1153" pin="2"/><net_sink comp="1949" pin=0"/></net>

<net id="1956"><net_src comp="1158" pin="1"/><net_sink comp="1953" pin=0"/></net>

<net id="1957"><net_src comp="1953" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1961"><net_src comp="1162" pin="1"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="1458" pin=0"/></net>

<net id="1966"><net_src comp="1166" pin="1"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1971"><net_src comp="1170" pin="1"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1976"><net_src comp="1203" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1479" pin=1"/></net>

<net id="1981"><net_src comp="1207" pin="1"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="1489" pin=1"/></net>

<net id="1986"><net_src comp="1211" pin="1"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="1991"><net_src comp="1215" pin="1"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="1509" pin=1"/></net>

<net id="1996"><net_src comp="1395" pin="3"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="2001"><net_src comp="1402" pin="3"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="2006"><net_src comp="1409" pin="3"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="2011"><net_src comp="1416" pin="3"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="2016"><net_src comp="1423" pin="3"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="2021"><net_src comp="1430" pin="3"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="2026"><net_src comp="1437" pin="3"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="2031"><net_src comp="1444" pin="3"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="2036"><net_src comp="1451" pin="3"/><net_sink comp="2033" pin=0"/></net>

<net id="2037"><net_src comp="2033" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="2041"><net_src comp="1458" pin="3"/><net_sink comp="2038" pin=0"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="2046"><net_src comp="1465" pin="3"/><net_sink comp="2043" pin=0"/></net>

<net id="2047"><net_src comp="2043" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="2051"><net_src comp="1472" pin="3"/><net_sink comp="2048" pin=0"/></net>

<net id="2052"><net_src comp="2048" pin="1"/><net_sink comp="606" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l1_pass_0 | {9 }
	Port: output_l1_pass_1 | {9 }
	Port: output_l1_pass_2 | {9 }
	Port: output_l1_pass_3 | {9 }
	Port: output_l1_local_3 | {9 }
	Port: output_l1_local_2 | {9 }
	Port: output_l1_local_1 | {9 }
	Port: output_l1_local_0 | {9 }
 - Input state : 
	Port: runSysArr : p_read | {1 }
	Port: runSysArr : p_read1 | {1 }
	Port: runSysArr : p_read2 | {1 }
	Port: runSysArr : p_read3 | {1 }
	Port: runSysArr : p_read4 | {1 }
	Port: runSysArr : p_read5 | {1 }
	Port: runSysArr : p_read6 | {1 }
	Port: runSysArr : p_read7 | {1 }
	Port: runSysArr : p_read8 | {1 }
	Port: runSysArr : p_read9 | {1 }
	Port: runSysArr : p_read10 | {1 }
	Port: runSysArr : p_read11 | {1 }
	Port: runSysArr : p_read12 | {1 }
	Port: runSysArr : p_read13 | {1 }
	Port: runSysArr : p_read14 | {1 }
	Port: runSysArr : p_read15 | {1 }
	Port: runSysArr : data_l1buf_018 | {2 3 }
	Port: runSysArr : data_l1buf_119 | {3 4 }
	Port: runSysArr : data_l1buf_220 | {4 5 }
	Port: runSysArr : data_l1buf_321 | {5 6 }
	Port: runSysArr : empty | {1 }
	Port: runSysArr : s | {1 }
	Port: runSysArr : r | {1 }
	Port: runSysArr : output_l1_local_3 | {4 5 }
	Port: runSysArr : output_l1_local_2 | {4 5 }
	Port: runSysArr : output_l1_local_1 | {4 5 }
	Port: runSysArr : output_l1_local_0 | {4 5 }
  - Chain level:
	State 1
		add_ln289 : 1
		icmp_ln129 : 2
		br_ln129 : 3
	State 2
		icmp_ln129_1 : 1
		add_ln129 : 1
		br_ln129 : 2
		zext_ln144 : 1
		data_l1buf_018_addr : 2
		data_l1buf_018_load : 3
	State 3
		store_ln129 : 1
		store_ln129 : 1
		add_ln141 : 1
		zext_ln144_1 : 2
		data_l1buf_119_addr : 3
		data_l1buf_119_load : 4
		store_ln189 : 1
		sext_ln181_6 : 1
		sext_ln181_9 : 1
		sext_ln181_12 : 1
		sext_ln182_4 : 1
		mul_ln182_6 : 2
		mul_ln182_9 : 2
		mul_ln182_12 : 2
		mul_ln182_15 : 2
	State 4
		store_ln129 : 1
		store_ln129 : 1
		select_ln143 : 1
		zext_ln144_2 : 1
		data_l1buf_220_addr : 2
		data_l1buf_220_load : 3
		zext_ln144_3 : 1
		output_l1_local_3_addr : 2
		output_l1_local_3_load : 3
		output_l1_local_2_addr : 2
		output_l1_local_2_load : 3
		output_l1_local_1_load : 1
		output_l1_local_0_load : 1
		icmp_ln189 : 1
		store_ln189 : 2
		icmp_ln189_1 : 1
		icmp_ln189_2 : 1
		icmp_ln189_3 : 1
		sext_ln181_5 : 1
		sext_ln181_8 : 1
		sext_ln181_11 : 1
		sext_ln181_14 : 2
		mul_ln182_5 : 2
		mul_ln182_8 : 2
		mul_ln182_11 : 2
		mul_ln182_14 : 3
	State 5
		store_ln129 : 1
		store_ln129 : 1
		tmp_3 : 1
		select_ln143_1 : 2
		tmp_4 : 1
		xor_ln143 : 2
		data_l1buf_321_load : 1
		tmp_5 : 1
		or_ln153 : 2
		psum_3 : 2
		tmp_6 : 1
		or_ln153_1 : 2
		psum_7 : 2
		tmp_7 : 1
		or_ln153_2 : 2
		psum_11 : 2
		psum_15 : 1
		store_ln189 : 3
		and_ln189_3 : 2
		br_ln189 : 2
		sext_ln181_4 : 1
		sext_ln181_7 : 1
		sext_ln181_10 : 1
		sext_ln181_13 : 3
		mul_ln182_4 : 2
		sext_ln182_7 : 1
		mul_ln182_7 : 2
		sext_ln182_10 : 1
		mul_ln182_10 : 2
		sext_ln182_13 : 1
		mul_ln182_13 : 4
		sext_ln181_15 : 1
		add_ln181_2 : 3
		add_ln181_5 : 3
		add_ln181_8 : 3
		add_ln181_11 : 2
	State 6
		store_ln129 : 1
		store_ln129 : 1
		select_ln143_2 : 1
		sext_ln182 : 1
		mul_ln182 : 2
		sext_ln182_1 : 1
		mul_ln182_1 : 2
		sext_ln182_2 : 1
		mul_ln182_2 : 2
		sext_ln182_3 : 2
		mul_ln182_3 : 3
		store_ln189 : 2
		sext_ln182_6 : 1
		sext_ln182_9 : 1
		sext_ln182_12 : 1
		sext_ln182_15 : 1
		add_ln181_1 : 2
		add_ln181_4 : 2
		add_ln181_7 : 2
		add_ln181_10 : 2
	State 7
		sext_ln182_5 : 1
		sext_ln182_8 : 1
		sext_ln182_11 : 1
		sext_ln182_14 : 1
		add_ln181 : 2
		add_ln181_3 : 2
		add_ln181_6 : 2
		add_ln181_9 : 2
	State 8
		sext_ln181 : 1
		output_reg_3_3_1 : 2
		sext_ln181_1 : 1
		output_reg_2_3_1 : 2
		sext_ln181_2 : 1
		output_reg_1_3_1 : 2
		sext_ln181_3 : 1
		output_reg_0_3_1 : 2
	State 9
		store_ln180 : 1
		store_ln180 : 1
		store_ln180 : 1
		store_ln180 : 1
		zext_ln188 : 1
		tmp_8 : 1
		xor_ln188 : 2
		and_ln189 : 2
		br_ln189 : 2
		output_l1_local_3_addr_1 : 2
		store_ln195 : 3
		output_l1_pass_3_addr : 2
		store_ln198 : 3
		zext_ln188_1 : 1
		tmp_9 : 1
		xor_ln188_1 : 2
		and_ln189_1 : 2
		br_ln189 : 2
		output_l1_local_2_addr_1 : 2
		store_ln195 : 3
		output_l1_pass_2_addr : 2
		store_ln198 : 3
		zext_ln188_2 : 1
		tmp_10 : 1
		xor_ln188_2 : 2
		and_ln189_2 : 2
		br_ln189 : 2
		output_l1_local_1_addr_1 : 2
		store_ln195 : 3
		output_l1_pass_1_addr : 2
		store_ln198 : 3
		output_l1_local_0_addr_1 : 1
		store_ln195 : 2
		output_l1_pass_0_addr : 1
		store_ln198 : 2
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |            add_ln289_fu_728            |    0    |    0    |    39   |
|          |            add_ln129_fu_821            |    0    |    0    |    39   |
|          |            add_ln141_fu_858            |    0    |    0    |    17   |
|          |           add_ln141_2_fu_930           |    0    |    0    |    17   |
|          |           add_ln141_4_fu_941           |    0    |    0    |    39   |
|          |            add_ln189_fu_952            |    0    |    0    |    39   |
|    add   |           add_ln189_1_fu_968           |    0    |    0    |    39   |
|          |           add_ln189_2_fu_979           |    0    |    0    |    39   |
|          |           add_ln141_1_fu_1033          |    0    |    0    |    39   |
|          |           add_ln141_3_fu_1054          |    0    |    0    |    39   |
|          |            add_ln151_fu_1115           |    0    |    0    |    39   |
|          |            add_ln188_fu_1245           |    0    |    0    |    39   |
|          |           add_ln188_1_fu_1275          |    0    |    0    |    39   |
|          |           add_ln188_2_fu_1305          |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln368_fu_740           |    0    |    0    |    20   |
|          |            icmp_ln129_fu_746           |    0    |    0    |    20   |
|          |           icmp_ln129_1_fu_816          |    0    |    0    |    20   |
|   icmp   |            icmp_ln143_fu_916           |    0    |    0    |    20   |
|          |            icmp_ln189_fu_958           |    0    |    0    |    20   |
|          |           icmp_ln189_1_fu_974          |    0    |    0    |    20   |
|          |           icmp_ln189_2_fu_985          |    0    |    0    |    20   |
|          |           icmp_ln189_3_fu_990          |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln143_fu_922          |    0    |    0    |    8    |
|          |         select_ln143_1_fu_1046         |    0    |    0    |    8    |
|          |             psum_3_fu_1086             |    0    |    0    |    32   |
|  select  |             psum_7_fu_1107             |    0    |    0    |    32   |
|          |             psum_11_fu_1133            |    0    |    0    |    32   |
|          |             psum_15_fu_1141            |    0    |    0    |    32   |
|          |         select_ln143_2_fu_1196         |    0    |    0    |    8    |
|----------|----------------------------------------|---------|---------|---------|
|          |             or_ln368_fu_734            |    0    |    0    |    32   |
|    or    |            or_ln153_fu_1081            |    0    |    0    |    2    |
|          |           or_ln153_1_fu_1102           |    0    |    0    |    2    |
|          |           or_ln153_2_fu_1128           |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |            mul_ln289_fu_722            |    3    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|          |               grp_fu_1395              |    1    |    0    |    0    |
|          |               grp_fu_1402              |    1    |    0    |    0    |
|          |               grp_fu_1409              |    1    |    0    |    0    |
|          |               grp_fu_1416              |    1    |    0    |    0    |
|          |               grp_fu_1423              |    1    |    0    |    0    |
|          |               grp_fu_1430              |    1    |    0    |    0    |
|          |               grp_fu_1437              |    1    |    0    |    0    |
|  muladd  |               grp_fu_1444              |    1    |    0    |    0    |
|          |               grp_fu_1451              |    1    |    0    |    0    |
|          |               grp_fu_1458              |    1    |    0    |    0    |
|          |               grp_fu_1465              |    1    |    0    |    0    |
|          |               grp_fu_1472              |    1    |    0    |    0    |
|          |               grp_fu_1479              |    1    |    0    |    0    |
|          |               grp_fu_1489              |    1    |    0    |    0    |
|          |               grp_fu_1499              |    1    |    0    |    0    |
|          |               grp_fu_1509              |    1    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            xor_ln143_fu_1067           |    0    |    0    |    2    |
|    xor   |            xor_ln188_fu_1264           |    0    |    0    |    2    |
|          |           xor_ln188_1_fu_1294          |    0    |    0    |    2    |
|          |           xor_ln188_2_fu_1324          |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |           and_ln189_3_fu_1153          |    0    |    0    |    2    |
|    and   |            and_ln189_fu_1270           |    0    |    0    |    2    |
|          |           and_ln189_1_fu_1300          |    0    |    0    |    2    |
|          |           and_ln189_2_fu_1330          |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |          p_read_1_read_fu_248          |    0    |    0    |    0    |
|          |          p_read_2_read_fu_254          |    0    |    0    |    0    |
|          |          p_read_3_read_fu_260          |    0    |    0    |    0    |
|          |          p_read_4_read_fu_266          |    0    |    0    |    0    |
|          |          p_read_5_read_fu_272          |    0    |    0    |    0    |
|          |          p_read_6_read_fu_278          |    0    |    0    |    0    |
|          |          p_read_7_read_fu_284          |    0    |    0    |    0    |
|          |          p_read_8_read_fu_290          |    0    |    0    |    0    |
|          |          p_read_9_read_fu_296          |    0    |    0    |    0    |
|   read   |          p_read_10_read_fu_302         |    0    |    0    |    0    |
|          |          p_read_11_read_fu_308         |    0    |    0    |    0    |
|          |          p_read_12_read_fu_314         |    0    |    0    |    0    |
|          |          p_read_13_read_fu_320         |    0    |    0    |    0    |
|          |          p_read_14_read_fu_326         |    0    |    0    |    0    |
|          |          p_read_15_read_fu_332         |    0    |    0    |    0    |
|          |          p_read93_read_fu_338          |    0    |    0    |    0    |
|          |           s_read_read_fu_344           |    0    |    0    |    0    |
|          |           r_read_read_fu_350           |    0    |    0    |    0    |
|          |             tmp_read_fu_356            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          | weight_regfile315_load_cast_i_i_fu_752 |    0    |    0    |    0    |
|          | weight_regfile314_load_cast_i_i_fu_756 |    0    |    0    |    0    |
|          | weight_regfile313_load_cast_i_i_fu_760 |    0    |    0    |    0    |
|          | weight_regfile312_load_cast_i_i_fu_764 |    0    |    0    |    0    |
|          | weight_regfile211_load_cast_i_i_fu_768 |    0    |    0    |    0    |
|          | weight_regfile210_load_cast_i_i_fu_772 |    0    |    0    |    0    |
|          |  weight_regfile29_load_cast_i_i_fu_776 |    0    |    0    |    0    |
|          |  weight_regfile28_load_cast_i_i_fu_780 |    0    |    0    |    0    |
|          |  weight_regfile17_load_cast_i_i_fu_784 |    0    |    0    |    0    |
|          |  weight_regfile16_load_cast_i_i_fu_788 |    0    |    0    |    0    |
|          |  weight_regfile15_load_cast_i_i_fu_792 |    0    |    0    |    0    |
|          |  weight_regfile14_load_cast_i_i_fu_796 |    0    |    0    |    0    |
|          |  weight_regfile3_load_cast_i_i_fu_800  |    0    |    0    |    0    |
|          |  weight_regfile2_load_cast_i_i_fu_804  |    0    |    0    |    0    |
|          |  weight_regfile1_load_cast_i_i_fu_808  |    0    |    0    |    0    |
|   sext   |   weight_regfile_load_cast_i_i_fu_812  |    0    |    0    |    0    |
|          |           sext_ln181_6_fu_874          |    0    |    0    |    0    |
|          |           sext_ln181_9_fu_878          |    0    |    0    |    0    |
|          |          sext_ln181_12_fu_882          |    0    |    0    |    0    |
|          |           sext_ln182_4_fu_886          |    0    |    0    |    0    |
|          |           sext_ln181_5_fu_995          |    0    |    0    |    0    |
|          |           sext_ln181_8_fu_999          |    0    |    0    |    0    |
|          |          sext_ln181_11_fu_1003         |    0    |    0    |    0    |
|          |          sext_ln181_14_fu_1007         |    0    |    0    |    0    |
|          |          sext_ln181_4_fu_1158          |    0    |    0    |    0    |
|          |          sext_ln181_7_fu_1162          |    0    |    0    |    0    |
|          |          sext_ln181_10_fu_1166         |    0    |    0    |    0    |
|          |          sext_ln181_13_fu_1170         |    0    |    0    |    0    |
|          |           sext_ln182_fu_1203           |    0    |    0    |    0    |
|          |          sext_ln182_1_fu_1207          |    0    |    0    |    0    |
|          |          sext_ln182_2_fu_1211          |    0    |    0    |    0    |
|          |          sext_ln182_3_fu_1215          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln144_fu_827           |    0    |    0    |    0    |
|          |           zext_ln144_1_fu_864          |    0    |    0    |    0    |
|          |            zext_ln129_fu_912           |    0    |    0    |    0    |
|          |           zext_ln144_2_fu_935          |    0    |    0    |    0    |
|   zext   |           zext_ln144_3_fu_947          |    0    |    0    |    0    |
|          |           zext_ln141_fu_1224           |    0    |    0    |    0    |
|          |           zext_ln188_fu_1250           |    0    |    0    |    0    |
|          |          zext_ln188_1_fu_1280          |    0    |    0    |    0    |
|          |          zext_ln188_2_fu_1310          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln144_fu_854           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_3_fu_1038             |    0    |    0    |    0    |
|          |              tmp_4_fu_1059             |    0    |    0    |    0    |
|          |              tmp_5_fu_1073             |    0    |    0    |    0    |
| bitselect|              tmp_6_fu_1094             |    0    |    0    |    0    |
|          |              tmp_7_fu_1120             |    0    |    0    |    0    |
|          |              tmp_8_fu_1256             |    0    |    0    |    0    |
|          |              tmp_9_fu_1286             |    0    |    0    |    0    |
|          |             tmp_10_fu_1316             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    19   |    0    |   888   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|           add_ln129_reg_1784           |   32   |
|          add_ln141_3_reg_1914          |   33   |
|          add_ln181_10_reg_2028         |   32   |
|          add_ln181_11_reg_2008         |   32   |
|          add_ln181_1_reg_2013          |   32   |
|          add_ln181_2_reg_1993          |   32   |
|          add_ln181_3_reg_2038          |   32   |
|          add_ln181_4_reg_2018          |   32   |
|          add_ln181_5_reg_1998          |   32   |
|          add_ln181_6_reg_2043          |   32   |
|          add_ln181_7_reg_2023          |   32   |
|          add_ln181_8_reg_2003          |   32   |
|          add_ln181_9_reg_2048          |   32   |
|           add_ln181_reg_2033           |   32   |
|           add_ln289_reg_1607           |   32   |
|          and_ln189_3_reg_1949          |    1   |
|      data_l1buf_018_addr_reg_1794      |    9   |
|      data_l1buf_119_addr_reg_1809      |    9   |
|      data_l1buf_220_addr_reg_1844      |    9   |
|      data_l1buf_321_addr_reg_1924      |    9   |
|            empty_27_reg_1624           |    8   |
|            empty_28_reg_1630           |    8   |
|            empty_29_reg_1636           |    8   |
|            empty_30_reg_1642           |    8   |
|            empty_31_reg_1648           |    8   |
|            empty_32_reg_1654           |    8   |
|            empty_33_reg_1660           |    8   |
|            empty_34_reg_1666           |    8   |
|            empty_35_reg_1672           |    8   |
|            empty_36_reg_1679           |    8   |
|            empty_37_reg_1686           |    8   |
|            empty_38_reg_1693           |    8   |
|                i_reg_566               |   32   |
|          icmp_ln129_1_reg_1780         |    1   |
|           icmp_ln129_reg_1620          |    1   |
|          icmp_ln189_1_reg_1879         |    1   |
|          icmp_ln189_2_reg_1884         |    1   |
|          icmp_ln189_3_reg_1889         |    1   |
|           icmp_ln189_reg_1874          |    1   |
|           icmp_ln368_reg_1612          |    1   |
|           mul_ln289_reg_1599           |   32   |
|     output_l1_local_0_addr_reg_1869    |   10   |
|     output_l1_local_1_addr_reg_1864    |   10   |
|     output_l1_local_2_addr_reg_1859    |   10   |
|     output_l1_local_3_addr_reg_1854    |   10   |
|         output_reg_0_0_reg_1519        |   32   |
|         output_reg_0_1_reg_1524        |   32   |
|         output_reg_0_2_reg_1529        |   32   |
|         output_reg_0_3_reg_1534        |   32   |
|         output_reg_1_0_reg_1539        |   32   |
|         output_reg_1_1_reg_1544        |   32   |
|         output_reg_1_2_reg_1549        |   32   |
|         output_reg_1_3_reg_1554        |   32   |
|         output_reg_2_0_reg_1559        |   32   |
|         output_reg_2_1_reg_1564        |   32   |
|         output_reg_2_2_reg_1569        |   32   |
|         output_reg_2_3_reg_1574        |   32   |
|         output_reg_3_0_reg_1579        |   32   |
|         output_reg_3_1_reg_1584        |   32   |
|         output_reg_3_2_reg_1589        |   32   |
|         output_reg_3_3_reg_1594        |   32   |
|             psum_10_reg_614            |   32   |
|            psum_11_reg_1939            |   32   |
|             psum_12_reg_602            |   32   |
|             psum_13_reg_590            |   32   |
|             psum_14_reg_578            |   32   |
|            psum_15_reg_1944            |   32   |
|             psum_1_reg_698             |   32   |
|             psum_2_reg_686             |   32   |
|             psum_3_reg_1929            |   32   |
|             psum_4_reg_674             |   32   |
|             psum_5_reg_662             |   32   |
|             psum_6_reg_650             |   32   |
|             psum_7_reg_1934            |   32   |
|             psum_8_reg_638             |   32   |
|             psum_9_reg_626             |   32   |
|              psum_reg_710              |   32   |
|         sext_ln181_10_reg_1963         |   16   |
|         sext_ln181_11_reg_1904         |   16   |
|         sext_ln181_12_reg_1824         |   16   |
|         sext_ln181_13_reg_1968         |   16   |
|         sext_ln181_14_reg_1909         |   16   |
|          sext_ln181_4_reg_1953         |   16   |
|          sext_ln181_5_reg_1894         |   16   |
|          sext_ln181_6_reg_1814         |   16   |
|          sext_ln181_7_reg_1958         |   16   |
|          sext_ln181_8_reg_1899         |   16   |
|          sext_ln181_9_reg_1819         |   16   |
|          sext_ln182_1_reg_1978         |   16   |
|          sext_ln182_2_reg_1983         |   16   |
|          sext_ln182_3_reg_1988         |   16   |
|          sext_ln182_4_reg_1829         |   16   |
|           sext_ln182_reg_1973          |   16   |
|             tmp_4_reg_1919             |    1   |
|          trunc_ln144_reg_1799          |   10   |
| weight_regfile14_load_cast_i_i_reg_1755|   16   |
| weight_regfile15_load_cast_i_i_reg_1750|   16   |
| weight_regfile16_load_cast_i_i_reg_1745|   16   |
| weight_regfile17_load_cast_i_i_reg_1740|   16   |
| weight_regfile1_load_cast_i_i_reg_1770 |   16   |
|weight_regfile210_load_cast_i_i_reg_1725|   16   |
|weight_regfile211_load_cast_i_i_reg_1720|   16   |
| weight_regfile28_load_cast_i_i_reg_1735|   16   |
| weight_regfile29_load_cast_i_i_reg_1730|   16   |
| weight_regfile2_load_cast_i_i_reg_1765 |   16   |
|weight_regfile312_load_cast_i_i_reg_1715|   16   |
|weight_regfile313_load_cast_i_i_reg_1710|   16   |
|weight_regfile314_load_cast_i_i_reg_1705|   16   |
|weight_regfile315_load_cast_i_i_reg_1700|   16   |
| weight_regfile3_load_cast_i_i_reg_1760 |   16   |
|  weight_regfile_load_cast_i_i_reg_1775 |   16   |
|           zext_ln129_reg_1834          |   33   |
|          zext_ln144_1_reg_1804         |   64   |
|          zext_ln144_3_reg_1849         |   64   |
|           zext_ln144_reg_1789          |   64   |
+----------------------------------------+--------+
|                  Total                 |  2497  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_369 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_382 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_395 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_408 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_425 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_442 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_459 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_476 |  p0  |   2  |   9  |   18   ||    9    |
|     i_reg_566     |  p0  |   2  |  32  |   64   ||    9    |
|  psum_14_reg_578  |  p0  |   2  |  32  |   64   ||    9    |
|  psum_13_reg_590  |  p0  |   2  |  32  |   64   ||    9    |
|  psum_12_reg_602  |  p0  |   2  |  32  |   64   ||    9    |
|  psum_10_reg_614  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_9_reg_626  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_8_reg_638  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_6_reg_650  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_5_reg_662  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_4_reg_674  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_2_reg_686  |  p0  |   2  |  32  |   64   ||    9    |
|   psum_1_reg_698  |  p0  |   2  |  32  |   64   ||    9    |
|    psum_reg_710   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1395    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1402    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1409    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1416    |  p0  |   3  |   8  |   24   ||    15   |
|    grp_fu_1423    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1430    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1437    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1444    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1451    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1458    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1465    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1472    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_1479    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1489    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1499    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_1509    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1192  ||  22.368 ||   357   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |    -   |    0   |   888  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   22   |    -   |   357  |
|  Register |    -   |    -   |  2497  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   22   |  2497  |  1245  |
+-----------+--------+--------+--------+--------+
