# ROUTER_1X3 
-> Router 1X3 design using Verilog and verification using UVM Testbench Architecture.Code coverage and Functional coverage verified.
