/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.4
Hash     : d22acb7
Date     : Sep 21 2024
Type     : Engineering
Log Time   : Sat Sep 21 11:42:30 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 4964457dc, gcc 11.2.1 -fPIC -Os)


-- Executing script file `syn2.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MIPI_RX'.
Generating RTLIL representation for module `\MIPI_TX'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Generating RTLIL representation for module `\syn2'.
Generating RTLIL representation for module `\fpu_mul'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386.1-387.22 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\except'.
Generating RTLIL representation for module `\pre_norm_fmul'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:811.1-817.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\mul_r2'.
Generating RTLIL representation for module `\post_norm'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196.1-1202.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204.1-1210.9 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\pri_encoder'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1356.1-1456.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\b_right_shifter'.
Generating RTLIL representation for module `\b_left_shifter'.
Generating RTLIL representation for module `\fpu_add'.
Generating RTLIL representation for module `\pre_norm'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2133.1-2163.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2188.1-2202.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2241.1-2255.11 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\add_sub27'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \syn2
Used module:     \fpu_add
Used module:         \post_norm
Used module:             \b_left_shifter
Used module:             \b_right_shifter
Used module:             \pri_encoder
Used module:         \add_sub27
Used module:         \pre_norm
Used module:         \except
Used module:     \fpu_mul
Used module:         \mul_r2
Used module:         \pre_norm_fmul

3.2. Analyzing design hierarchy..
Top module:  \syn2
Used module:     \fpu_add
Used module:         \post_norm
Used module:             \b_left_shifter
Used module:             \b_right_shifter
Used module:             \pri_encoder
Used module:         \add_sub27
Used module:         \pre_norm
Used module:         \except
Used module:     \fpu_mul
Used module:         \mul_r2
Used module:         \pre_norm_fmul
Removed 0 unused modules.
Warning: Resizing cell port pre_norm.u7.shift_out from 27 bits to 48 bits.
Warning: Resizing cell port pre_norm.u7.shift_value from 5 bits to 6 bits.
Warning: Resizing cell port pre_norm.u7.shift_in from 27 bits to 48 bits.
Warning: Resizing cell port fpu_add.u0.opb from 32 bits to 31 bits.
Warning: Resizing cell port fpu_add.u0.opa from 32 bits to 31 bits.
Warning: Resizing cell port post_norm.u3.shift_out from 56 bits to 48 bits.
Warning: Resizing cell port post_norm.u3.shift_in from 56 bits to 48 bits.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-33.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-81.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-80.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-25.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-84.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-341.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \syn2
Used module:     \fpu_add
Used module:         \post_norm
Used module:             \b_left_shifter
Used module:             \b_right_shifter
Used module:             \pri_encoder
Used module:         \add_sub27
Used module:         \pre_norm
Used module:         \except
Used module:     \fpu_mul
Used module:         \mul_r2
Used module:         \pre_norm_fmul

4.17.2. Analyzing design hierarchy..
Top module:  \syn2
Used module:     \fpu_add
Used module:         \post_norm
Used module:             \b_left_shifter
Used module:             \b_right_shifter
Used module:             \pri_encoder
Used module:         \add_sub27
Used module:         \pre_norm
Used module:         \except
Used module:     \fpu_mul
Used module:         \mul_r2
Used module:         \pre_norm_fmul
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2241$1360 in module pre_norm.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2188$1323 in module pre_norm.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086 in module b_left_shifter.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036 in module b_right_shifter.
Marked 49 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1356$986 in module pri_encoder.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735 in module post_norm.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734 in module post_norm.
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:811$402 in module pre_norm_fmul.
Removed a total of 5 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 275 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2060$1376'.
  Set init value: \nan_sign = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2058$1375'.
  Set init value: \fracta_eq_fractb = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2058$1374'.
  Set init value: \fracta_lt_fractb = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2053$1373'.
  Set init value: \signb_r = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2053$1372'.
  Set init value: \signa_r = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2053$1371'.
  Set init value: \add_r = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2052$1370'.
  Set init value: \result_zero_sign = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2051$1369'.
  Set init value: \sticky = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2049$1368'.
  Set init value: \fasu_op = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2048$1367'.
  Set init value: \add_d = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2047$1366'.
  Set init value: \sign_d = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2047$1365'.
  Set init value: \sign = 1'0
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2046$1364'.
  Set init value: \fractb_out = 27'000000000000000000000000000
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2046$1363'.
  Set init value: \fracta_out = 27'000000000000000000000000000
Found init rule in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2038$1362'.
  Set init value: \exp_dn_out = 8'00000000
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1928$1260'.
  Set init value: \opa_nan_r = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1921$1259'.
  Set init value: \fasu_op_r2 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1921$1258'.
  Set init value: \fasu_op_r1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1871$1257'.
  Set init value: \opas_r2 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1871$1256'.
  Set init value: \opas_r1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1869$1254'.
  Set init value: \opa_r1 = 31'0000000000000000000000000000000
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1868$1253'.
  Set init value: \sign = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1818$1252'.
  Set init value: \sign_fasu_r = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1749$1251'.
  Set init value: \div_by_zero_o1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1748$1250'.
  Set init value: \zero_o1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1747$1249'.
  Set init value: \underflow_o1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1747$1248'.
  Set init value: \overflow_o1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1746$1247'.
  Set init value: \ine_o1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1745$1246'.
  Set init value: \qnan_o1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1745$1245'.
  Set init value: \snan_o1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1745$1244'.
  Set init value: \inf_o1 = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1744$1243'.
  Set init value: \out_o1 = 0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1738$1242'.
  Set init value: \fpu_op_r3 = 3'000
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1737$1241'.
  Set init value: \fpu_op_r2 = 3'000
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1737$1240'.
  Set init value: \fpu_op_r1 = 3'000
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1736$1239'.
  Set init value: \rmode_r3 = 2'00
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1735$1238'.
  Set init value: \rmode_r2 = 2'00
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1735$1237'.
  Set init value: \rmode_r1 = 2'00
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1734$1236'.
  Set init value: \ine = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1733$1235'.
  Set init value: \qnan = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1733$1234'.
  Set init value: \snan = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1733$1233'.
  Set init value: \inf = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1732$1232'.
  Set init value: \underflow = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1732$1231'.
  Set init value: \overflow = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1729$1230'.
  Set init value: \fract_out_q = 28'0000000000000000000000000000
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1726$1229'.
  Set init value: \exp_r = 8'00000000
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1721$1228'.
  Set init value: \div_by_zero = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1720$1227'.
  Set init value: \out = 0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1719$1226'.
  Set init value: \opb_r = 0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1719$1225'.
  Set init value: \opa_r = 0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1718$1224'.
  Set init value: \zero = 1'0
Found init rule in `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1717$1223'.
  Set init value: \fpu_op = 3'000
Found init rule in `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1543$1135'.
  Set init value: \shift_out = 48'000000000000000000000000000000000000000000000000
Found init rule in `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1470$1085'.
  Set init value: \shift_out = 48'000000000000000000000000000000000000000000000000
Found init rule in `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:887$985'.
  Set init value: \exp_out_rnd = 8'00000000
Found init rule in `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:882$984'.
  Set init value: \fract_out_rnd = 23'00000000000000000000000
Found init rule in `\mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:838$417'.
  Set init value: \prod = 48'000000000000000000000000000000000000000000000000
Found init rule in `\mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:838$416'.
  Set init value: \prod1 = 48'000000000000000000000000000000000000000000000000
Found init rule in `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:741$412'.
  Set init value: \underflow = 3'000
Found init rule in `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:732$411'.
  Set init value: \exp_ovf = 2'00
Found init rule in `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:730$410'.
  Set init value: \inf = 1'0
Found init rule in `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:729$409'.
  Set init value: \sign_exe = 1'0
Found init rule in `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:728$408'.
  Set init value: \sign_d = 1'0
Found init rule in `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:728$407'.
  Set init value: \sign = 1'0
Found init rule in `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:726$406'.
  Set init value: \exp_out = 8'00000000
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:614$322'.
  Set init value: \opb_dn = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:614$321'.
  Set init value: \opa_dn = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:613$320'.
  Set init value: \opb_inf = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:613$319'.
  Set init value: \opa_inf = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:612$318'.
  Set init value: \opb_00 = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:612$317'.
  Set init value: \opa_00 = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$316'.
  Set init value: \fractb_00 = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$315'.
  Set init value: \fracta_00 = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$314'.
  Set init value: \expb_00 = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$313'.
  Set init value: \expa_00 = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:610$312'.
  Set init value: \opb_nan = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:610$311'.
  Set init value: \opa_nan = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$310'.
  Set init value: \snan = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$309'.
  Set init value: \qnan = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$308'.
  Set init value: \ind = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$307'.
  Set init value: \inf = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$306'.
  Set init value: \snan_r_b = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$305'.
  Set init value: \qnan_r_b = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$304'.
  Set init value: \infb_f_r = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$303'.
  Set init value: \expb_ff = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$302'.
  Set init value: \snan_r_a = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$301'.
  Set init value: \qnan_r_a = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$300'.
  Set init value: \infa_f_r = 1'0
Found init rule in `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$299'.
  Set init value: \expa_ff = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:444$232'.
  Set init value: \opa_nan_r = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:443$231'.
  Set init value: \underflow_fmul_r = 3'000
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:432$230'.
  Set init value: \inf_mul2 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:376$229'.
  Set init value: \opas_r2 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:376$228'.
  Set init value: \opas_r1 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:374$226'.
  Set init value: \opa_r1 = 31'0000000000000000000000000000000
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:373$225'.
  Set init value: \sign = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:370$224'.
  Set init value: \fract_denorm = 48'000000000000000000000000000000000000000000000000
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:326$223'.
  Set init value: \sign_exe_r = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:324$222'.
  Set init value: \exp_ovf_r = 2'00
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:322$221'.
  Set init value: \inf_mul_r = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:319$220'.
  Set init value: \sign_mul_r = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:249$218'.
  Set init value: \div_by_zero_o1 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:248$217'.
  Set init value: \zero_o1 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:247$216'.
  Set init value: \underflow_o1 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:247$215'.
  Set init value: \overflow_o1 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:246$214'.
  Set init value: \ine_o1 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:245$213'.
  Set init value: \qnan_o1 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:245$212'.
  Set init value: \snan_o1 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:245$211'.
  Set init value: \inf_o1 = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:244$210'.
  Set init value: \out_o1 = 0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:223$209'.
  Set init value: \fpu_op_r2 = 3'000
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:223$208'.
  Set init value: \fpu_op_r1 = 3'000
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:221$207'.
  Set init value: \rmode_r2 = 2'00
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:221$206'.
  Set init value: \rmode_r1 = 2'00
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:220$205'.
  Set init value: \ine = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:219$204'.
  Set init value: \qnan = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:219$203'.
  Set init value: \snan = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:219$202'.
  Set init value: \inf = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:218$201'.
  Set init value: \underflow = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:218$200'.
  Set init value: \overflow = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:212$198'.
  Set init value: \exp_r = 8'00000000
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:207$197'.
  Set init value: \div_by_zero = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:206$196'.
  Set init value: \out = 0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:205$195'.
  Set init value: \opb_r = 0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:205$194'.
  Set init value: \opa_r = 0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:204$193'.
  Set init value: \zero = 1'0
Found init rule in `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:203$192'.
  Set init value: \fpu_op = 3'000
Found init rule in `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:49$7'.
  Set init value: \reg6 = 0
Found init rule in `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:48$6'.
  Set init value: \reg5 = 0
Found init rule in `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:47$5'.
  Set init value: \reg4 = 0
Found init rule in `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:46$4'.
  Set init value: \reg3 = 0
Found init rule in `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:45$3'.
  Set init value: \reg2 = 0
Found init rule in `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:44$2'.
  Set init value: \reg1 = 0

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~56 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2060$1376'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2058$1375'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2058$1374'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2053$1373'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2053$1372'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2053$1371'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2052$1370'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2051$1369'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2049$1368'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2048$1367'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2047$1366'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2047$1365'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2046$1364'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2046$1363'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2038$1362'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2257$1361'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2241$1360'.
     1/1: $1\add_d[0:0]
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2232$1356'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2227$1351'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2224$1349'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2217$1330'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2214$1329'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2211$1328'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2208$1327'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2204$1326'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2188$1323'.
     1/1: $1\sign_d[0:0]
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2181$1322'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2178$1321'.
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2133$1287'.
     1/1: $1\sticky[0:0]
Creating decoders for process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2099$1274'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1928$1260'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1921$1259'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1921$1258'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1871$1257'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1871$1256'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1870$1255'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1869$1254'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1868$1253'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1818$1252'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1749$1251'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1748$1250'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1747$1249'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1747$1248'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1746$1247'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1745$1246'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1745$1245'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1745$1244'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1744$1243'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1738$1242'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1737$1241'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1737$1240'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1736$1239'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1735$1238'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1735$1237'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1734$1236'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1733$1235'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1733$1234'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1733$1233'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1732$1232'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1732$1231'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1729$1230'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1726$1229'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1721$1228'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1720$1227'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1719$1226'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1719$1225'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1718$1224'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1717$1223'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1990$1221'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1987$1217'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1984$1216'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1979$1197'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1976$1192'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1970$1191'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1967$1190'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1962$1185'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1956$1180'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1949$1169'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1943$1163'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1934$1157'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1931$1156'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1893$1152'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1888$1151'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1885$1150'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1878$1149'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1874$1148'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1855$1147'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1839$1146'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1787$1144'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1784$1143'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1781$1142'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1778$1141'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1775$1140'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1772$1139'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1769$1138'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1766$1137'.
Creating decoders for process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1757$1136'.
Creating decoders for process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1543$1135'.
Creating decoders for process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086'.
     1/1: $1\shift_out[47:0]
Creating decoders for process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1470$1085'.
Creating decoders for process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036'.
     1/1: $1\shift_out[47:0]
Creating decoders for process `\pri_encoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1356$986'.
     1/49: $49\fi_ldz_r0[5:0]
     2/49: $48\fi_ldz_r0[5:0]
     3/49: $47\fi_ldz_r0[5:0]
     4/49: $46\fi_ldz_r0[5:0]
     5/49: $45\fi_ldz_r0[5:0]
     6/49: $44\fi_ldz_r0[5:0]
     7/49: $43\fi_ldz_r0[5:0]
     8/49: $42\fi_ldz_r0[5:0]
     9/49: $41\fi_ldz_r0[5:0]
    10/49: $40\fi_ldz_r0[5:0]
    11/49: $39\fi_ldz_r0[5:0]
    12/49: $38\fi_ldz_r0[5:0]
    13/49: $37\fi_ldz_r0[5:0]
    14/49: $36\fi_ldz_r0[5:0]
    15/49: $35\fi_ldz_r0[5:0]
    16/49: $34\fi_ldz_r0[5:0]
    17/49: $33\fi_ldz_r0[5:0]
    18/49: $32\fi_ldz_r0[5:0]
    19/49: $31\fi_ldz_r0[5:0]
    20/49: $30\fi_ldz_r0[5:0]
    21/49: $29\fi_ldz_r0[5:0]
    22/49: $28\fi_ldz_r0[5:0]
    23/49: $27\fi_ldz_r0[5:0]
    24/49: $26\fi_ldz_r0[5:0]
    25/49: $25\fi_ldz_r0[5:0]
    26/49: $24\fi_ldz_r0[5:0]
    27/49: $23\fi_ldz_r0[5:0]
    28/49: $22\fi_ldz_r0[5:0]
    29/49: $21\fi_ldz_r0[5:0]
    30/49: $20\fi_ldz_r0[5:0]
    31/49: $19\fi_ldz_r0[5:0]
    32/49: $18\fi_ldz_r0[5:0]
    33/49: $17\fi_ldz_r0[5:0]
    34/49: $16\fi_ldz_r0[5:0]
    35/49: $15\fi_ldz_r0[5:0]
    36/49: $14\fi_ldz_r0[5:0]
    37/49: $13\fi_ldz_r0[5:0]
    38/49: $12\fi_ldz_r0[5:0]
    39/49: $11\fi_ldz_r0[5:0]
    40/49: $10\fi_ldz_r0[5:0]
    41/49: $9\fi_ldz_r0[5:0]
    42/49: $8\fi_ldz_r0[5:0]
    43/49: $7\fi_ldz_r0[5:0]
    44/49: $6\fi_ldz_r0[5:0]
    45/49: $5\fi_ldz_r0[5:0]
    46/49: $4\fi_ldz_r0[5:0]
    47/49: $3\fi_ldz_r0[5:0]
    48/49: $2\fi_ldz_r0[5:0]
    49/49: $1\fi_ldz_r0[5:0]
Creating decoders for process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:887$985'.
Creating decoders for process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:882$984'.
Creating decoders for process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735'.
     1/1: $1\fract_out_rnd[22:0]
Creating decoders for process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734'.
     1/1: $1\exp_out_rnd[7:0]
Creating decoders for process `\mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:838$417'.
Creating decoders for process `\mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:838$416'.
Creating decoders for process `\mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:843$415'.
Creating decoders for process `\mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:840$413'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:741$412'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:732$411'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:730$410'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:729$409'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:728$408'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:728$407'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:726$406'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:822$404'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:819$403'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:811$402'.
     1/1: $1\sign_d[0:0]
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:801$397'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:798$396'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:790$371'.
Creating decoders for process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:781$349'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:614$322'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:614$321'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:613$320'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:613$319'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:612$318'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:612$317'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$316'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$315'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$314'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$313'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:610$312'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:610$311'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$310'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$309'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$308'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$307'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$306'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$305'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$304'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$303'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$302'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$301'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$300'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$299'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:700$298'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:697$297'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:694$295'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:691$293'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:688$290'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:685$287'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:682$284'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:679$281'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:676$279'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:673$277'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:670$273'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:667$269'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:664$265'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:661$261'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:658$257'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:655$253'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:652$249'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:649$248'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:646$244'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:643$243'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:640$240'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:637$237'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:634$235'.
Creating decoders for process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:631$233'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:444$232'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:443$231'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:432$230'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:376$229'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:376$228'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:375$227'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:374$226'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:373$225'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:370$224'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:326$223'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:324$222'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:322$221'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:319$220'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:316$219'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:249$218'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:248$217'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:247$216'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:247$215'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:246$214'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:245$213'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:245$212'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:245$211'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:244$210'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:223$209'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:223$208'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:221$207'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:221$206'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:220$205'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:219$204'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:219$203'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:219$202'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:218$201'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:218$200'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:215$199'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:212$198'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:207$197'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:206$196'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:205$195'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:205$194'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:204$193'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:203$192'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:568$185'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:565$181'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:562$180'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:547$150'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:538$130'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:534$129'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:531$128'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:494$110'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:491$109'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:485$101'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:474$73'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:465$53'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:448$31'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:397$26'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:392$25'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:389$24'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:382$22'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:379$21'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:352$20'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:349$19'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:346$18'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:343$17'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:285$16'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:282$15'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:279$14'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:276$13'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:273$12'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:270$11'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:267$10'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:264$9'.
Creating decoders for process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:260$8'.
Creating decoders for process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:49$7'.
Creating decoders for process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:48$6'.
Creating decoders for process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:47$5'.
Creating decoders for process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:46$4'.
Creating decoders for process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:45$3'.
Creating decoders for process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:44$2'.
Creating decoders for process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:162$1'.

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\pre_norm.\add_d' from process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2241$1360'.
Removing init bit 1'0 for non-memory siginal `\pre_norm.\add_d` in process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2241$1360`.
No latch inferred for signal `\pre_norm.\sign_d' from process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2188$1323'.
Removing init bit 1'0 for non-memory siginal `\pre_norm.\sign_d` in process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2188$1323`.
No latch inferred for signal `\pre_norm.\sticky' from process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2133$1287'.
Removing init bit 1'0 for non-memory siginal `\pre_norm.\sticky` in process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2133$1287`.
No latch inferred for signal `\fpu_add.\fract_i2f' from process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1870$1255'.
No latch inferred for signal `\b_left_shifter.\shift_out' from process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086'.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [0]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [1]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [2]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [3]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [4]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [5]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [6]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [7]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [8]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [9]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [10]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [11]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [12]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [13]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [14]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [15]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [16]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [17]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [18]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [19]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [20]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [21]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [22]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [23]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [24]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [25]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [26]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [27]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [28]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [29]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [30]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [31]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [32]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [33]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [34]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [35]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [36]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [37]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [38]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [39]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [40]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [41]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [42]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [43]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [44]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [45]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [46]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
Removing init bit 1'0 for non-memory siginal `\b_left_shifter.\shift_out [47]` in process `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086`.
No latch inferred for signal `\b_right_shifter.\shift_out' from process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036'.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [0]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [1]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [2]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [3]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [4]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [5]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [6]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [7]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [8]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [9]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [10]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [11]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [12]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [13]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [14]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [15]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [16]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [17]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [18]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [19]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [20]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [21]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [22]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [23]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [24]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [25]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [26]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [27]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [28]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [29]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [30]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [31]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [32]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [33]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [34]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [35]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [36]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [37]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [38]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [39]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [40]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [41]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [42]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [43]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [44]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [45]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [46]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Removing init bit 1'0 for non-memory siginal `\b_right_shifter.\shift_out [47]` in process `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036`.
Latch inferred for signal `\pri_encoder.\fi_ldz_r0' from process `\pri_encoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1356$986': $auto_15017
No latch inferred for signal `\post_norm.\fract_out_rnd' from process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735'.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [0]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [1]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [2]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [3]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [4]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [5]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [6]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [7]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [8]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [9]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [10]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [11]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [12]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [13]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [14]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [15]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [16]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [17]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [18]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [19]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [20]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [21]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\fract_out_rnd [22]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735`.
No latch inferred for signal `\post_norm.\exp_out_rnd' from process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734'.
Removing init bit 1'0 for non-memory siginal `\post_norm.\exp_out_rnd [0]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\exp_out_rnd [1]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\exp_out_rnd [2]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\exp_out_rnd [3]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\exp_out_rnd [4]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\exp_out_rnd [5]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\exp_out_rnd [6]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734`.
Removing init bit 1'0 for non-memory siginal `\post_norm.\exp_out_rnd [7]` in process `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734`.
No latch inferred for signal `\pre_norm_fmul.\sign_d' from process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:811$402'.
Removing init bit 1'0 for non-memory siginal `\pre_norm_fmul.\sign_d` in process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:811$402`.
No latch inferred for signal `\fpu_mul.\fract_i2f' from process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:375$227'.
No latch inferred for signal `\fpu_mul.\sign_fasu_r' from process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:316$219'.
No latch inferred for signal `\fpu_mul.\fract_out_q' from process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:215$199'.
No latch inferred for signal `\fpu_mul.\fract_denorm' from process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23'.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [0]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [1]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [2]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [3]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [4]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [5]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [6]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [7]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [8]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [9]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [10]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [11]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [12]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [13]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [14]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [15]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [16]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [17]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [18]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [19]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [20]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [21]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [22]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [23]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [24]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [25]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [26]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [27]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [28]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [29]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [30]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [31]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [32]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [33]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [34]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [35]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [36]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [37]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [38]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [39]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [40]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [41]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [42]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [43]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [44]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [45]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [46]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.
Removing init bit 1'0 for non-memory siginal `\fpu_mul.\fract_denorm [47]` in process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23`.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pre_norm.\fasu_op' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2257$1361'.
  created $dff cell `$procdff$15018' with positive edge clock.
Creating register for signal `\pre_norm.\nan_sign' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2232$1356'.
  created $dff cell `$procdff$15019' with positive edge clock.
Creating register for signal `\pre_norm.\fracta_eq_fractb' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2227$1351'.
  created $dff cell `$procdff$15020' with positive edge clock.
Creating register for signal `\pre_norm.\fracta_lt_fractb' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2224$1349'.
  created $dff cell `$procdff$15021' with positive edge clock.
Creating register for signal `\pre_norm.\result_zero_sign' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2217$1330'.
  created $dff cell `$procdff$15022' with positive edge clock.
Creating register for signal `\pre_norm.\add_r' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2214$1329'.
  created $dff cell `$procdff$15023' with positive edge clock.
Creating register for signal `\pre_norm.\signb_r' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2211$1328'.
  created $dff cell `$procdff$15024' with positive edge clock.
Creating register for signal `\pre_norm.\signa_r' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2208$1327'.
  created $dff cell `$procdff$15025' with positive edge clock.
Creating register for signal `\pre_norm.\sign' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2204$1326'.
  created $dff cell `$procdff$15026' with positive edge clock.
Creating register for signal `\pre_norm.\fractb_out' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2181$1322'.
  created $dff cell `$procdff$15027' with positive edge clock.
Creating register for signal `\pre_norm.\fracta_out' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2178$1321'.
  created $dff cell `$procdff$15028' with positive edge clock.
Creating register for signal `\pre_norm.\exp_dn_out' using process `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2099$1274'.
  created $dff cell `$procdff$15029' with positive edge clock.
Creating register for signal `\fpu_add.\out' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
  created $dff cell `$procdff$15030' with positive edge clock.
Creating register for signal `\fpu_add.\zero' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
  created $dff cell `$procdff$15031' with positive edge clock.
Creating register for signal `\fpu_add.\div_by_zero' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
  created $dff cell `$procdff$15032' with positive edge clock.
Creating register for signal `\fpu_add.\overflow' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
  created $dff cell `$procdff$15033' with positive edge clock.
Creating register for signal `\fpu_add.\underflow' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
  created $dff cell `$procdff$15034' with positive edge clock.
Creating register for signal `\fpu_add.\inf' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
  created $dff cell `$procdff$15035' with positive edge clock.
Creating register for signal `\fpu_add.\snan' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
  created $dff cell `$procdff$15036' with positive edge clock.
Creating register for signal `\fpu_add.\qnan' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
  created $dff cell `$procdff$15037' with positive edge clock.
Creating register for signal `\fpu_add.\ine' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
  created $dff cell `$procdff$15038' with positive edge clock.
Creating register for signal `\fpu_add.\div_by_zero_o1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1990$1221'.
  created $dff cell `$procdff$15039' with positive edge clock.
Creating register for signal `\fpu_add.\opa_nan_r' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1987$1217'.
  created $dff cell `$procdff$15040' with positive edge clock.
Creating register for signal `\fpu_add.\zero_o1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1984$1216'.
  created $dff cell `$procdff$15041' with positive edge clock.
Creating register for signal `\fpu_add.\inf_o1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1979$1197'.
  created $dff cell `$procdff$15042' with positive edge clock.
Creating register for signal `\fpu_add.\qnan_o1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1976$1192'.
  created $dff cell `$procdff$15043' with positive edge clock.
Creating register for signal `\fpu_add.\snan_o1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1970$1191'.
  created $dff cell `$procdff$15044' with positive edge clock.
Creating register for signal `\fpu_add.\underflow_o1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1967$1190'.
  created $dff cell `$procdff$15045' with positive edge clock.
Creating register for signal `\fpu_add.\overflow_o1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1962$1185'.
  created $dff cell `$procdff$15046' with positive edge clock.
Creating register for signal `\fpu_add.\ine_o1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1956$1180'.
  created $dff cell `$procdff$15047' with positive edge clock.
Creating register for signal `\fpu_add.\out_o1 [31]' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1949$1169'.
  created $dff cell `$procdff$15048' with positive edge clock.
Creating register for signal `\fpu_add.\out_o1 [30:0]' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1943$1163'.
  created $dff cell `$procdff$15049' with positive edge clock.
Creating register for signal `\fpu_add.\fasu_op_r2' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1934$1157'.
  created $dff cell `$procdff$15050' with positive edge clock.
Creating register for signal `\fpu_add.\fasu_op_r1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1931$1156'.
  created $dff cell `$procdff$15051' with positive edge clock.
Creating register for signal `\fpu_add.\sign' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1893$1152'.
  created $dff cell `$procdff$15052' with positive edge clock.
Creating register for signal `\fpu_add.\opas_r2' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1888$1151'.
  created $dff cell `$procdff$15053' with positive edge clock.
Creating register for signal `\fpu_add.\opas_r1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1885$1150'.
  created $dff cell `$procdff$15054' with positive edge clock.
Creating register for signal `\fpu_add.\opa_r1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1878$1149'.
  created $dff cell `$procdff$15055' with positive edge clock.
Creating register for signal `\fpu_add.\exp_r' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1874$1148'.
  created $dff cell `$procdff$15056' with positive edge clock.
Creating register for signal `\fpu_add.\fract_out_q' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1855$1147'.
  created $dff cell `$procdff$15057' with positive edge clock.
Creating register for signal `\fpu_add.\sign_fasu_r' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1839$1146'.
  created $dff cell `$procdff$15058' with positive edge clock.
Creating register for signal `\fpu_add.\fpu_op_r3' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1787$1144'.
  created $dff cell `$procdff$15059' with positive edge clock.
Creating register for signal `\fpu_add.\fpu_op_r2' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1784$1143'.
  created $dff cell `$procdff$15060' with positive edge clock.
Creating register for signal `\fpu_add.\fpu_op_r1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1781$1142'.
  created $dff cell `$procdff$15061' with positive edge clock.
Creating register for signal `\fpu_add.\rmode_r3' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1778$1141'.
  created $dff cell `$procdff$15062' with positive edge clock.
Creating register for signal `\fpu_add.\rmode_r2' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1775$1140'.
  created $dff cell `$procdff$15063' with positive edge clock.
Creating register for signal `\fpu_add.\rmode_r1' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1772$1139'.
  created $dff cell `$procdff$15064' with positive edge clock.
Creating register for signal `\fpu_add.\opb_r' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1769$1138'.
  created $dff cell `$procdff$15065' with positive edge clock.
Creating register for signal `\fpu_add.\opa_r' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1766$1137'.
  created $dff cell `$procdff$15066' with positive edge clock.
Creating register for signal `\fpu_add.\fpu_op' using process `\fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1757$1136'.
  created $dff cell `$procdff$15067' with positive edge clock.
Creating register for signal `\mul_r2.\prod' using process `\mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:843$415'.
  created $dff cell `$procdff$15068' with positive edge clock.
Creating register for signal `\mul_r2.\prod1' using process `\mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:840$413'.
  created $dff cell `$procdff$15069' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\sign_exe' using process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:822$404'.
  created $dff cell `$procdff$15070' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\sign' using process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:819$403'.
  created $dff cell `$procdff$15071' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\inf' using process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:801$397'.
  created $dff cell `$procdff$15072' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\underflow' using process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:798$396'.
  created $dff cell `$procdff$15073' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\exp_ovf' using process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:790$371'.
  created $dff cell `$procdff$15074' with positive edge clock.
Creating register for signal `\pre_norm_fmul.\exp_out' using process `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:781$349'.
  created $dff cell `$procdff$15075' with positive edge clock.
Creating register for signal `\except.\opb_dn' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:700$298'.
  created $dff cell `$procdff$15076' with positive edge clock.
Creating register for signal `\except.\opa_dn' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:697$297'.
  created $dff cell `$procdff$15077' with positive edge clock.
Creating register for signal `\except.\opb_00' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:694$295'.
  created $dff cell `$procdff$15078' with positive edge clock.
Creating register for signal `\except.\opa_00' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:691$293'.
  created $dff cell `$procdff$15079' with positive edge clock.
Creating register for signal `\except.\fractb_00' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:688$290'.
  created $dff cell `$procdff$15080' with positive edge clock.
Creating register for signal `\except.\fracta_00' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:685$287'.
  created $dff cell `$procdff$15081' with positive edge clock.
Creating register for signal `\except.\expb_00' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:682$284'.
  created $dff cell `$procdff$15082' with positive edge clock.
Creating register for signal `\except.\expa_00' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:679$281'.
  created $dff cell `$procdff$15083' with positive edge clock.
Creating register for signal `\except.\opb_inf' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:676$279'.
  created $dff cell `$procdff$15084' with positive edge clock.
Creating register for signal `\except.\opa_inf' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:673$277'.
  created $dff cell `$procdff$15085' with positive edge clock.
Creating register for signal `\except.\opb_nan' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:670$273'.
  created $dff cell `$procdff$15086' with positive edge clock.
Creating register for signal `\except.\opa_nan' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:667$269'.
  created $dff cell `$procdff$15087' with positive edge clock.
Creating register for signal `\except.\snan' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:664$265'.
  created $dff cell `$procdff$15088' with positive edge clock.
Creating register for signal `\except.\qnan' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:661$261'.
  created $dff cell `$procdff$15089' with positive edge clock.
Creating register for signal `\except.\inf' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:658$257'.
  created $dff cell `$procdff$15090' with positive edge clock.
Creating register for signal `\except.\ind' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:655$253'.
  created $dff cell `$procdff$15091' with positive edge clock.
Creating register for signal `\except.\snan_r_b' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:652$249'.
  created $dff cell `$procdff$15092' with positive edge clock.
Creating register for signal `\except.\qnan_r_b' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:649$248'.
  created $dff cell `$procdff$15093' with positive edge clock.
Creating register for signal `\except.\snan_r_a' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:646$244'.
  created $dff cell `$procdff$15094' with positive edge clock.
Creating register for signal `\except.\qnan_r_a' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:643$243'.
  created $dff cell `$procdff$15095' with positive edge clock.
Creating register for signal `\except.\infb_f_r' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:640$240'.
  created $dff cell `$procdff$15096' with positive edge clock.
Creating register for signal `\except.\infa_f_r' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:637$237'.
  created $dff cell `$procdff$15097' with positive edge clock.
Creating register for signal `\except.\expb_ff' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:634$235'.
  created $dff cell `$procdff$15098' with positive edge clock.
Creating register for signal `\except.\expa_ff' using process `\except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:631$233'.
  created $dff cell `$procdff$15099' with positive edge clock.
Creating register for signal `\fpu_mul.\out' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
  created $dff cell `$procdff$15100' with positive edge clock.
Creating register for signal `\fpu_mul.\zero' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
  created $dff cell `$procdff$15101' with positive edge clock.
Creating register for signal `\fpu_mul.\div_by_zero' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
  created $dff cell `$procdff$15102' with positive edge clock.
Creating register for signal `\fpu_mul.\overflow' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
  created $dff cell `$procdff$15103' with positive edge clock.
Creating register for signal `\fpu_mul.\underflow' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
  created $dff cell `$procdff$15104' with positive edge clock.
Creating register for signal `\fpu_mul.\inf' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
  created $dff cell `$procdff$15105' with positive edge clock.
Creating register for signal `\fpu_mul.\snan' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
  created $dff cell `$procdff$15106' with positive edge clock.
Creating register for signal `\fpu_mul.\qnan' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
  created $dff cell `$procdff$15107' with positive edge clock.
Creating register for signal `\fpu_mul.\ine' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
  created $dff cell `$procdff$15108' with positive edge clock.
Creating register for signal `\fpu_mul.\div_by_zero_o1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:568$185'.
  created $dff cell `$procdff$15109' with positive edge clock.
Creating register for signal `\fpu_mul.\opa_nan_r' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:565$181'.
  created $dff cell `$procdff$15110' with positive edge clock.
Creating register for signal `\fpu_mul.\zero_o1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:562$180'.
  created $dff cell `$procdff$15111' with positive edge clock.
Creating register for signal `\fpu_mul.\inf_o1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:547$150'.
  created $dff cell `$procdff$15112' with positive edge clock.
Creating register for signal `\fpu_mul.\qnan_o1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:538$130'.
  created $dff cell `$procdff$15113' with positive edge clock.
Creating register for signal `\fpu_mul.\snan_o1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:534$129'.
  created $dff cell `$procdff$15114' with positive edge clock.
Creating register for signal `\fpu_mul.\underflow_o1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:531$128'.
  created $dff cell `$procdff$15115' with positive edge clock.
Creating register for signal `\fpu_mul.\underflow_fmul_r' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:494$110'.
  created $dff cell `$procdff$15116' with positive edge clock.
Creating register for signal `\fpu_mul.\overflow_o1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:491$109'.
  created $dff cell `$procdff$15117' with positive edge clock.
Creating register for signal `\fpu_mul.\ine_o1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:485$101'.
  created $dff cell `$procdff$15118' with positive edge clock.
Creating register for signal `\fpu_mul.\out_o1 [31]' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:474$73'.
  created $dff cell `$procdff$15119' with positive edge clock.
Creating register for signal `\fpu_mul.\out_o1 [30:0]' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:465$53'.
  created $dff cell `$procdff$15120' with positive edge clock.
Creating register for signal `\fpu_mul.\inf_mul2' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:448$31'.
  created $dff cell `$procdff$15121' with positive edge clock.
Creating register for signal `\fpu_mul.\sign' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:397$26'.
  created $dff cell `$procdff$15122' with positive edge clock.
Creating register for signal `\fpu_mul.\opas_r2' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:392$25'.
  created $dff cell `$procdff$15123' with positive edge clock.
Creating register for signal `\fpu_mul.\opas_r1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:389$24'.
  created $dff cell `$procdff$15124' with positive edge clock.
Creating register for signal `\fpu_mul.\opa_r1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:382$22'.
  created $dff cell `$procdff$15125' with positive edge clock.
Creating register for signal `\fpu_mul.\exp_r' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:379$21'.
  created $dff cell `$procdff$15126' with positive edge clock.
Creating register for signal `\fpu_mul.\exp_ovf_r' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:352$20'.
  created $dff cell `$procdff$15127' with positive edge clock.
Creating register for signal `\fpu_mul.\inf_mul_r' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:349$19'.
  created $dff cell `$procdff$15128' with positive edge clock.
Creating register for signal `\fpu_mul.\sign_exe_r' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:346$18'.
  created $dff cell `$procdff$15129' with positive edge clock.
Creating register for signal `\fpu_mul.\sign_mul_r' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:343$17'.
  created $dff cell `$procdff$15130' with positive edge clock.
Creating register for signal `\fpu_mul.\fpu_op_r3' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:285$16'.
  created $dff cell `$procdff$15131' with positive edge clock.
Creating register for signal `\fpu_mul.\fpu_op_r2' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:282$15'.
  created $dff cell `$procdff$15132' with positive edge clock.
Creating register for signal `\fpu_mul.\fpu_op_r1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:279$14'.
  created $dff cell `$procdff$15133' with positive edge clock.
Creating register for signal `\fpu_mul.\rmode_r3' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:276$13'.
  created $dff cell `$procdff$15134' with positive edge clock.
Creating register for signal `\fpu_mul.\rmode_r2' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:273$12'.
  created $dff cell `$procdff$15135' with positive edge clock.
Creating register for signal `\fpu_mul.\rmode_r1' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:270$11'.
  created $dff cell `$procdff$15136' with positive edge clock.
Creating register for signal `\fpu_mul.\opb_r' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:267$10'.
  created $dff cell `$procdff$15137' with positive edge clock.
Creating register for signal `\fpu_mul.\opa_r' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:264$9'.
  created $dff cell `$procdff$15138' with positive edge clock.
Creating register for signal `\fpu_mul.\fpu_op' using process `\fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:260$8'.
  created $dff cell `$procdff$15139' with positive edge clock.
Creating register for signal `\syn2.\reg1' using process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:162$1'.
  created $dff cell `$procdff$15140' with positive edge clock.
Creating register for signal `\syn2.\reg2' using process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:162$1'.
  created $dff cell `$procdff$15141' with positive edge clock.
Creating register for signal `\syn2.\reg3' using process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:162$1'.
  created $dff cell `$procdff$15142' with positive edge clock.
Creating register for signal `\syn2.\reg4' using process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:162$1'.
  created $dff cell `$procdff$15143' with positive edge clock.
Creating register for signal `\syn2.\reg5' using process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:162$1'.
  created $dff cell `$procdff$15144' with positive edge clock.
Creating register for signal `\syn2.\reg6' using process `\syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:162$1'.
  created $dff cell `$procdff$15145' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2060$1376'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2058$1375'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2058$1374'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2053$1373'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2053$1372'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2053$1371'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2052$1370'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2051$1369'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2049$1368'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2048$1367'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2047$1366'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2047$1365'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2046$1364'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2046$1363'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2038$1362'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2257$1361'.
Found and cleaned up 1 empty switch in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2241$1360'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2241$1360'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2232$1356'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2227$1351'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2224$1349'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2217$1330'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2214$1329'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2211$1328'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2208$1327'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2204$1326'.
Found and cleaned up 1 empty switch in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2188$1323'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2188$1323'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2181$1322'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2178$1321'.
Found and cleaned up 1 empty switch in `\pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2133$1287'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2133$1287'.
Removing empty process `pre_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2099$1274'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1928$1260'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1921$1259'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1921$1258'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1871$1257'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1871$1256'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1870$1255'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1869$1254'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1868$1253'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1818$1252'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1749$1251'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1748$1250'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1747$1249'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1747$1248'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1746$1247'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1745$1246'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1745$1245'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1745$1244'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1744$1243'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1738$1242'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1737$1241'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1737$1240'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1736$1239'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1735$1238'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1735$1237'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1734$1236'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1733$1235'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1733$1234'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1733$1233'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1732$1232'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1732$1231'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1729$1230'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1726$1229'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1721$1228'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1720$1227'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1719$1226'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1719$1225'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1718$1224'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1717$1223'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1994$1222'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1990$1221'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1987$1217'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1984$1216'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1979$1197'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1976$1192'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1970$1191'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1967$1190'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1962$1185'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1956$1180'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1949$1169'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1943$1163'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1934$1157'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1931$1156'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1893$1152'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1888$1151'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1885$1150'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1878$1149'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1874$1148'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1855$1147'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1839$1146'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1787$1144'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1784$1143'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1781$1142'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1778$1141'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1775$1140'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1772$1139'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1769$1138'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1766$1137'.
Removing empty process `fpu_add.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1757$1136'.
Removing empty process `b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1543$1135'.
Found and cleaned up 1 empty switch in `\b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086'.
Removing empty process `b_left_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1545$1086'.
Removing empty process `b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1470$1085'.
Found and cleaned up 1 empty switch in `\b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036'.
Removing empty process `b_right_shifter.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1472$1036'.
Found and cleaned up 49 empty switches in `\pri_encoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1356$986'.
Removing empty process `pri_encoder.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1356$986'.
Removing empty process `post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:887$985'.
Removing empty process `post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:882$984'.
Found and cleaned up 1 empty switch in `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735'.
Removing empty process `post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1204$735'.
Found and cleaned up 1 empty switch in `\post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734'.
Removing empty process `post_norm.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1196$734'.
Removing empty process `mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:838$417'.
Removing empty process `mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:838$416'.
Removing empty process `mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:843$415'.
Removing empty process `mul_r2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:840$413'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:741$412'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:732$411'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:730$410'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:729$409'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:728$408'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:728$407'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:726$406'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:822$404'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:819$403'.
Found and cleaned up 1 empty switch in `\pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:811$402'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:811$402'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:801$397'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:798$396'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:790$371'.
Removing empty process `pre_norm_fmul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:781$349'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:614$322'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:614$321'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:613$320'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:613$319'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:612$318'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:612$317'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$316'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$315'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$314'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:611$313'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:610$312'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:610$311'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$310'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$309'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$308'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:609$307'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$306'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$305'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$304'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:608$303'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$302'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$301'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$300'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:607$299'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:700$298'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:697$297'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:694$295'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:691$293'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:688$290'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:685$287'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:682$284'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:679$281'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:676$279'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:673$277'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:670$273'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:667$269'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:664$265'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:661$261'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:658$257'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:655$253'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:652$249'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:649$248'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:646$244'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:643$243'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:640$240'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:637$237'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:634$235'.
Removing empty process `except.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:631$233'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:444$232'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:443$231'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:432$230'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:376$229'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:376$228'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:375$227'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:374$226'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:373$225'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:370$224'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:326$223'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:324$222'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:322$221'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:319$220'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:316$219'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:249$218'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:248$217'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:247$216'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:247$215'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:246$214'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:245$213'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:245$212'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:245$211'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:244$210'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:223$209'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:223$208'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:221$207'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:221$206'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:220$205'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:219$204'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:219$203'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:219$202'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:218$201'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:218$200'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:215$199'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:212$198'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:207$197'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:206$196'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:205$195'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:205$194'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:204$193'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:203$192'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:573$191'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:568$185'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:565$181'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:562$180'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:547$150'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:538$130'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:534$129'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:531$128'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:494$110'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:491$109'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:485$101'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:474$73'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:465$53'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:448$31'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:397$26'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:392$25'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:389$24'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:386$23'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:382$22'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:379$21'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:352$20'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:349$19'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:346$18'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:343$17'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:285$16'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:282$15'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:279$14'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:276$13'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:273$12'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:270$11'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:267$10'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:264$9'.
Removing empty process `fpu_mul.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:260$8'.
Removing empty process `syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:49$7'.
Removing empty process `syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:48$6'.
Removing empty process `syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:47$5'.
Removing empty process `syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:46$4'.
Removing empty process `syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:45$3'.
Removing empty process `syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:44$2'.
Removing empty process `syn2.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:162$1'.
Cleaned up 57 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_sub27.
Optimizing module pre_norm.
<suppressed ~7 debug messages>
Optimizing module fpu_add.
Optimizing module b_left_shifter.
<suppressed ~48 debug messages>
Optimizing module b_right_shifter.
<suppressed ~48 debug messages>
Optimizing module pri_encoder.
<suppressed ~3631 debug messages>
Optimizing module post_norm.
<suppressed ~16 debug messages>
Optimizing module mul_r2.
Optimizing module pre_norm_fmul.
<suppressed ~9 debug messages>
Optimizing module except.
Optimizing module fpu_mul.
<suppressed ~5 debug messages>
Optimizing module syn2.

4.19. Executing FLATTEN pass (flatten design).
Deleting now unused module add_sub27.
Deleting now unused module pre_norm.
Deleting now unused module fpu_add.
Deleting now unused module b_left_shifter.
Deleting now unused module b_right_shifter.
Deleting now unused module pri_encoder.
Deleting now unused module post_norm.
Deleting now unused module mul_r2.
Deleting now unused module pre_norm_fmul.
Deleting now unused module except.
Deleting now unused module fpu_mul.
<suppressed ~22 debug messages>

# -------------------- 
#  Design entry stats  
# -------------------- 

4.20. Printing statistics.

=== syn2 ===

   Number of wires:              82087
   Number of wire bits:         257346
   Number of public wires:        2984
   Number of public wire bits:   26284
   Number of memories:               5
   Number of memory bits:           40
   Number of processes:              0
   Number of cells:              32423
     $add                           93
     $and                        13380
     $dff                          664
     $dlatch                         9
     $eq                          2377
     $gt                           109
     $logic_not                   1275
     $lt                           180
     $meminit                        5
     $memrd_v2                       5
     $mul                            4
     $mux                         1271
     $ne                            36
     $not                        11039
     $or                          1251
     $pmux                          64
     $reduce_and                    90
     $reduce_bool                    4
     $reduce_or                    401
     $sub                          166

4.21. Executing SPLITNETS pass (splitting up multi-bit signals).

4.22. Executing DEMUXMAP pass.

4.23. Executing FLATTEN pass (flatten design).
Deleting now unused module add_sub27.
Deleting now unused module b_left_shifter.
Deleting now unused module b_right_shifter.
Deleting now unused module except.
Deleting now unused module fpu_add.
Deleting now unused module fpu_mul.
Deleting now unused module mul_r2.
Deleting now unused module post_norm.
Deleting now unused module pre_norm.
Deleting now unused module pre_norm_fmul.
Deleting now unused module pri_encoder.
<suppressed ~22 debug messages>

4.24. Executing DEMUXMAP pass.

4.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

4.26. Executing DEMINOUT pass (demote inout ports to input or output).

4.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~792 debug messages>

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 2641 unused cells and 52190 unused wires.
<suppressed ~3231 debug messages>

4.29. Executing CHECK pass (checking for obvious problems).
Checking module syn2...
Found and reported 0 problems.

4.30. Printing statistics.

=== syn2 ===

   Number of wires:              29897
   Number of wire bits:          56645
   Number of public wires:        2431
   Number of public wire bits:   24670
   Number of memories:               5
   Number of memory bits:           40
   Number of processes:              0
   Number of cells:              29000
     $add                           75
     $and                        12298
     $dff                          452
     $dlatch                         9
     $eq                          1889
     $gt                            68
     $logic_not                    683
     $lt                            86
     $meminit                        5
     $memrd_v2                       5
     $mul                            4
     $mux                         1132
     $ne                            27
     $not                        11030
     $or                           658
     $pmux                          55
     $reduce_and                    73
     $reduce_or                    308
     $sub                          143

FF init value for cell $flatten\add1_add.$procdff$15030 ($dff): \add1_add.out = 0
FF init value for cell $flatten\add1_add.$procdff$15048 ($dff): \add1_add.out_o1 [31] = 1'0
FF init value for cell $flatten\add1_add.$procdff$15049 ($dff): \add1_add.out_o1 [30:0] = 31'0000000000000000000000000000000
FF init value for cell $flatten\add1_add.$procdff$15050 ($dff): \add1_add.fasu_op_r2 = 1'0
FF init value for cell $flatten\add1_add.$procdff$15051 ($dff): \add1_add.fasu_op_r1 = 1'0
FF init value for cell $flatten\add1_add.$procdff$15052 ($dff): \add1_add.sign = 1'0
FF init value for cell $flatten\add1_add.$procdff$15053 ($dff): \add1_add.opas_r2 = 1'0
FF init value for cell $flatten\add1_add.$procdff$15054 ($dff): \add1_add.opas_r1 = 1'0
FF init value for cell $flatten\add1_add.$procdff$15056 ($dff): \add1_add.exp_r = 8'00000000
FF init value for cell $flatten\add1_add.$procdff$15057 ($dff): \add1_add.fract_out_q = 28'0000000000000000000000000000
FF init value for cell $flatten\add1_add.$procdff$15058 ($dff): \add1_add.sign_fasu_r = 1'0
FF init value for cell $flatten\add1_add.$procdff$15059 ($dff): \add1_add.fpu_op_r3 = 3'000
FF init value for cell $flatten\add1_add.$procdff$15060 ($dff): \add1_add.fpu_op_r2 = 3'000
FF init value for cell $flatten\add1_add.$procdff$15061 ($dff): \add1_add.fpu_op_r1 = 3'000
FF init value for cell $flatten\add1_add.$procdff$15062 ($dff): \add1_add.rmode_r3 = 2'00
FF init value for cell $flatten\add1_add.$procdff$15063 ($dff): \add1_add.rmode_r2 = 2'00
FF init value for cell $flatten\add1_add.$procdff$15064 ($dff): \add1_add.rmode_r1 = 2'00
FF init value for cell $flatten\add1_add.$procdff$15065 ($dff): \add1_add.opb_r = 0
FF init value for cell $flatten\add1_add.$procdff$15066 ($dff): \add1_add.opa_r = 0
FF init value for cell $flatten\add1_add.$procdff$15067 ($dff): \add1_add.fpu_op = 3'000
FF init value for cell $flatten\add1_add.\u0.$procdff$15076 ($dff): \add1_add.u0.opb_dn = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15077 ($dff): \add1_add.u0.opa_dn = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15082 ($dff): \add1_add.u0.expb_00 = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15083 ($dff): \add1_add.u0.expa_00 = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15086 ($dff): \add1_add.u0.opb_nan = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15087 ($dff): \add1_add.u0.opa_nan = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15088 ($dff): \add1_add.u0.snan = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15089 ($dff): \add1_add.u0.qnan = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15090 ($dff): \add1_add.u0.inf = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15091 ($dff): \add1_add.u0.ind = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15092 ($dff): \add1_add.u0.snan_r_b = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15093 ($dff): \add1_add.u0.qnan_r_b = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15094 ($dff): \add1_add.u0.snan_r_a = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15095 ($dff): \add1_add.u0.qnan_r_a = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15096 ($dff): \add1_add.u0.infb_f_r = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15097 ($dff): \add1_add.u0.infa_f_r = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15098 ($dff): \add1_add.u0.expb_ff = 1'0
FF init value for cell $flatten\add1_add.\u0.$procdff$15099 ($dff): \add1_add.u0.expa_ff = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15018 ($dff): \add1_add.u1.fasu_op = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15019 ($dff): \add1_add.u1.nan_sign = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15020 ($dff): \add1_add.u1.fracta_eq_fractb = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15021 ($dff): \add1_add.u1.fracta_lt_fractb = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15022 ($dff): \add1_add.u1.result_zero_sign = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15023 ($dff): \add1_add.u1.add_r = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15024 ($dff): \add1_add.u1.signb_r = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15025 ($dff): \add1_add.u1.signa_r = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15026 ($dff): \add1_add.u1.sign = 1'0
FF init value for cell $flatten\add1_add.\u1.$procdff$15027 ($dff): \add1_add.u1.fractb_out = 27'000000000000000000000000000
FF init value for cell $flatten\add1_add.\u1.$procdff$15028 ($dff): \add1_add.u1.fracta_out = 27'000000000000000000000000000
FF init value for cell $flatten\add1_add.\u1.$procdff$15029 ($dff): \add1_add.u1.exp_dn_out = 8'00000000
FF init value for cell $flatten\add1_add.\u4.\u6.$auto_15017 ($dlatch): \add1_add.u4.u6.fi_ldz_r0 = 6'x
FF init value for cell $flatten\add2_add.$procdff$15030 ($dff): \add2_add.out = 0
FF init value for cell $flatten\add2_add.$procdff$15048 ($dff): \add2_add.out_o1 [31] = 1'0
FF init value for cell $flatten\add2_add.$procdff$15049 ($dff): \add2_add.out_o1 [30:0] = 31'0000000000000000000000000000000
FF init value for cell $flatten\add2_add.$procdff$15050 ($dff): \add2_add.fasu_op_r2 = 1'0
FF init value for cell $flatten\add2_add.$procdff$15051 ($dff): \add2_add.fasu_op_r1 = 1'0
FF init value for cell $flatten\add2_add.$procdff$15052 ($dff): \add2_add.sign = 1'0
FF init value for cell $flatten\add2_add.$procdff$15053 ($dff): \add2_add.opas_r2 = 1'0
FF init value for cell $flatten\add2_add.$procdff$15054 ($dff): \add2_add.opas_r1 = 1'0
FF init value for cell $flatten\add2_add.$procdff$15056 ($dff): \add2_add.exp_r = 8'00000000
FF init value for cell $flatten\add2_add.$procdff$15057 ($dff): \add2_add.fract_out_q = 28'0000000000000000000000000000
FF init value for cell $flatten\add2_add.$procdff$15058 ($dff): \add2_add.sign_fasu_r = 1'0
FF init value for cell $flatten\add2_add.$procdff$15059 ($dff): \add2_add.fpu_op_r3 = 3'000
FF init value for cell $flatten\add2_add.$procdff$15060 ($dff): \add2_add.fpu_op_r2 = 3'000
FF init value for cell $flatten\add2_add.$procdff$15061 ($dff): \add2_add.fpu_op_r1 = 3'000
FF init value for cell $flatten\add2_add.$procdff$15062 ($dff): \add2_add.rmode_r3 = 2'00
FF init value for cell $flatten\add2_add.$procdff$15063 ($dff): \add2_add.rmode_r2 = 2'00
FF init value for cell $flatten\add2_add.$procdff$15064 ($dff): \add2_add.rmode_r1 = 2'00
FF init value for cell $flatten\add2_add.$procdff$15065 ($dff): \add2_add.opb_r = 0
FF init value for cell $flatten\add2_add.$procdff$15066 ($dff): \add2_add.opa_r = 0
FF init value for cell $flatten\add2_add.$procdff$15067 ($dff): \add2_add.fpu_op = 3'000
FF init value for cell $flatten\add2_add.\u0.$procdff$15076 ($dff): \add2_add.u0.opb_dn = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15077 ($dff): \add2_add.u0.opa_dn = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15082 ($dff): \add2_add.u0.expb_00 = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15083 ($dff): \add2_add.u0.expa_00 = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15086 ($dff): \add2_add.u0.opb_nan = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15087 ($dff): \add2_add.u0.opa_nan = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15088 ($dff): \add2_add.u0.snan = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15089 ($dff): \add2_add.u0.qnan = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15090 ($dff): \add2_add.u0.inf = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15091 ($dff): \add2_add.u0.ind = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15092 ($dff): \add2_add.u0.snan_r_b = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15093 ($dff): \add2_add.u0.qnan_r_b = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15094 ($dff): \add2_add.u0.snan_r_a = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15095 ($dff): \add2_add.u0.qnan_r_a = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15096 ($dff): \add2_add.u0.infb_f_r = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15097 ($dff): \add2_add.u0.infa_f_r = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15098 ($dff): \add2_add.u0.expb_ff = 1'0
FF init value for cell $flatten\add2_add.\u0.$procdff$15099 ($dff): \add2_add.u0.expa_ff = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15018 ($dff): \add2_add.u1.fasu_op = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15019 ($dff): \add2_add.u1.nan_sign = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15020 ($dff): \add2_add.u1.fracta_eq_fractb = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15021 ($dff): \add2_add.u1.fracta_lt_fractb = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15022 ($dff): \add2_add.u1.result_zero_sign = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15023 ($dff): \add2_add.u1.add_r = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15024 ($dff): \add2_add.u1.signb_r = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15025 ($dff): \add2_add.u1.signa_r = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15026 ($dff): \add2_add.u1.sign = 1'0
FF init value for cell $flatten\add2_add.\u1.$procdff$15027 ($dff): \add2_add.u1.fractb_out = 27'000000000000000000000000000
FF init value for cell $flatten\add2_add.\u1.$procdff$15028 ($dff): \add2_add.u1.fracta_out = 27'000000000000000000000000000
FF init value for cell $flatten\add2_add.\u1.$procdff$15029 ($dff): \add2_add.u1.exp_dn_out = 8'00000000
FF init value for cell $flatten\add2_add.\u4.\u6.$auto_15017 ($dlatch): \add2_add.u4.u6.fi_ldz_r0 = 6'x
FF init value for cell $flatten\add3_add.$procdff$15030 ($dff): \add3_add.out = 0
FF init value for cell $flatten\add3_add.$procdff$15048 ($dff): \add3_add.out_o1 [31] = 1'0
FF init value for cell $flatten\add3_add.$procdff$15049 ($dff): \add3_add.out_o1 [30:0] = 31'0000000000000000000000000000000
FF init value for cell $flatten\add3_add.$procdff$15050 ($dff): \add3_add.fasu_op_r2 = 1'0
FF init value for cell $flatten\add3_add.$procdff$15051 ($dff): \add3_add.fasu_op_r1 = 1'0
FF init value for cell $flatten\add3_add.$procdff$15052 ($dff): \add3_add.sign = 1'0
FF init value for cell $flatten\add3_add.$procdff$15053 ($dff): \add3_add.opas_r2 = 1'0
FF init value for cell $flatten\add3_add.$procdff$15054 ($dff): \add3_add.opas_r1 = 1'0
FF init value for cell $flatten\add3_add.$procdff$15056 ($dff): \add3_add.exp_r = 8'00000000
FF init value for cell $flatten\add3_add.$procdff$15057 ($dff): \add3_add.fract_out_q = 28'0000000000000000000000000000
FF init value for cell $flatten\add3_add.$procdff$15058 ($dff): \add3_add.sign_fasu_r = 1'0
FF init value for cell $flatten\add3_add.$procdff$15059 ($dff): \add3_add.fpu_op_r3 = 3'000
FF init value for cell $flatten\add3_add.$procdff$15060 ($dff): \add3_add.fpu_op_r2 = 3'000
FF init value for cell $flatten\add3_add.$procdff$15061 ($dff): \add3_add.fpu_op_r1 = 3'000
FF init value for cell $flatten\add3_add.$procdff$15062 ($dff): \add3_add.rmode_r3 = 2'00
FF init value for cell $flatten\add3_add.$procdff$15063 ($dff): \add3_add.rmode_r2 = 2'00
FF init value for cell $flatten\add3_add.$procdff$15064 ($dff): \add3_add.rmode_r1 = 2'00
FF init value for cell $flatten\add3_add.$procdff$15065 ($dff): \add3_add.opb_r = 0
FF init value for cell $flatten\add3_add.$procdff$15066 ($dff): \add3_add.opa_r = 0
FF init value for cell $flatten\add3_add.$procdff$15067 ($dff): \add3_add.fpu_op = 3'000
FF init value for cell $flatten\add3_add.\u0.$procdff$15076 ($dff): \add3_add.u0.opb_dn = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15077 ($dff): \add3_add.u0.opa_dn = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15082 ($dff): \add3_add.u0.expb_00 = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15083 ($dff): \add3_add.u0.expa_00 = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15086 ($dff): \add3_add.u0.opb_nan = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15087 ($dff): \add3_add.u0.opa_nan = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15088 ($dff): \add3_add.u0.snan = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15089 ($dff): \add3_add.u0.qnan = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15090 ($dff): \add3_add.u0.inf = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15091 ($dff): \add3_add.u0.ind = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15092 ($dff): \add3_add.u0.snan_r_b = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15093 ($dff): \add3_add.u0.qnan_r_b = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15094 ($dff): \add3_add.u0.snan_r_a = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15095 ($dff): \add3_add.u0.qnan_r_a = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15096 ($dff): \add3_add.u0.infb_f_r = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15097 ($dff): \add3_add.u0.infa_f_r = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15098 ($dff): \add3_add.u0.expb_ff = 1'0
FF init value for cell $flatten\add3_add.\u0.$procdff$15099 ($dff): \add3_add.u0.expa_ff = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15018 ($dff): \add3_add.u1.fasu_op = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15019 ($dff): \add3_add.u1.nan_sign = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15020 ($dff): \add3_add.u1.fracta_eq_fractb = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15021 ($dff): \add3_add.u1.fracta_lt_fractb = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15022 ($dff): \add3_add.u1.result_zero_sign = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15023 ($dff): \add3_add.u1.add_r = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15024 ($dff): \add3_add.u1.signb_r = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15025 ($dff): \add3_add.u1.signa_r = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15026 ($dff): \add3_add.u1.sign = 1'0
FF init value for cell $flatten\add3_add.\u1.$procdff$15027 ($dff): \add3_add.u1.fractb_out = 27'000000000000000000000000000
FF init value for cell $flatten\add3_add.\u1.$procdff$15028 ($dff): \add3_add.u1.fracta_out = 27'000000000000000000000000000
FF init value for cell $flatten\add3_add.\u1.$procdff$15029 ($dff): \add3_add.u1.exp_dn_out = 8'00000000
FF init value for cell $flatten\add3_add.\u4.\u6.$auto_15017 ($dlatch): \add3_add.u4.u6.fi_ldz_r0 = 6'x
FF init value for cell $flatten\add4_add.$procdff$15030 ($dff): \add4_add.out = 0
FF init value for cell $flatten\add4_add.$procdff$15048 ($dff): \add4_add.out_o1 [31] = 1'0
FF init value for cell $flatten\add4_add.$procdff$15049 ($dff): \add4_add.out_o1 [30:0] = 31'0000000000000000000000000000000
FF init value for cell $flatten\add4_add.$procdff$15050 ($dff): \add4_add.fasu_op_r2 = 1'0
FF init value for cell $flatten\add4_add.$procdff$15051 ($dff): \add4_add.fasu_op_r1 = 1'0
FF init value for cell $flatten\add4_add.$procdff$15052 ($dff): \add4_add.sign = 1'0
FF init value for cell $flatten\add4_add.$procdff$15053 ($dff): \add4_add.opas_r2 = 1'0
FF init value for cell $flatten\add4_add.$procdff$15054 ($dff): \add4_add.opas_r1 = 1'0
FF init value for cell $flatten\add4_add.$procdff$15056 ($dff): \add4_add.exp_r = 8'00000000
FF init value for cell $flatten\add4_add.$procdff$15057 ($dff): \add4_add.fract_out_q = 28'0000000000000000000000000000
FF init value for cell $flatten\add4_add.$procdff$15058 ($dff): \add4_add.sign_fasu_r = 1'0
FF init value for cell $flatten\add4_add.$procdff$15059 ($dff): \add4_add.fpu_op_r3 = 3'000
FF init value for cell $flatten\add4_add.$procdff$15060 ($dff): \add4_add.fpu_op_r2 = 3'000
FF init value for cell $flatten\add4_add.$procdff$15061 ($dff): \add4_add.fpu_op_r1 = 3'000
FF init value for cell $flatten\add4_add.$procdff$15062 ($dff): \add4_add.rmode_r3 = 2'00
FF init value for cell $flatten\add4_add.$procdff$15063 ($dff): \add4_add.rmode_r2 = 2'00
FF init value for cell $flatten\add4_add.$procdff$15064 ($dff): \add4_add.rmode_r1 = 2'00
FF init value for cell $flatten\add4_add.$procdff$15065 ($dff): \add4_add.opb_r = 0
FF init value for cell $flatten\add4_add.$procdff$15066 ($dff): \add4_add.opa_r = 0
FF init value for cell $flatten\add4_add.$procdff$15067 ($dff): \add4_add.fpu_op = 3'000
FF init value for cell $flatten\add4_add.\u0.$procdff$15076 ($dff): \add4_add.u0.opb_dn = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15077 ($dff): \add4_add.u0.opa_dn = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15082 ($dff): \add4_add.u0.expb_00 = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15083 ($dff): \add4_add.u0.expa_00 = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15086 ($dff): \add4_add.u0.opb_nan = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15087 ($dff): \add4_add.u0.opa_nan = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15088 ($dff): \add4_add.u0.snan = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15089 ($dff): \add4_add.u0.qnan = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15090 ($dff): \add4_add.u0.inf = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15091 ($dff): \add4_add.u0.ind = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15092 ($dff): \add4_add.u0.snan_r_b = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15093 ($dff): \add4_add.u0.qnan_r_b = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15094 ($dff): \add4_add.u0.snan_r_a = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15095 ($dff): \add4_add.u0.qnan_r_a = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15096 ($dff): \add4_add.u0.infb_f_r = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15097 ($dff): \add4_add.u0.infa_f_r = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15098 ($dff): \add4_add.u0.expb_ff = 1'0
FF init value for cell $flatten\add4_add.\u0.$procdff$15099 ($dff): \add4_add.u0.expa_ff = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15018 ($dff): \add4_add.u1.fasu_op = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15019 ($dff): \add4_add.u1.nan_sign = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15020 ($dff): \add4_add.u1.fracta_eq_fractb = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15021 ($dff): \add4_add.u1.fracta_lt_fractb = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15022 ($dff): \add4_add.u1.result_zero_sign = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15023 ($dff): \add4_add.u1.add_r = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15024 ($dff): \add4_add.u1.signb_r = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15025 ($dff): \add4_add.u1.signa_r = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15026 ($dff): \add4_add.u1.sign = 1'0
FF init value for cell $flatten\add4_add.\u1.$procdff$15027 ($dff): \add4_add.u1.fractb_out = 27'000000000000000000000000000
FF init value for cell $flatten\add4_add.\u1.$procdff$15028 ($dff): \add4_add.u1.fracta_out = 27'000000000000000000000000000
FF init value for cell $flatten\add4_add.\u1.$procdff$15029 ($dff): \add4_add.u1.exp_dn_out = 8'00000000
FF init value for cell $flatten\add4_add.\u4.\u6.$auto_15017 ($dlatch): \add4_add.u4.u6.fi_ldz_r0 = 6'x
FF init value for cell $flatten\add5_add.$procdff$15030 ($dff): \add5_add.out = 0
FF init value for cell $flatten\add5_add.$procdff$15048 ($dff): \add5_add.out_o1 [31] = 1'0
FF init value for cell $flatten\add5_add.$procdff$15049 ($dff): \add5_add.out_o1 [30:0] = 31'0000000000000000000000000000000
FF init value for cell $flatten\add5_add.$procdff$15050 ($dff): \add5_add.fasu_op_r2 = 1'0
FF init value for cell $flatten\add5_add.$procdff$15051 ($dff): \add5_add.fasu_op_r1 = 1'0
FF init value for cell $flatten\add5_add.$procdff$15052 ($dff): \add5_add.sign = 1'0
FF init value for cell $flatten\add5_add.$procdff$15053 ($dff): \add5_add.opas_r2 = 1'0
FF init value for cell $flatten\add5_add.$procdff$15054 ($dff): \add5_add.opas_r1 = 1'0
FF init value for cell $flatten\add5_add.$procdff$15056 ($dff): \add5_add.exp_r = 8'00000000
FF init value for cell $flatten\add5_add.$procdff$15057 ($dff): \add5_add.fract_out_q = 28'0000000000000000000000000000
FF init value for cell $flatten\add5_add.$procdff$15058 ($dff): \add5_add.sign_fasu_r = 1'0
FF init value for cell $flatten\add5_add.$procdff$15059 ($dff): \add5_add.fpu_op_r3 = 3'000
FF init value for cell $flatten\add5_add.$procdff$15060 ($dff): \add5_add.fpu_op_r2 = 3'000
FF init value for cell $flatten\add5_add.$procdff$15061 ($dff): \add5_add.fpu_op_r1 = 3'000
FF init value for cell $flatten\add5_add.$procdff$15062 ($dff): \add5_add.rmode_r3 = 2'00
FF init value for cell $flatten\add5_add.$procdff$15063 ($dff): \add5_add.rmode_r2 = 2'00
FF init value for cell $flatten\add5_add.$procdff$15064 ($dff): \add5_add.rmode_r1 = 2'00
FF init value for cell $flatten\add5_add.$procdff$15065 ($dff): \add5_add.opb_r = 0
FF init value for cell $flatten\add5_add.$procdff$15066 ($dff): \add5_add.opa_r = 0
FF init value for cell $flatten\add5_add.$procdff$15067 ($dff): \add5_add.fpu_op = 3'000
FF init value for cell $flatten\add5_add.\u0.$procdff$15076 ($dff): \add5_add.u0.opb_dn = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15077 ($dff): \add5_add.u0.opa_dn = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15082 ($dff): \add5_add.u0.expb_00 = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15083 ($dff): \add5_add.u0.expa_00 = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15086 ($dff): \add5_add.u0.opb_nan = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15087 ($dff): \add5_add.u0.opa_nan = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15088 ($dff): \add5_add.u0.snan = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15089 ($dff): \add5_add.u0.qnan = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15090 ($dff): \add5_add.u0.inf = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15091 ($dff): \add5_add.u0.ind = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15092 ($dff): \add5_add.u0.snan_r_b = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15093 ($dff): \add5_add.u0.qnan_r_b = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15094 ($dff): \add5_add.u0.snan_r_a = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15095 ($dff): \add5_add.u0.qnan_r_a = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15096 ($dff): \add5_add.u0.infb_f_r = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15097 ($dff): \add5_add.u0.infa_f_r = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15098 ($dff): \add5_add.u0.expb_ff = 1'0
FF init value for cell $flatten\add5_add.\u0.$procdff$15099 ($dff): \add5_add.u0.expa_ff = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15018 ($dff): \add5_add.u1.fasu_op = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15019 ($dff): \add5_add.u1.nan_sign = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15020 ($dff): \add5_add.u1.fracta_eq_fractb = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15021 ($dff): \add5_add.u1.fracta_lt_fractb = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15022 ($dff): \add5_add.u1.result_zero_sign = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15023 ($dff): \add5_add.u1.add_r = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15024 ($dff): \add5_add.u1.signb_r = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15025 ($dff): \add5_add.u1.signa_r = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15026 ($dff): \add5_add.u1.sign = 1'0
FF init value for cell $flatten\add5_add.\u1.$procdff$15027 ($dff): \add5_add.u1.fractb_out = 27'000000000000000000000000000
FF init value for cell $flatten\add5_add.\u1.$procdff$15028 ($dff): \add5_add.u1.fracta_out = 27'000000000000000000000000000
FF init value for cell $flatten\add5_add.\u1.$procdff$15029 ($dff): \add5_add.u1.exp_dn_out = 8'00000000
FF init value for cell $flatten\add5_add.\u4.\u6.$auto_15017 ($dlatch): \add5_add.u4.u6.fi_ldz_r0 = 6'x
FF init value for cell $flatten\x1_mul.$procdff$15100 ($dff): \x1_mul.out = 0
FF init value for cell $flatten\x1_mul.$procdff$15119 ($dff): \x1_mul.out_o1 [31] = 1'0
FF init value for cell $flatten\x1_mul.$procdff$15120 ($dff): \x1_mul.out_o1 [30:0] = 31'0000000000000000000000000000000
FF init value for cell $flatten\x1_mul.$procdff$15121 ($dff): \x1_mul.inf_mul2 = 1'0
FF init value for cell $flatten\x1_mul.$procdff$15122 ($dff): \x1_mul.sign = 1'0
FF init value for cell $flatten\x1_mul.$procdff$15123 ($dff): \x1_mul.opas_r2 = 1'0
FF init value for cell $flatten\x1_mul.$procdff$15124 ($dff): \x1_mul.opas_r1 = 1'0
FF init value for cell $flatten\x1_mul.$procdff$15126 ($dff): \x1_mul.exp_r = 8'00000000
FF init value for cell $flatten\x1_mul.$procdff$15127 ($dff): \x1_mul.exp_ovf_r = 2'00
FF init value for cell $flatten\x1_mul.$procdff$15128 ($dff): \x1_mul.inf_mul_r = 1'0
FF init value for cell $flatten\x1_mul.$procdff$15129 ($dff): \x1_mul.sign_exe_r = 1'0
FF init value for cell $flatten\x1_mul.$procdff$15130 ($dff): \x1_mul.sign_mul_r = 1'0
FF init value for cell $flatten\x1_mul.$procdff$15131 ($dff): \x1_mul.fpu_op_r3 = 3'x
FF init value for cell $flatten\x1_mul.$procdff$15132 ($dff): \x1_mul.fpu_op_r2 = 3'000
FF init value for cell $flatten\x1_mul.$procdff$15133 ($dff): \x1_mul.fpu_op_r1 = 3'000
FF init value for cell $flatten\x1_mul.$procdff$15134 ($dff): \x1_mul.rmode_r3 = 2'x
FF init value for cell $flatten\x1_mul.$procdff$15135 ($dff): \x1_mul.rmode_r2 = 2'00
FF init value for cell $flatten\x1_mul.$procdff$15136 ($dff): \x1_mul.rmode_r1 = 2'00
FF init value for cell $flatten\x1_mul.$procdff$15137 ($dff): \x1_mul.opb_r = 0
FF init value for cell $flatten\x1_mul.$procdff$15138 ($dff): \x1_mul.opa_r = 0
FF init value for cell $flatten\x1_mul.$procdff$15139 ($dff): \x1_mul.fpu_op = 3'000
FF init value for cell $flatten\x1_mul.\u0.$procdff$15076 ($dff): \x1_mul.u0.opb_dn = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15077 ($dff): \x1_mul.u0.opa_dn = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15078 ($dff): \x1_mul.u0.opb_00 = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15079 ($dff): \x1_mul.u0.opa_00 = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15080 ($dff): \x1_mul.u0.fractb_00 = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15081 ($dff): \x1_mul.u0.fracta_00 = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15082 ($dff): \x1_mul.u0.expb_00 = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15083 ($dff): \x1_mul.u0.expa_00 = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15084 ($dff): \x1_mul.u0.opb_inf = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15085 ($dff): \x1_mul.u0.opa_inf = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15088 ($dff): \x1_mul.u0.snan = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15089 ($dff): \x1_mul.u0.qnan = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15090 ($dff): \x1_mul.u0.inf = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15092 ($dff): \x1_mul.u0.snan_r_b = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15093 ($dff): \x1_mul.u0.qnan_r_b = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15094 ($dff): \x1_mul.u0.snan_r_a = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15095 ($dff): \x1_mul.u0.qnan_r_a = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15096 ($dff): \x1_mul.u0.infb_f_r = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15097 ($dff): \x1_mul.u0.infa_f_r = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15098 ($dff): \x1_mul.u0.expb_ff = 1'0
FF init value for cell $flatten\x1_mul.\u0.$procdff$15099 ($dff): \x1_mul.u0.expa_ff = 1'0
FF init value for cell $flatten\x1_mul.\u2.$procdff$15070 ($dff): \x1_mul.u2.sign_exe = 1'0
FF init value for cell $flatten\x1_mul.\u2.$procdff$15071 ($dff): \x1_mul.u2.sign = 1'0
FF init value for cell $flatten\x1_mul.\u2.$procdff$15072 ($dff): \x1_mul.u2.inf = 1'0
FF init value for cell $flatten\x1_mul.\u2.$procdff$15074 ($dff): \x1_mul.u2.exp_ovf = 2'00
FF init value for cell $flatten\x1_mul.\u2.$procdff$15075 ($dff): \x1_mul.u2.exp_out = 8'00000000
FF init value for cell $flatten\x1_mul.\u4.\u6.$auto_15017 ($dlatch): \x1_mul.u4.u6.fi_ldz_r0 = 6'x
FF init value for cell $flatten\x1_mul.\u5.$procdff$15068 ($dff): \x1_mul.u5.prod = 48'000000000000000000000000000000000000000000000000
FF init value for cell $flatten\x1_mul.\u5.$procdff$15069 ($dff): \x1_mul.u5.prod1 = 48'000000000000000000000000000000000000000000000000
FF init value for cell $flatten\x2_mul.$procdff$15100 ($dff): \x2_mul.out = 0
FF init value for cell $flatten\x2_mul.$procdff$15119 ($dff): \x2_mul.out_o1 [31] = 1'0
FF init value for cell $flatten\x2_mul.$procdff$15120 ($dff): \x2_mul.out_o1 [30:0] = 31'0000000000000000000000000000000
FF init value for cell $flatten\x2_mul.$procdff$15121 ($dff): \x2_mul.inf_mul2 = 1'0
FF init value for cell $flatten\x2_mul.$procdff$15122 ($dff): \x2_mul.sign = 1'0
FF init value for cell $flatten\x2_mul.$procdff$15123 ($dff): \x2_mul.opas_r2 = 1'0
FF init value for cell $flatten\x2_mul.$procdff$15124 ($dff): \x2_mul.opas_r1 = 1'0
FF init value for cell $flatten\x2_mul.$procdff$15126 ($dff): \x2_mul.exp_r = 8'00000000
FF init value for cell $flatten\x2_mul.$procdff$15127 ($dff): \x2_mul.exp_ovf_r = 2'00
FF init value for cell $flatten\x2_mul.$procdff$15128 ($dff): \x2_mul.inf_mul_r = 1'0
FF init value for cell $flatten\x2_mul.$procdff$15129 ($dff): \x2_mul.sign_exe_r = 1'0
FF init value for cell $flatten\x2_mul.$procdff$15130 ($dff): \x2_mul.sign_mul_r = 1'0
FF init value for cell $flatten\x2_mul.$procdff$15131 ($dff): \x2_mul.fpu_op_r3 = 3'x
FF init value for cell $flatten\x2_mul.$procdff$15132 ($dff): \x2_mul.fpu_op_r2 = 3'000
FF init value for cell $flatten\x2_mul.$procdff$15133 ($dff): \x2_mul.fpu_op_r1 = 3'000
FF init value for cell $flatten\x2_mul.$procdff$15134 ($dff): \x2_mul.rmode_r3 = 2'x
FF init value for cell $flatten\x2_mul.$procdff$15135 ($dff): \x2_mul.rmode_r2 = 2'00
FF init value for cell $flatten\x2_mul.$procdff$15136 ($dff): \x2_mul.rmode_r1 = 2'00
FF init value for cell $flatten\x2_mul.$procdff$15137 ($dff): \x2_mul.opb_r = 0
FF init value for cell $flatten\x2_mul.$procdff$15138 ($dff): \x2_mul.opa_r = 0
FF init value for cell $flatten\x2_mul.$procdff$15139 ($dff): \x2_mul.fpu_op = 3'000
FF init value for cell $flatten\x2_mul.\u0.$procdff$15076 ($dff): \x2_mul.u0.opb_dn = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15077 ($dff): \x2_mul.u0.opa_dn = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15078 ($dff): \x2_mul.u0.opb_00 = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15079 ($dff): \x2_mul.u0.opa_00 = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15080 ($dff): \x2_mul.u0.fractb_00 = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15081 ($dff): \x2_mul.u0.fracta_00 = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15082 ($dff): \x2_mul.u0.expb_00 = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15083 ($dff): \x2_mul.u0.expa_00 = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15084 ($dff): \x2_mul.u0.opb_inf = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15085 ($dff): \x2_mul.u0.opa_inf = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15088 ($dff): \x2_mul.u0.snan = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15089 ($dff): \x2_mul.u0.qnan = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15090 ($dff): \x2_mul.u0.inf = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15092 ($dff): \x2_mul.u0.snan_r_b = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15093 ($dff): \x2_mul.u0.qnan_r_b = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15094 ($dff): \x2_mul.u0.snan_r_a = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15095 ($dff): \x2_mul.u0.qnan_r_a = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15096 ($dff): \x2_mul.u0.infb_f_r = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15097 ($dff): \x2_mul.u0.infa_f_r = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15098 ($dff): \x2_mul.u0.expb_ff = 1'0
FF init value for cell $flatten\x2_mul.\u0.$procdff$15099 ($dff): \x2_mul.u0.expa_ff = 1'0
FF init value for cell $flatten\x2_mul.\u2.$procdff$15070 ($dff): \x2_mul.u2.sign_exe = 1'0
FF init value for cell $flatten\x2_mul.\u2.$procdff$15071 ($dff): \x2_mul.u2.sign = 1'0
FF init value for cell $flatten\x2_mul.\u2.$procdff$15072 ($dff): \x2_mul.u2.inf = 1'0
FF init value for cell $flatten\x2_mul.\u2.$procdff$15074 ($dff): \x2_mul.u2.exp_ovf = 2'00
FF init value for cell $flatten\x2_mul.\u2.$procdff$15075 ($dff): \x2_mul.u2.exp_out = 8'00000000
FF init value for cell $flatten\x2_mul.\u4.\u6.$auto_15017 ($dlatch): \x2_mul.u4.u6.fi_ldz_r0 = 6'x
FF init value for cell $flatten\x2_mul.\u5.$procdff$15068 ($dff): \x2_mul.u5.prod = 48'000000000000000000000000000000000000000000000000
FF init value for cell $flatten\x2_mul.\u5.$procdff$15069 ($dff): \x2_mul.u5.prod1 = 48'000000000000000000000000000000000000000000000000
FF init value for cell $flatten\x3_mul.$procdff$15100 ($dff): \x3_mul.out = 0
FF init value for cell $flatten\x3_mul.$procdff$15119 ($dff): \x3_mul.out_o1 [31] = 1'0
FF init value for cell $flatten\x3_mul.$procdff$15120 ($dff): \x3_mul.out_o1 [30:0] = 31'0000000000000000000000000000000
FF init value for cell $flatten\x3_mul.$procdff$15121 ($dff): \x3_mul.inf_mul2 = 1'0
FF init value for cell $flatten\x3_mul.$procdff$15122 ($dff): \x3_mul.sign = 1'0
FF init value for cell $flatten\x3_mul.$procdff$15123 ($dff): \x3_mul.opas_r2 = 1'0
FF init value for cell $flatten\x3_mul.$procdff$15124 ($dff): \x3_mul.opas_r1 = 1'0
FF init value for cell $flatten\x3_mul.$procdff$15126 ($dff): \x3_mul.exp_r = 8'00000000
FF init value for cell $flatten\x3_mul.$procdff$15127 ($dff): \x3_mul.exp_ovf_r = 2'00
FF init value for cell $flatten\x3_mul.$procdff$15128 ($dff): \x3_mul.inf_mul_r = 1'0
FF init value for cell $flatten\x3_mul.$procdff$15129 ($dff): \x3_mul.sign_exe_r = 1'0
FF init value for cell $flatten\x3_mul.$procdff$15130 ($dff): \x3_mul.sign_mul_r = 1'0
FF init value for cell $flatten\x3_mul.$procdff$15131 ($dff): \x3_mul.fpu_op_r3 = 3'x
FF init value for cell $flatten\x3_mul.$procdff$15132 ($dff): \x3_mul.fpu_op_r2 = 3'000
FF init value for cell $flatten\x3_mul.$procdff$15133 ($dff): \x3_mul.fpu_op_r1 = 3'000
FF init value for cell $flatten\x3_mul.$procdff$15134 ($dff): \x3_mul.rmode_r3 = 2'x
FF init value for cell $flatten\x3_mul.$procdff$15135 ($dff): \x3_mul.rmode_r2 = 2'00
FF init value for cell $flatten\x3_mul.$procdff$15136 ($dff): \x3_mul.rmode_r1 = 2'00
FF init value for cell $flatten\x3_mul.$procdff$15137 ($dff): \x3_mul.opb_r = 0
FF init value for cell $flatten\x3_mul.$procdff$15138 ($dff): \x3_mul.opa_r = 0
FF init value for cell $flatten\x3_mul.$procdff$15139 ($dff): \x3_mul.fpu_op = 3'000
FF init value for cell $flatten\x3_mul.\u0.$procdff$15076 ($dff): \x3_mul.u0.opb_dn = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15077 ($dff): \x3_mul.u0.opa_dn = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15078 ($dff): \x3_mul.u0.opb_00 = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15079 ($dff): \x3_mul.u0.opa_00 = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15080 ($dff): \x3_mul.u0.fractb_00 = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15081 ($dff): \x3_mul.u0.fracta_00 = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15082 ($dff): \x3_mul.u0.expb_00 = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15083 ($dff): \x3_mul.u0.expa_00 = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15084 ($dff): \x3_mul.u0.opb_inf = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15085 ($dff): \x3_mul.u0.opa_inf = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15088 ($dff): \x3_mul.u0.snan = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15089 ($dff): \x3_mul.u0.qnan = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15090 ($dff): \x3_mul.u0.inf = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15092 ($dff): \x3_mul.u0.snan_r_b = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15093 ($dff): \x3_mul.u0.qnan_r_b = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15094 ($dff): \x3_mul.u0.snan_r_a = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15095 ($dff): \x3_mul.u0.qnan_r_a = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15096 ($dff): \x3_mul.u0.infb_f_r = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15097 ($dff): \x3_mul.u0.infa_f_r = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15098 ($dff): \x3_mul.u0.expb_ff = 1'0
FF init value for cell $flatten\x3_mul.\u0.$procdff$15099 ($dff): \x3_mul.u0.expa_ff = 1'0
FF init value for cell $flatten\x3_mul.\u2.$procdff$15070 ($dff): \x3_mul.u2.sign_exe = 1'0
FF init value for cell $flatten\x3_mul.\u2.$procdff$15071 ($dff): \x3_mul.u2.sign = 1'0
FF init value for cell $flatten\x3_mul.\u2.$procdff$15072 ($dff): \x3_mul.u2.inf = 1'0
FF init value for cell $flatten\x3_mul.\u2.$procdff$15074 ($dff): \x3_mul.u2.exp_ovf = 2'00
FF init value for cell $flatten\x3_mul.\u2.$procdff$15075 ($dff): \x3_mul.u2.exp_out = 8'00000000
FF init value for cell $flatten\x3_mul.\u4.\u6.$auto_15017 ($dlatch): \x3_mul.u4.u6.fi_ldz_r0 = 6'x
FF init value for cell $flatten\x3_mul.\u5.$procdff$15068 ($dff): \x3_mul.u5.prod = 48'000000000000000000000000000000000000000000000000
FF init value for cell $flatten\x3_mul.\u5.$procdff$15069 ($dff): \x3_mul.u5.prod1 = 48'000000000000000000000000000000000000000000000000
FF init value for cell $flatten\x4_mul.$procdff$15100 ($dff): \x4_mul.out = 0
FF init value for cell $flatten\x4_mul.$procdff$15119 ($dff): \x4_mul.out_o1 [31] = 1'0
FF init value for cell $flatten\x4_mul.$procdff$15120 ($dff): \x4_mul.out_o1 [30:0] = 31'0000000000000000000000000000000
FF init value for cell $flatten\x4_mul.$procdff$15121 ($dff): \x4_mul.inf_mul2 = 1'0
FF init value for cell $flatten\x4_mul.$procdff$15122 ($dff): \x4_mul.sign = 1'0
FF init value for cell $flatten\x4_mul.$procdff$15123 ($dff): \x4_mul.opas_r2 = 1'0
FF init value for cell $flatten\x4_mul.$procdff$15124 ($dff): \x4_mul.opas_r1 = 1'0
FF init value for cell $flatten\x4_mul.$procdff$15126 ($dff): \x4_mul.exp_r = 8'00000000
FF init value for cell $flatten\x4_mul.$procdff$15127 ($dff): \x4_mul.exp_ovf_r = 2'00
FF init value for cell $flatten\x4_mul.$procdff$15128 ($dff): \x4_mul.inf_mul_r = 1'0
FF init value for cell $flatten\x4_mul.$procdff$15129 ($dff): \x4_mul.sign_exe_r = 1'0
FF init value for cell $flatten\x4_mul.$procdff$15130 ($dff): \x4_mul.sign_mul_r = 1'0
FF init value for cell $flatten\x4_mul.$procdff$15131 ($dff): \x4_mul.fpu_op_r3 = 3'x
FF init value for cell $flatten\x4_mul.$procdff$15132 ($dff): \x4_mul.fpu_op_r2 = 3'000
FF init value for cell $flatten\x4_mul.$procdff$15133 ($dff): \x4_mul.fpu_op_r1 = 3'000
FF init value for cell $flatten\x4_mul.$procdff$15134 ($dff): \x4_mul.rmode_r3 = 2'x
FF init value for cell $flatten\x4_mul.$procdff$15135 ($dff): \x4_mul.rmode_r2 = 2'00
FF init value for cell $flatten\x4_mul.$procdff$15136 ($dff): \x4_mul.rmode_r1 = 2'00
FF init value for cell $flatten\x4_mul.$procdff$15137 ($dff): \x4_mul.opb_r = 0
FF init value for cell $flatten\x4_mul.$procdff$15138 ($dff): \x4_mul.opa_r = 0
FF init value for cell $flatten\x4_mul.$procdff$15139 ($dff): \x4_mul.fpu_op = 3'000
FF init value for cell $flatten\x4_mul.\u0.$procdff$15076 ($dff): \x4_mul.u0.opb_dn = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15077 ($dff): \x4_mul.u0.opa_dn = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15078 ($dff): \x4_mul.u0.opb_00 = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15079 ($dff): \x4_mul.u0.opa_00 = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15080 ($dff): \x4_mul.u0.fractb_00 = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15081 ($dff): \x4_mul.u0.fracta_00 = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15082 ($dff): \x4_mul.u0.expb_00 = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15083 ($dff): \x4_mul.u0.expa_00 = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15084 ($dff): \x4_mul.u0.opb_inf = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15085 ($dff): \x4_mul.u0.opa_inf = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15088 ($dff): \x4_mul.u0.snan = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15089 ($dff): \x4_mul.u0.qnan = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15090 ($dff): \x4_mul.u0.inf = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15092 ($dff): \x4_mul.u0.snan_r_b = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15093 ($dff): \x4_mul.u0.qnan_r_b = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15094 ($dff): \x4_mul.u0.snan_r_a = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15095 ($dff): \x4_mul.u0.qnan_r_a = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15096 ($dff): \x4_mul.u0.infb_f_r = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15097 ($dff): \x4_mul.u0.infa_f_r = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15098 ($dff): \x4_mul.u0.expb_ff = 1'0
FF init value for cell $flatten\x4_mul.\u0.$procdff$15099 ($dff): \x4_mul.u0.expa_ff = 1'0
FF init value for cell $flatten\x4_mul.\u2.$procdff$15070 ($dff): \x4_mul.u2.sign_exe = 1'0
FF init value for cell $flatten\x4_mul.\u2.$procdff$15071 ($dff): \x4_mul.u2.sign = 1'0
FF init value for cell $flatten\x4_mul.\u2.$procdff$15072 ($dff): \x4_mul.u2.inf = 1'0
FF init value for cell $flatten\x4_mul.\u2.$procdff$15074 ($dff): \x4_mul.u2.exp_ovf = 2'00
FF init value for cell $flatten\x4_mul.\u2.$procdff$15075 ($dff): \x4_mul.u2.exp_out = 8'00000000
FF init value for cell $flatten\x4_mul.\u4.\u6.$auto_15017 ($dlatch): \x4_mul.u4.u6.fi_ldz_r0 = 6'x
FF init value for cell $flatten\x4_mul.\u5.$procdff$15068 ($dff): \x4_mul.u5.prod = 48'000000000000000000000000000000000000000000000000
FF init value for cell $flatten\x4_mul.\u5.$procdff$15069 ($dff): \x4_mul.u5.prod1 = 48'000000000000000000000000000000000000000000000000
FF init value for cell $procdff$15140 ($dff): \reg1 = 0
FF init value for cell $procdff$15141 ($dff): \reg2 = 0
FF init value for cell $procdff$15142 ($dff): \reg3 = 0
FF init value for cell $procdff$15143 ($dff): \reg4 = 0
FF init value for cell $procdff$15144 ($dff): \reg5 = 0
FF init value for cell $procdff$15145 ($dff): \reg6 = 0

4.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~2585 debug messages>

4.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~32427 debug messages>
Removed a total of 10809 cells.

4.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add3_add.\u1.\u7.$procmux$1476.
    dead port 1/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add1_add.\u1.\u7.$procmux$1476.
    dead port 1/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add4_add.\u1.\u7.$procmux$1476.
    dead port 1/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add2_add.\u1.\u7.$procmux$1476.
    dead port 1/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add5_add.\u1.\u7.$procmux$1476.
Removed 85 multiplexer ports.
<suppressed ~292 debug messages>

4.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2151$1302: \add3_add.u1.adj_op [12:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2150$1301: \add3_add.u1.adj_op [11:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2149$1300: \add3_add.u1.adj_op [10:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1182$707: \add1_add.fract_out_q [3:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:989$439: \add1_add.fract_out_q
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2162$1313: { \add3_add.u1.temp1 \add3_add.u1.adj_op }
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2161$1312: \add3_add.u1.adj_op
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2148$1299: \add3_add.u1.adj_op [9:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2160$1311: \add3_add.u1.adj_op [21:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2147$1298: \add3_add.u1.adj_op [8:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2159$1310: \add3_add.u1.adj_op [20:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2162$1313: { \add5_add.u1.temp1 \add5_add.u1.adj_op }
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2161$1312: \add5_add.u1.adj_op
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2160$1311: \add5_add.u1.adj_op [21:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2159$1310: \add5_add.u1.adj_op [20:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2158$1309: \add5_add.u1.adj_op [19:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2157$1308: \add5_add.u1.adj_op [18:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2156$1307: \add5_add.u1.adj_op [17:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2146$1297: \add3_add.u1.adj_op [7:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2145$1296: \add3_add.u1.adj_op [6:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2155$1306: \add5_add.u1.adj_op [16:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2154$1305: \add5_add.u1.adj_op [15:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2153$1304: \add5_add.u1.adj_op [14:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2152$1303: \add5_add.u1.adj_op [13:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2151$1302: \add5_add.u1.adj_op [12:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2144$1295: \add3_add.u1.adj_op [5:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2158$1309: \add3_add.u1.adj_op [19:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:989$439: \add2_add.fract_out_q
    New input vector for $reduce_or cell $flatten\add2_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1182$707: \add2_add.fract_out_q [3:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2150$1301: \add5_add.u1.adj_op [11:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2143$1294: \add3_add.u1.adj_op [4:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2142$1293: \add3_add.u1.adj_op [3:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2157$1308: \add3_add.u1.adj_op [18:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2156$1307: \add3_add.u1.adj_op [17:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2155$1306: \add3_add.u1.adj_op [16:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2149$1300: \add5_add.u1.adj_op [10:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2148$1299: \add5_add.u1.adj_op [9:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2147$1298: \add5_add.u1.adj_op [8:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2146$1297: \add5_add.u1.adj_op [7:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2141$1292: \add3_add.u1.adj_op [2:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2140$1291: \add3_add.u1.adj_op [1:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2145$1296: \add5_add.u1.adj_op [6:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2144$1295: \add5_add.u1.adj_op [5:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2143$1294: \add5_add.u1.adj_op [4:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2142$1293: \add5_add.u1.adj_op [3:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2141$1292: \add5_add.u1.adj_op [2:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2140$1291: \add5_add.u1.adj_op [1:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:989$439: \add4_add.fract_out_q
    New input vector for $reduce_or cell $flatten\add4_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1182$707: \add4_add.fract_out_q [3:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2154$1305: \add3_add.u1.adj_op [15:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:989$439: \add5_add.fract_out_q
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2162$1313: { \add2_add.u1.temp1 \add2_add.u1.adj_op }
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2161$1312: \add2_add.u1.adj_op
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2160$1311: \add2_add.u1.adj_op [21:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2159$1310: \add2_add.u1.adj_op [20:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2158$1309: \add2_add.u1.adj_op [19:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2157$1308: \add2_add.u1.adj_op [18:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2156$1307: \add2_add.u1.adj_op [17:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2155$1306: \add2_add.u1.adj_op [16:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2154$1305: \add2_add.u1.adj_op [15:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2153$1304: \add2_add.u1.adj_op [14:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2152$1303: \add2_add.u1.adj_op [13:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2151$1302: \add2_add.u1.adj_op [12:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2150$1301: \add2_add.u1.adj_op [11:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2149$1300: \add2_add.u1.adj_op [10:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2162$1313: { \add4_add.u1.temp1 \add4_add.u1.adj_op }
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2161$1312: \add4_add.u1.adj_op
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2160$1311: \add4_add.u1.adj_op [21:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2159$1310: \add4_add.u1.adj_op [20:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2158$1309: \add4_add.u1.adj_op [19:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2157$1308: \add4_add.u1.adj_op [18:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2156$1307: \add4_add.u1.adj_op [17:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2155$1306: \add4_add.u1.adj_op [16:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2154$1305: \add4_add.u1.adj_op [15:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2153$1304: \add4_add.u1.adj_op [14:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2152$1303: \add4_add.u1.adj_op [13:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2151$1302: \add4_add.u1.adj_op [12:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2150$1301: \add4_add.u1.adj_op [11:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2149$1300: \add4_add.u1.adj_op [10:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2148$1299: \add4_add.u1.adj_op [9:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2147$1298: \add4_add.u1.adj_op [8:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2146$1297: \add4_add.u1.adj_op [7:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2145$1296: \add4_add.u1.adj_op [6:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2144$1295: \add4_add.u1.adj_op [5:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2143$1294: \add4_add.u1.adj_op [4:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2142$1293: \add4_add.u1.adj_op [3:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2141$1292: \add4_add.u1.adj_op [2:0]
    New input vector for $reduce_or cell $flatten\add4_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2140$1291: \add4_add.u1.adj_op [1:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2148$1299: \add2_add.u1.adj_op [9:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2147$1298: \add2_add.u1.adj_op [8:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2146$1297: \add2_add.u1.adj_op [7:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2145$1296: \add2_add.u1.adj_op [6:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2144$1295: \add2_add.u1.adj_op [5:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2143$1294: \add2_add.u1.adj_op [4:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2142$1293: \add2_add.u1.adj_op [3:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2141$1292: \add2_add.u1.adj_op [2:0]
    New input vector for $reduce_or cell $flatten\add2_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2140$1291: \add2_add.u1.adj_op [1:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2153$1304: \add3_add.u1.adj_op [14:0]
    New input vector for $reduce_or cell $flatten\add5_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1182$707: \add5_add.fract_out_q [3:0]
    New input vector for $reduce_or cell $flatten\add3_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2152$1303: \add3_add.u1.adj_op [13:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2140$1291: \add1_add.u1.adj_op [1:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2141$1292: \add1_add.u1.adj_op [2:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2142$1293: \add1_add.u1.adj_op [3:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2143$1294: \add1_add.u1.adj_op [4:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2144$1295: \add1_add.u1.adj_op [5:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2145$1296: \add1_add.u1.adj_op [6:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2146$1297: \add1_add.u1.adj_op [7:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2147$1298: \add1_add.u1.adj_op [8:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2148$1299: \add1_add.u1.adj_op [9:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2149$1300: \add1_add.u1.adj_op [10:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2150$1301: \add1_add.u1.adj_op [11:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2151$1302: \add1_add.u1.adj_op [12:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2152$1303: \add1_add.u1.adj_op [13:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2153$1304: \add1_add.u1.adj_op [14:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2154$1305: \add1_add.u1.adj_op [15:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2155$1306: \add1_add.u1.adj_op [16:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2156$1307: \add1_add.u1.adj_op [17:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2157$1308: \add1_add.u1.adj_op [18:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2158$1309: \add1_add.u1.adj_op [19:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2159$1310: \add1_add.u1.adj_op [20:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2160$1311: \add1_add.u1.adj_op [21:0]
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2161$1312: \add1_add.u1.adj_op
    New input vector for $reduce_or cell $flatten\add1_add.\u1.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2162$1313: { \add1_add.u1.temp1 \add1_add.u1.adj_op }
    New input vector for $reduce_or cell $flatten\add3_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:989$439: \add3_add.fract_out_q
    New input vector for $reduce_or cell $flatten\add3_add.\u4.$reduce_or$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1182$707: \add3_add.fract_out_q [3:0]
    New ctrl vector for $pmux cell $flatten\add3_add.\u1.\u7.$procmux$1476: { $flatten\add3_add.\u1.$procmux$1423_CMP $flatten\add3_add.\u1.$procmux$1422_CMP $flatten\add3_add.\u1.$procmux$1421_CMP $flatten\add3_add.\u1.$procmux$1420_CMP $flatten\add3_add.\u1.$procmux$1419_CMP $flatten\add3_add.\u1.$procmux$1418_CMP $flatten\add3_add.\u1.$procmux$1417_CMP $flatten\add3_add.\u1.$procmux$1416_CMP $flatten\add3_add.\u1.$procmux$1415_CMP $flatten\add3_add.\u1.$procmux$1414_CMP $flatten\add3_add.\u1.$procmux$1413_CMP $flatten\add3_add.\u1.$procmux$1412_CMP $flatten\add3_add.\u1.$procmux$1411_CMP $flatten\add3_add.\u1.$procmux$1410_CMP $flatten\add3_add.\u1.$procmux$1409_CMP $flatten\add3_add.\u1.$procmux$1408_CMP $flatten\add3_add.\u1.$procmux$1407_CMP $flatten\add3_add.\u1.$procmux$1406_CMP $flatten\add3_add.\u1.$procmux$1405_CMP $flatten\add3_add.\u1.$procmux$1404_CMP $flatten\add3_add.\u1.$procmux$1403_CMP $flatten\add3_add.\u1.$procmux$1402_CMP $flatten\add3_add.\u1.$procmux$1401_CMP $flatten\add3_add.\u1.$procmux$1400_CMP $flatten\add3_add.\u1.$procmux$1399_CMP $flatten\add3_add.\u1.$procmux$1398_CMP $auto_15147 }
    New ctrl vector for $pmux cell $flatten\add3_add.\u4.$procmux$5200: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15149 }
    New ctrl vector for $pmux cell $flatten\add3_add.\u4.$procmux$5205: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15151 }
    New ctrl vector for $pmux cell $flatten\add1_add.\u1.\u7.$procmux$1476: { $flatten\add1_add.\u1.\u7.$procmux$1524_CMP $flatten\add1_add.\u1.\u7.$procmux$1523_CMP $flatten\add1_add.\u1.\u7.$procmux$1522_CMP $flatten\add1_add.\u1.\u7.$procmux$1521_CMP $flatten\add1_add.\u1.\u7.$procmux$1520_CMP $flatten\add1_add.\u1.\u7.$procmux$1519_CMP $flatten\add1_add.\u1.\u7.$procmux$1518_CMP $flatten\add1_add.\u1.\u7.$procmux$1517_CMP $flatten\add1_add.\u1.\u7.$procmux$1516_CMP $flatten\add1_add.\u1.\u7.$procmux$1515_CMP $flatten\add1_add.\u1.\u7.$procmux$1514_CMP $flatten\add1_add.\u1.\u7.$procmux$1513_CMP $flatten\add1_add.\u1.\u7.$procmux$1512_CMP $flatten\add1_add.\u1.\u7.$procmux$1511_CMP $flatten\add1_add.\u1.\u7.$procmux$1510_CMP $flatten\add1_add.\u1.\u7.$procmux$1509_CMP $flatten\add1_add.\u1.\u7.$procmux$1508_CMP $flatten\add1_add.\u1.\u7.$procmux$1507_CMP $flatten\add1_add.\u1.\u7.$procmux$1506_CMP $flatten\add1_add.\u1.\u7.$procmux$1505_CMP $flatten\add1_add.\u1.\u7.$procmux$1504_CMP $flatten\add1_add.\u1.\u7.$procmux$1503_CMP $flatten\add1_add.\u1.\u7.$procmux$1502_CMP $flatten\add1_add.\u1.\u7.$procmux$1501_CMP $flatten\add1_add.\u1.\u7.$procmux$1500_CMP $flatten\add1_add.\u1.\u7.$procmux$1499_CMP $auto_15153 }
    New ctrl vector for $pmux cell $flatten\add1_add.\u1.$procmux$1396: { $auto_15155 $flatten\add1_add.\u1.\u7.$procmux$1521_CMP $flatten\add1_add.\u1.\u7.$procmux$1520_CMP $flatten\add1_add.\u1.\u7.$procmux$1519_CMP $flatten\add1_add.\u1.\u7.$procmux$1518_CMP $flatten\add1_add.\u1.\u7.$procmux$1517_CMP $flatten\add1_add.\u1.\u7.$procmux$1516_CMP $flatten\add1_add.\u1.\u7.$procmux$1515_CMP $flatten\add1_add.\u1.\u7.$procmux$1514_CMP $flatten\add1_add.\u1.\u7.$procmux$1513_CMP $flatten\add1_add.\u1.\u7.$procmux$1512_CMP $flatten\add1_add.\u1.\u7.$procmux$1511_CMP $flatten\add1_add.\u1.\u7.$procmux$1510_CMP $flatten\add1_add.\u1.\u7.$procmux$1509_CMP $flatten\add1_add.\u1.\u7.$procmux$1508_CMP $flatten\add1_add.\u1.\u7.$procmux$1507_CMP $flatten\add1_add.\u1.\u7.$procmux$1506_CMP $flatten\add1_add.\u1.\u7.$procmux$1505_CMP $flatten\add1_add.\u1.\u7.$procmux$1504_CMP $flatten\add1_add.\u1.\u7.$procmux$1503_CMP $flatten\add1_add.\u1.\u7.$procmux$1502_CMP $flatten\add1_add.\u1.\u7.$procmux$1501_CMP $flatten\add1_add.\u1.\u7.$procmux$1500_CMP $flatten\add1_add.\u1.\u7.$procmux$1499_CMP $flatten\add1_add.\u1.\u7.$procmux$1498_CMP }
    New ctrl vector for $pmux cell $flatten\add1_add.\u1.$procmux$1386: { $auto_15163 $auto_15161 $auto_15159 $auto_15157 }
    New ctrl vector for $pmux cell $flatten\add5_add.\u4.\u7.$procmux$1426: { $flatten\add5_add.\u4.\u7.$procmux$1474_CMP $flatten\add5_add.\u4.\u7.$procmux$1473_CMP $flatten\add5_add.\u4.\u7.$procmux$1472_CMP $flatten\add5_add.\u4.\u7.$procmux$1471_CMP $flatten\add5_add.\u4.\u7.$procmux$1470_CMP $flatten\add5_add.\u4.\u7.$procmux$1469_CMP $flatten\add5_add.\u4.\u7.$procmux$1468_CMP $flatten\add5_add.\u4.\u7.$procmux$1467_CMP $flatten\add5_add.\u4.\u7.$procmux$1466_CMP $flatten\add5_add.\u4.\u7.$procmux$1465_CMP $flatten\add5_add.\u4.\u7.$procmux$1464_CMP $flatten\add5_add.\u4.\u7.$procmux$1463_CMP $flatten\add5_add.\u4.\u7.$procmux$1462_CMP $flatten\add5_add.\u4.\u7.$procmux$1461_CMP $flatten\add5_add.\u4.\u7.$procmux$1460_CMP $flatten\add5_add.\u4.\u7.$procmux$1459_CMP $flatten\add5_add.\u4.\u7.$procmux$1458_CMP $flatten\add5_add.\u4.\u7.$procmux$1457_CMP $flatten\add5_add.\u4.\u7.$procmux$1456_CMP $flatten\add5_add.\u4.\u7.$procmux$1455_CMP $flatten\add5_add.\u4.\u7.$procmux$1454_CMP $flatten\add5_add.\u4.\u7.$procmux$1453_CMP $flatten\add5_add.\u4.\u7.$procmux$1452_CMP $flatten\add5_add.\u4.\u7.$procmux$1451_CMP $flatten\add5_add.\u4.\u7.$procmux$1450_CMP $flatten\add5_add.\u4.\u7.$procmux$1449_CMP $flatten\add5_add.\u4.\u7.$procmux$1448_CMP $auto_15165 }
    New ctrl vector for $pmux cell $flatten\x1_mul.\u2.$procmux$5210: { $auto_15169 $auto_15167 }
    New ctrl vector for $pmux cell $flatten\x1_mul.\u4.$procmux$5200: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15171 }
    New ctrl vector for $pmux cell $flatten\x1_mul.\u4.$procmux$5205: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15173 }
    New ctrl vector for $pmux cell $flatten\add1_add.\u4.\u7.$procmux$1426: { $flatten\add1_add.\u4.\u7.$procmux$1474_CMP $flatten\add1_add.\u4.\u7.$procmux$1473_CMP $flatten\add1_add.\u4.\u7.$procmux$1472_CMP $flatten\add1_add.\u4.\u7.$procmux$1471_CMP $flatten\add1_add.\u4.\u7.$procmux$1470_CMP $flatten\add1_add.\u4.\u7.$procmux$1469_CMP $flatten\add1_add.\u4.\u7.$procmux$1468_CMP $flatten\add1_add.\u4.\u7.$procmux$1467_CMP $flatten\add1_add.\u4.\u7.$procmux$1466_CMP $flatten\add1_add.\u4.\u7.$procmux$1465_CMP $flatten\add1_add.\u4.\u7.$procmux$1464_CMP $flatten\add1_add.\u4.\u7.$procmux$1463_CMP $flatten\add1_add.\u4.\u7.$procmux$1462_CMP $flatten\add1_add.\u4.\u7.$procmux$1461_CMP $flatten\add1_add.\u4.\u7.$procmux$1460_CMP $flatten\add1_add.\u4.\u7.$procmux$1459_CMP $flatten\add1_add.\u4.\u7.$procmux$1458_CMP $flatten\add1_add.\u4.\u7.$procmux$1457_CMP $flatten\add1_add.\u4.\u7.$procmux$1456_CMP $flatten\add1_add.\u4.\u7.$procmux$1455_CMP $flatten\add1_add.\u4.\u7.$procmux$1454_CMP $flatten\add1_add.\u4.\u7.$procmux$1453_CMP $flatten\add1_add.\u4.\u7.$procmux$1452_CMP $flatten\add1_add.\u4.\u7.$procmux$1451_CMP $flatten\add1_add.\u4.\u7.$procmux$1450_CMP $flatten\add1_add.\u4.\u7.$procmux$1449_CMP $flatten\add1_add.\u4.\u7.$procmux$1448_CMP $auto_15175 }
    New ctrl vector for $pmux cell $flatten\x2_mul.\u2.$procmux$5210: { $auto_15179 $auto_15177 }
    New ctrl vector for $pmux cell $flatten\add5_add.\u1.$procmux$1386: { $auto_15187 $auto_15185 $auto_15183 $auto_15181 }
    New ctrl vector for $pmux cell $flatten\x2_mul.\u4.$procmux$5200: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15189 }
    New ctrl vector for $pmux cell $flatten\x2_mul.\u4.$procmux$5205: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15191 }
    New ctrl vector for $pmux cell $flatten\add2_add.\u1.$procmux$1386: { $auto_15199 $auto_15197 $auto_15195 $auto_15193 }
    New ctrl vector for $pmux cell $flatten\add2_add.\u1.$procmux$1396: { $auto_15201 $flatten\add2_add.\u1.$procmux$1420_CMP $flatten\add2_add.\u1.$procmux$1419_CMP $flatten\add2_add.\u1.$procmux$1418_CMP $flatten\add2_add.\u1.$procmux$1417_CMP $flatten\add2_add.\u1.$procmux$1416_CMP $flatten\add2_add.\u1.$procmux$1415_CMP $flatten\add2_add.\u1.$procmux$1414_CMP $flatten\add2_add.\u1.$procmux$1413_CMP $flatten\add2_add.\u1.$procmux$1412_CMP $flatten\add2_add.\u1.$procmux$1411_CMP $flatten\add2_add.\u1.$procmux$1410_CMP $flatten\add2_add.\u1.$procmux$1409_CMP $flatten\add2_add.\u1.$procmux$1408_CMP $flatten\add2_add.\u1.$procmux$1407_CMP $flatten\add2_add.\u1.$procmux$1406_CMP $flatten\add2_add.\u1.$procmux$1405_CMP $flatten\add2_add.\u1.$procmux$1404_CMP $flatten\add2_add.\u1.$procmux$1403_CMP $flatten\add2_add.\u1.$procmux$1402_CMP $flatten\add2_add.\u1.$procmux$1401_CMP $flatten\add2_add.\u1.$procmux$1400_CMP $flatten\add2_add.\u1.$procmux$1399_CMP $flatten\add2_add.\u1.$procmux$1398_CMP $flatten\add2_add.\u1.$procmux$1397_CMP }
    New ctrl vector for $pmux cell $flatten\add3_add.\u4.\u7.$procmux$1426: { $flatten\add3_add.\u4.\u7.$procmux$1474_CMP $flatten\add3_add.\u4.\u7.$procmux$1473_CMP $flatten\add3_add.\u4.\u7.$procmux$1472_CMP $flatten\add3_add.\u4.\u7.$procmux$1471_CMP $flatten\add3_add.\u4.\u7.$procmux$1470_CMP $flatten\add3_add.\u4.\u7.$procmux$1469_CMP $flatten\add3_add.\u4.\u7.$procmux$1468_CMP $flatten\add3_add.\u4.\u7.$procmux$1467_CMP $flatten\add3_add.\u4.\u7.$procmux$1466_CMP $flatten\add3_add.\u4.\u7.$procmux$1465_CMP $flatten\add3_add.\u4.\u7.$procmux$1464_CMP $flatten\add3_add.\u4.\u7.$procmux$1463_CMP $flatten\add3_add.\u4.\u7.$procmux$1462_CMP $flatten\add3_add.\u4.\u7.$procmux$1461_CMP $flatten\add3_add.\u4.\u7.$procmux$1460_CMP $flatten\add3_add.\u4.\u7.$procmux$1459_CMP $flatten\add3_add.\u4.\u7.$procmux$1458_CMP $flatten\add3_add.\u4.\u7.$procmux$1457_CMP $flatten\add3_add.\u4.\u7.$procmux$1456_CMP $flatten\add3_add.\u4.\u7.$procmux$1455_CMP $flatten\add3_add.\u4.\u7.$procmux$1454_CMP $flatten\add3_add.\u4.\u7.$procmux$1453_CMP $flatten\add3_add.\u4.\u7.$procmux$1452_CMP $flatten\add3_add.\u4.\u7.$procmux$1451_CMP $flatten\add3_add.\u4.\u7.$procmux$1450_CMP $flatten\add3_add.\u4.\u7.$procmux$1449_CMP $flatten\add3_add.\u4.\u7.$procmux$1448_CMP $auto_15203 }
    New ctrl vector for $pmux cell $flatten\add4_add.\u1.$procmux$1386: { $auto_15211 $auto_15209 $auto_15207 $auto_15205 }
    New ctrl vector for $pmux cell $flatten\add4_add.\u1.$procmux$1396: { $auto_15213 $flatten\add4_add.\u1.$procmux$1420_CMP $flatten\add4_add.\u1.$procmux$1419_CMP $flatten\add4_add.\u1.$procmux$1418_CMP $flatten\add4_add.\u1.$procmux$1417_CMP $flatten\add4_add.\u1.$procmux$1416_CMP $flatten\add4_add.\u1.$procmux$1415_CMP $flatten\add4_add.\u1.$procmux$1414_CMP $flatten\add4_add.\u1.$procmux$1413_CMP $flatten\add4_add.\u1.$procmux$1412_CMP $flatten\add4_add.\u1.$procmux$1411_CMP $flatten\add4_add.\u1.$procmux$1410_CMP $flatten\add4_add.\u1.$procmux$1409_CMP $flatten\add4_add.\u1.$procmux$1408_CMP $flatten\add4_add.\u1.$procmux$1407_CMP $flatten\add4_add.\u1.$procmux$1406_CMP $flatten\add4_add.\u1.$procmux$1405_CMP $flatten\add4_add.\u1.$procmux$1404_CMP $flatten\add4_add.\u1.$procmux$1403_CMP $flatten\add4_add.\u1.$procmux$1402_CMP $flatten\add4_add.\u1.$procmux$1401_CMP $flatten\add4_add.\u1.$procmux$1400_CMP $flatten\add4_add.\u1.$procmux$1399_CMP $flatten\add4_add.\u1.$procmux$1398_CMP $flatten\add4_add.\u1.$procmux$1397_CMP }
    New ctrl vector for $pmux cell $flatten\add4_add.\u1.\u7.$procmux$1476: { $flatten\add4_add.\u1.$procmux$1423_CMP $flatten\add4_add.\u1.$procmux$1422_CMP $flatten\add4_add.\u1.$procmux$1421_CMP $flatten\add4_add.\u1.$procmux$1420_CMP $flatten\add4_add.\u1.$procmux$1419_CMP $flatten\add4_add.\u1.$procmux$1418_CMP $flatten\add4_add.\u1.$procmux$1417_CMP $flatten\add4_add.\u1.$procmux$1416_CMP $flatten\add4_add.\u1.$procmux$1415_CMP $flatten\add4_add.\u1.$procmux$1414_CMP $flatten\add4_add.\u1.$procmux$1413_CMP $flatten\add4_add.\u1.$procmux$1412_CMP $flatten\add4_add.\u1.$procmux$1411_CMP $flatten\add4_add.\u1.$procmux$1410_CMP $flatten\add4_add.\u1.$procmux$1409_CMP $flatten\add4_add.\u1.$procmux$1408_CMP $flatten\add4_add.\u1.$procmux$1407_CMP $flatten\add4_add.\u1.$procmux$1406_CMP $flatten\add4_add.\u1.$procmux$1405_CMP $flatten\add4_add.\u1.$procmux$1404_CMP $flatten\add4_add.\u1.$procmux$1403_CMP $flatten\add4_add.\u1.$procmux$1402_CMP $flatten\add4_add.\u1.$procmux$1401_CMP $flatten\add4_add.\u1.$procmux$1400_CMP $flatten\add4_add.\u1.$procmux$1399_CMP $flatten\add4_add.\u1.$procmux$1398_CMP $auto_15215 }
    New ctrl vector for $pmux cell $flatten\add5_add.\u1.$procmux$1396: { $auto_15217 $flatten\add5_add.\u1.$procmux$1420_CMP $flatten\add5_add.\u1.$procmux$1419_CMP $flatten\add5_add.\u1.$procmux$1418_CMP $flatten\add5_add.\u1.$procmux$1417_CMP $flatten\add5_add.\u1.$procmux$1416_CMP $flatten\add5_add.\u1.$procmux$1415_CMP $flatten\add5_add.\u1.$procmux$1414_CMP $flatten\add5_add.\u1.$procmux$1413_CMP $flatten\add5_add.\u1.$procmux$1412_CMP $flatten\add5_add.\u1.$procmux$1411_CMP $flatten\add5_add.\u1.$procmux$1410_CMP $flatten\add5_add.\u1.$procmux$1409_CMP $flatten\add5_add.\u1.$procmux$1408_CMP $flatten\add5_add.\u1.$procmux$1407_CMP $flatten\add5_add.\u1.$procmux$1406_CMP $flatten\add5_add.\u1.$procmux$1405_CMP $flatten\add5_add.\u1.$procmux$1404_CMP $flatten\add5_add.\u1.$procmux$1403_CMP $flatten\add5_add.\u1.$procmux$1402_CMP $flatten\add5_add.\u1.$procmux$1401_CMP $flatten\add5_add.\u1.$procmux$1400_CMP $flatten\add5_add.\u1.$procmux$1399_CMP $flatten\add5_add.\u1.$procmux$1398_CMP $flatten\add5_add.\u1.$procmux$1397_CMP }
    New ctrl vector for $pmux cell $flatten\add2_add.\u1.\u7.$procmux$1476: { $flatten\add2_add.\u1.$procmux$1423_CMP $flatten\add2_add.\u1.$procmux$1422_CMP $flatten\add2_add.\u1.$procmux$1421_CMP $flatten\add2_add.\u1.$procmux$1420_CMP $flatten\add2_add.\u1.$procmux$1419_CMP $flatten\add2_add.\u1.$procmux$1418_CMP $flatten\add2_add.\u1.$procmux$1417_CMP $flatten\add2_add.\u1.$procmux$1416_CMP $flatten\add2_add.\u1.$procmux$1415_CMP $flatten\add2_add.\u1.$procmux$1414_CMP $flatten\add2_add.\u1.$procmux$1413_CMP $flatten\add2_add.\u1.$procmux$1412_CMP $flatten\add2_add.\u1.$procmux$1411_CMP $flatten\add2_add.\u1.$procmux$1410_CMP $flatten\add2_add.\u1.$procmux$1409_CMP $flatten\add2_add.\u1.$procmux$1408_CMP $flatten\add2_add.\u1.$procmux$1407_CMP $flatten\add2_add.\u1.$procmux$1406_CMP $flatten\add2_add.\u1.$procmux$1405_CMP $flatten\add2_add.\u1.$procmux$1404_CMP $flatten\add2_add.\u1.$procmux$1403_CMP $flatten\add2_add.\u1.$procmux$1402_CMP $flatten\add2_add.\u1.$procmux$1401_CMP $flatten\add2_add.\u1.$procmux$1400_CMP $flatten\add2_add.\u1.$procmux$1399_CMP $flatten\add2_add.\u1.$procmux$1398_CMP $auto_15219 }
    New ctrl vector for $pmux cell $flatten\add4_add.\u4.$procmux$5200: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15221 }
    New ctrl vector for $pmux cell $flatten\add4_add.\u4.$procmux$5205: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15223 }
    New ctrl vector for $pmux cell $flatten\x3_mul.\u2.$procmux$5210: { $auto_15227 $auto_15225 }
    New ctrl vector for $pmux cell $flatten\x3_mul.\u4.$procmux$5200: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15229 }
    New ctrl vector for $pmux cell $flatten\x3_mul.\u4.$procmux$5205: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15231 }
    New ctrl vector for $pmux cell $flatten\add5_add.\u4.$procmux$5200: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15233 }
    New ctrl vector for $pmux cell $flatten\add2_add.\u4.$procmux$5200: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15235 }
    New ctrl vector for $pmux cell $flatten\add2_add.\u4.$procmux$5205: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15237 }
    New ctrl vector for $pmux cell $flatten\add5_add.\u4.$procmux$5205: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15239 }
    New ctrl vector for $pmux cell $flatten\x4_mul.\u2.$procmux$5210: { $auto_15243 $auto_15241 }
    New ctrl vector for $pmux cell $flatten\add5_add.\u1.\u7.$procmux$1476: { $flatten\add5_add.\u1.$procmux$1423_CMP $flatten\add5_add.\u1.$procmux$1422_CMP $flatten\add5_add.\u1.$procmux$1421_CMP $flatten\add5_add.\u1.$procmux$1420_CMP $flatten\add5_add.\u1.$procmux$1419_CMP $flatten\add5_add.\u1.$procmux$1418_CMP $flatten\add5_add.\u1.$procmux$1417_CMP $flatten\add5_add.\u1.$procmux$1416_CMP $flatten\add5_add.\u1.$procmux$1415_CMP $flatten\add5_add.\u1.$procmux$1414_CMP $flatten\add5_add.\u1.$procmux$1413_CMP $flatten\add5_add.\u1.$procmux$1412_CMP $flatten\add5_add.\u1.$procmux$1411_CMP $flatten\add5_add.\u1.$procmux$1410_CMP $flatten\add5_add.\u1.$procmux$1409_CMP $flatten\add5_add.\u1.$procmux$1408_CMP $flatten\add5_add.\u1.$procmux$1407_CMP $flatten\add5_add.\u1.$procmux$1406_CMP $flatten\add5_add.\u1.$procmux$1405_CMP $flatten\add5_add.\u1.$procmux$1404_CMP $flatten\add5_add.\u1.$procmux$1403_CMP $flatten\add5_add.\u1.$procmux$1402_CMP $flatten\add5_add.\u1.$procmux$1401_CMP $flatten\add5_add.\u1.$procmux$1400_CMP $flatten\add5_add.\u1.$procmux$1399_CMP $flatten\add5_add.\u1.$procmux$1398_CMP $auto_15245 }
    New ctrl vector for $pmux cell $flatten\x4_mul.\u4.$procmux$5200: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15247 }
    New ctrl vector for $pmux cell $flatten\x4_mul.\u4.$procmux$5205: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15249 }
    New ctrl vector for $pmux cell $flatten\add1_add.\u4.$procmux$5205: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15251 }
    New ctrl vector for $pmux cell $flatten\add1_add.\u4.$procmux$5200: { \add3_add.u4.rmode_00 \add3_add.u4.rmode_01 $auto_15253 }
    New ctrl vector for $pmux cell $flatten\add2_add.\u4.\u7.$procmux$1426: { $flatten\add2_add.\u4.\u7.$procmux$1474_CMP $flatten\add2_add.\u4.\u7.$procmux$1473_CMP $flatten\add2_add.\u4.\u7.$procmux$1472_CMP $flatten\add2_add.\u4.\u7.$procmux$1471_CMP $flatten\add2_add.\u4.\u7.$procmux$1470_CMP $flatten\add2_add.\u4.\u7.$procmux$1469_CMP $flatten\add2_add.\u4.\u7.$procmux$1468_CMP $flatten\add2_add.\u4.\u7.$procmux$1467_CMP $flatten\add2_add.\u4.\u7.$procmux$1466_CMP $flatten\add2_add.\u4.\u7.$procmux$1465_CMP $flatten\add2_add.\u4.\u7.$procmux$1464_CMP $flatten\add2_add.\u4.\u7.$procmux$1463_CMP $flatten\add2_add.\u4.\u7.$procmux$1462_CMP $flatten\add2_add.\u4.\u7.$procmux$1461_CMP $flatten\add2_add.\u4.\u7.$procmux$1460_CMP $flatten\add2_add.\u4.\u7.$procmux$1459_CMP $flatten\add2_add.\u4.\u7.$procmux$1458_CMP $flatten\add2_add.\u4.\u7.$procmux$1457_CMP $flatten\add2_add.\u4.\u7.$procmux$1456_CMP $flatten\add2_add.\u4.\u7.$procmux$1455_CMP $flatten\add2_add.\u4.\u7.$procmux$1454_CMP $flatten\add2_add.\u4.\u7.$procmux$1453_CMP $flatten\add2_add.\u4.\u7.$procmux$1452_CMP $flatten\add2_add.\u4.\u7.$procmux$1451_CMP $flatten\add2_add.\u4.\u7.$procmux$1450_CMP $flatten\add2_add.\u4.\u7.$procmux$1449_CMP $flatten\add2_add.\u4.\u7.$procmux$1448_CMP $auto_15255 }
    New ctrl vector for $pmux cell $flatten\add3_add.\u1.$procmux$1386: { $auto_15263 $auto_15261 $auto_15259 $auto_15257 }
    New ctrl vector for $pmux cell $flatten\add4_add.\u4.\u7.$procmux$1426: { $flatten\add4_add.\u4.\u7.$procmux$1474_CMP $flatten\add4_add.\u4.\u7.$procmux$1473_CMP $flatten\add4_add.\u4.\u7.$procmux$1472_CMP $flatten\add4_add.\u4.\u7.$procmux$1471_CMP $flatten\add4_add.\u4.\u7.$procmux$1470_CMP $flatten\add4_add.\u4.\u7.$procmux$1469_CMP $flatten\add4_add.\u4.\u7.$procmux$1468_CMP $flatten\add4_add.\u4.\u7.$procmux$1467_CMP $flatten\add4_add.\u4.\u7.$procmux$1466_CMP $flatten\add4_add.\u4.\u7.$procmux$1465_CMP $flatten\add4_add.\u4.\u7.$procmux$1464_CMP $flatten\add4_add.\u4.\u7.$procmux$1463_CMP $flatten\add4_add.\u4.\u7.$procmux$1462_CMP $flatten\add4_add.\u4.\u7.$procmux$1461_CMP $flatten\add4_add.\u4.\u7.$procmux$1460_CMP $flatten\add4_add.\u4.\u7.$procmux$1459_CMP $flatten\add4_add.\u4.\u7.$procmux$1458_CMP $flatten\add4_add.\u4.\u7.$procmux$1457_CMP $flatten\add4_add.\u4.\u7.$procmux$1456_CMP $flatten\add4_add.\u4.\u7.$procmux$1455_CMP $flatten\add4_add.\u4.\u7.$procmux$1454_CMP $flatten\add4_add.\u4.\u7.$procmux$1453_CMP $flatten\add4_add.\u4.\u7.$procmux$1452_CMP $flatten\add4_add.\u4.\u7.$procmux$1451_CMP $flatten\add4_add.\u4.\u7.$procmux$1450_CMP $flatten\add4_add.\u4.\u7.$procmux$1449_CMP $flatten\add4_add.\u4.\u7.$procmux$1448_CMP $auto_15265 }
    New ctrl vector for $pmux cell $flatten\add3_add.\u1.$procmux$1396: { $auto_15267 $flatten\add3_add.\u1.$procmux$1420_CMP $flatten\add3_add.\u1.$procmux$1419_CMP $flatten\add3_add.\u1.$procmux$1418_CMP $flatten\add3_add.\u1.$procmux$1417_CMP $flatten\add3_add.\u1.$procmux$1416_CMP $flatten\add3_add.\u1.$procmux$1415_CMP $flatten\add3_add.\u1.$procmux$1414_CMP $flatten\add3_add.\u1.$procmux$1413_CMP $flatten\add3_add.\u1.$procmux$1412_CMP $flatten\add3_add.\u1.$procmux$1411_CMP $flatten\add3_add.\u1.$procmux$1410_CMP $flatten\add3_add.\u1.$procmux$1409_CMP $flatten\add3_add.\u1.$procmux$1408_CMP $flatten\add3_add.\u1.$procmux$1407_CMP $flatten\add3_add.\u1.$procmux$1406_CMP $flatten\add3_add.\u1.$procmux$1405_CMP $flatten\add3_add.\u1.$procmux$1404_CMP $flatten\add3_add.\u1.$procmux$1403_CMP $flatten\add3_add.\u1.$procmux$1402_CMP $flatten\add3_add.\u1.$procmux$1401_CMP $flatten\add3_add.\u1.$procmux$1400_CMP $flatten\add3_add.\u1.$procmux$1399_CMP $flatten\add3_add.\u1.$procmux$1398_CMP $flatten\add3_add.\u1.$procmux$1397_CMP }
  Optimizing cells in module \syn2.
Performed a total of 167 changes.

4.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

4.36. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1157$652 in front of them:
        $flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1097$570
        $flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1098$571

    Found cells that share an operand and can be merged by moving the $mux $flatten\add1_add.\u3.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1379 in front of them:
        $flatten\add1_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377
        $flatten\add1_add.\u3.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1378

    Found cells that share an operand and can be merged by moving the $mux $flatten\add3_add.\u3.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1379 in front of them:
        $flatten\add3_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377
        $flatten\add3_add.\u3.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1378

    Found cells that share an operand and can be merged by moving the $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1157$652 in front of them:
        $flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1097$570
        $flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1098$571

    Found cells that share an operand and can be merged by moving the $mux $flatten\x1_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$340 in front of them:
        $flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338
        $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$339

    Found cells that share an operand and can be merged by moving the $mux $flatten\x1_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$343 in front of them:
        $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341
        $flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$342

    Found cells that share an operand and can be merged by moving the $mux $flatten\x1_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$348 in front of them:
        $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346
        $flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$347

    Found cells that share an operand and can be merged by moving the $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1157$652 in front of them:
        $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1097$570
        $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1098$571

    Found cells that share an operand and can be merged by moving the $mux $flatten\x2_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$340 in front of them:
        $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338
        $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$339

    Found cells that share an operand and can be merged by moving the $mux $flatten\x2_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$343 in front of them:
        $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341
        $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$342

    Found cells that share an operand and can be merged by moving the $mux $flatten\x2_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$348 in front of them:
        $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346
        $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$347

    Found cells that share an operand and can be merged by moving the $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1157$652 in front of them:
        $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1097$570
        $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1098$571

    Found cells that share an operand and can be merged by moving the $mux $flatten\add4_add.\u3.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1379 in front of them:
        $flatten\add4_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377
        $flatten\add4_add.\u3.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1378

    Found cells that share an operand and can be merged by moving the $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1157$652 in front of them:
        $flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1097$570
        $flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1098$571

    Found cells that share an operand and can be merged by moving the $mux $flatten\x3_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$340 in front of them:
        $flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338
        $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$339

    Found cells that share an operand and can be merged by moving the $mux $flatten\x3_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$343 in front of them:
        $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341
        $flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$342

    Found cells that share an operand and can be merged by moving the $mux $flatten\x3_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$348 in front of them:
        $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346
        $flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$347

    Found cells that share an operand and can be merged by moving the $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1157$652 in front of them:
        $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1097$570
        $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1098$571

    Found cells that share an operand and can be merged by moving the $mux $flatten\add2_add.\u3.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1379 in front of them:
        $flatten\add2_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377
        $flatten\add2_add.\u3.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1378

    Found cells that share an operand and can be merged by moving the $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1157$652 in front of them:
        $flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1097$570
        $flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1098$571

    Found cells that share an operand and can be merged by moving the $mux $flatten\x4_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$340 in front of them:
        $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338
        $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$339

    Found cells that share an operand and can be merged by moving the $mux $flatten\x4_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$343 in front of them:
        $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341
        $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$342

    Found cells that share an operand and can be merged by moving the $mux $flatten\x4_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$348 in front of them:
        $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346
        $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$347

    Found cells that share an operand and can be merged by moving the $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1157$652 in front of them:
        $flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1097$570
        $flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1098$571

    Found cells that share an operand and can be merged by moving the $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1157$652 in front of them:
        $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1097$570
        $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1098$571

    Found cells that share an operand and can be merged by moving the $mux $flatten\add5_add.\u3.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1379 in front of them:
        $flatten\add5_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377
        $flatten\add5_add.\u3.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1378

4.37. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\x1_mul.$procdff$15139 ($dff) from module syn2.
Setting constant 0-bit at position 2 on $flatten\x1_mul.$procdff$15139 ($dff) from module syn2.
Setting constant 0-bit at position 0 on $flatten\add2_add.$procdff$15064 ($dff) from module syn2.
Setting constant 0-bit at position 1 on $flatten\add2_add.$procdff$15064 ($dff) from module syn2.
Setting constant 0-bit at position 0 on $flatten\add2_add.$procdff$15067 ($dff) from module syn2.
Setting constant 0-bit at position 1 on $flatten\add2_add.$procdff$15067 ($dff) from module syn2.
Setting constant 0-bit at position 2 on $flatten\add2_add.$procdff$15067 ($dff) from module syn2.
[#visit=321, #solve=0, #remove=7, time=0.26 sec.]

4.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 13248 unused wires.
<suppressed ~19 debug messages>

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~34 debug messages>

4.40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~294 debug messages>

4.41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.43. Executing OPT_SHARE pass.

4.44. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\add2_add.$procdff$15061 ($dff) from module syn2.
Setting constant 0-bit at position 1 on $flatten\add2_add.$procdff$15061 ($dff) from module syn2.
Setting constant 0-bit at position 2 on $flatten\add2_add.$procdff$15061 ($dff) from module syn2.
Setting constant 0-bit at position 0 on $flatten\x1_mul.$procdff$15133 ($dff) from module syn2.
Setting constant 0-bit at position 2 on $flatten\x1_mul.$procdff$15133 ($dff) from module syn2.
Setting constant 0-bit at position 0 on $flatten\x1_mul.$procdff$15135 ($dff) from module syn2.
Setting constant 0-bit at position 1 on $flatten\x1_mul.$procdff$15135 ($dff) from module syn2.
[#visit=319, #solve=0, #remove=7, time=0.26 sec.]

4.45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 42 unused wires.
<suppressed ~1 debug messages>

4.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~53 debug messages>

4.47. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\x1_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$352.
    dead port 2/2 on $mux $flatten\x1_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$352.
    dead port 1/2 on $mux $flatten\x1_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$353.
    dead port 2/2 on $mux $flatten\x1_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$353.
    dead port 1/2 on $mux $flatten\x1_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$354.
    dead port 2/2 on $mux $flatten\x1_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$354.
    dead port 1/2 on $mux $flatten\x2_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$352.
    dead port 2/2 on $mux $flatten\x2_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$352.
    dead port 1/2 on $mux $flatten\x2_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$353.
    dead port 2/2 on $mux $flatten\x2_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$353.
    dead port 1/2 on $mux $flatten\x2_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$354.
    dead port 2/2 on $mux $flatten\x2_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$354.
    dead port 1/2 on $mux $flatten\x3_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$352.
    dead port 2/2 on $mux $flatten\x3_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$352.
    dead port 1/2 on $mux $flatten\x3_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$353.
    dead port 2/2 on $mux $flatten\x3_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$353.
    dead port 1/2 on $mux $flatten\x3_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$354.
    dead port 2/2 on $mux $flatten\x3_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$354.
    dead port 1/2 on $mux $flatten\x4_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$352.
    dead port 2/2 on $mux $flatten\x4_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$352.
    dead port 1/2 on $mux $flatten\x4_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$353.
    dead port 2/2 on $mux $flatten\x4_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$353.
    dead port 1/2 on $mux $flatten\x4_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$354.
    dead port 2/2 on $mux $flatten\x4_mul.\u2.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:784$354.
Removed 24 multiplexer ports.
<suppressed ~261 debug messages>

4.48. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~42 debug messages>
Removed a total of 14 cells.

4.50. Executing OPT_SHARE pass.

4.51. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\add2_add.$procdff$15060 ($dff) from module syn2.
Setting constant 0-bit at position 1 on $flatten\add2_add.$procdff$15060 ($dff) from module syn2.
Setting constant 0-bit at position 2 on $flatten\add2_add.$procdff$15060 ($dff) from module syn2.
Setting constant 0-bit at position 0 on $flatten\x1_mul.$procdff$15132 ($dff) from module syn2.
Setting constant 0-bit at position 2 on $flatten\x1_mul.$procdff$15132 ($dff) from module syn2.
Setting constant 0-bit at position 0 on $flatten\x1_mul.$procdff$15134 ($dff) from module syn2.
Setting constant 0-bit at position 1 on $flatten\x1_mul.$procdff$15134 ($dff) from module syn2.
[#visit=307, #solve=0, #remove=7, time=0.26 sec.]

4.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 37 unused cells and 104 unused wires.
<suppressed ~42 debug messages>

4.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~329 debug messages>

4.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/4 on $pmux $flatten\add1_add.\u4.$procmux$5200.
    dead port 2/4 on $pmux $flatten\add1_add.\u4.$procmux$5200.
    dead port 4/4 on $pmux $flatten\add1_add.\u4.$procmux$5200.
    dead port 1/4 on $pmux $flatten\add1_add.\u4.$procmux$5205.
    dead port 2/4 on $pmux $flatten\add1_add.\u4.$procmux$5205.
    dead port 4/4 on $pmux $flatten\add1_add.\u4.$procmux$5205.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 1/4 on $pmux $flatten\add2_add.\u4.$procmux$5200.
    dead port 2/4 on $pmux $flatten\add2_add.\u4.$procmux$5200.
    dead port 4/4 on $pmux $flatten\add2_add.\u4.$procmux$5200.
    dead port 1/4 on $pmux $flatten\add2_add.\u4.$procmux$5205.
    dead port 2/4 on $pmux $flatten\add2_add.\u4.$procmux$5205.
    dead port 4/4 on $pmux $flatten\add2_add.\u4.$procmux$5205.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 1/4 on $pmux $flatten\add3_add.\u4.$procmux$5200.
    dead port 2/4 on $pmux $flatten\add3_add.\u4.$procmux$5200.
    dead port 4/4 on $pmux $flatten\add3_add.\u4.$procmux$5200.
    dead port 1/4 on $pmux $flatten\add3_add.\u4.$procmux$5205.
    dead port 2/4 on $pmux $flatten\add3_add.\u4.$procmux$5205.
    dead port 4/4 on $pmux $flatten\add3_add.\u4.$procmux$5205.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 1/4 on $pmux $flatten\add4_add.\u4.$procmux$5200.
    dead port 2/4 on $pmux $flatten\add4_add.\u4.$procmux$5200.
    dead port 4/4 on $pmux $flatten\add4_add.\u4.$procmux$5200.
    dead port 1/4 on $pmux $flatten\add4_add.\u4.$procmux$5205.
    dead port 2/4 on $pmux $flatten\add4_add.\u4.$procmux$5205.
    dead port 4/4 on $pmux $flatten\add4_add.\u4.$procmux$5205.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 1/4 on $pmux $flatten\add5_add.\u4.$procmux$5200.
    dead port 2/4 on $pmux $flatten\add5_add.\u4.$procmux$5200.
    dead port 4/4 on $pmux $flatten\add5_add.\u4.$procmux$5200.
    dead port 1/4 on $pmux $flatten\add5_add.\u4.$procmux$5205.
    dead port 2/4 on $pmux $flatten\add5_add.\u4.$procmux$5205.
    dead port 4/4 on $pmux $flatten\add5_add.\u4.$procmux$5205.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 1/4 on $pmux $flatten\x1_mul.\u4.$procmux$5200.
    dead port 2/4 on $pmux $flatten\x1_mul.\u4.$procmux$5200.
    dead port 4/4 on $pmux $flatten\x1_mul.\u4.$procmux$5200.
    dead port 1/4 on $pmux $flatten\x1_mul.\u4.$procmux$5205.
    dead port 2/4 on $pmux $flatten\x1_mul.\u4.$procmux$5205.
    dead port 4/4 on $pmux $flatten\x1_mul.\u4.$procmux$5205.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$720.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$720.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 1/4 on $pmux $flatten\x2_mul.\u4.$procmux$5200.
    dead port 2/4 on $pmux $flatten\x2_mul.\u4.$procmux$5200.
    dead port 4/4 on $pmux $flatten\x2_mul.\u4.$procmux$5200.
    dead port 1/4 on $pmux $flatten\x2_mul.\u4.$procmux$5205.
    dead port 2/4 on $pmux $flatten\x2_mul.\u4.$procmux$5205.
    dead port 4/4 on $pmux $flatten\x2_mul.\u4.$procmux$5205.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$720.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$720.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 1/4 on $pmux $flatten\x3_mul.\u4.$procmux$5200.
    dead port 2/4 on $pmux $flatten\x3_mul.\u4.$procmux$5200.
    dead port 4/4 on $pmux $flatten\x3_mul.\u4.$procmux$5200.
    dead port 1/4 on $pmux $flatten\x3_mul.\u4.$procmux$5205.
    dead port 2/4 on $pmux $flatten\x3_mul.\u4.$procmux$5205.
    dead port 4/4 on $pmux $flatten\x3_mul.\u4.$procmux$5205.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$720.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$720.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 1/4 on $pmux $flatten\x4_mul.\u4.$procmux$5200.
    dead port 2/4 on $pmux $flatten\x4_mul.\u4.$procmux$5200.
    dead port 4/4 on $pmux $flatten\x4_mul.\u4.$procmux$5200.
    dead port 1/4 on $pmux $flatten\x4_mul.\u4.$procmux$5205.
    dead port 2/4 on $pmux $flatten\x4_mul.\u4.$procmux$5205.
    dead port 4/4 on $pmux $flatten\x4_mul.\u4.$procmux$5205.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1156$650.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$656.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$659.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1158$660.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$720.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$720.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1188$721.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1190$729.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1191$733.
Removed 188 multiplexer ports.
<suppressed ~260 debug messages>

4.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.57. Executing OPT_SHARE pass.

4.58. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\add2_add.$procdff$15059 ($dff) from module syn2.
Setting constant 0-bit at position 1 on $flatten\add2_add.$procdff$15059 ($dff) from module syn2.
Setting constant 0-bit at position 2 on $flatten\add2_add.$procdff$15059 ($dff) from module syn2.
Setting constant 0-bit at position 0 on $flatten\x1_mul.$procdff$15131 ($dff) from module syn2.
Setting constant 0-bit at position 2 on $flatten\x1_mul.$procdff$15131 ($dff) from module syn2.
[#visit=305, #solve=0, #remove=5, time=0.26 sec.]

4.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 828 unused cells and 1209 unused wires.
<suppressed ~1017 debug messages>

4.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~276 debug messages>

4.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 1/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 2/2 on $mux $flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 1/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\add1_add.\u4.\u1.$procmux$1476.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 1/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 2/2 on $mux $flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 1/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\add2_add.\u4.\u1.$procmux$1476.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 1/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 2/2 on $mux $flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 1/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\add3_add.\u4.\u1.$procmux$1476.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 1/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 2/2 on $mux $flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 1/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\add4_add.\u4.\u1.$procmux$1476.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1037$520.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1039$519.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1050$539.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1069$556.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 1/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 2/2 on $mux $flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 1/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 2/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 3/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 4/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 5/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 6/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 7/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 8/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 9/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 10/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 11/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 12/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 13/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 14/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 15/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 16/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 17/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 18/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 19/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 20/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 21/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 22/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 23/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 24/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 25/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 26/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 27/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 28/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 29/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 30/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 31/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 32/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 33/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 34/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 35/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 36/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 37/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 38/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 39/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 40/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 41/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 42/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 43/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 44/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 45/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 46/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 47/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 48/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 49/49 on $pmux $flatten\add5_add.\u4.\u1.$procmux$1476.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1030$508.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1030$508.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1031$507.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1031$507.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1033$505.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1033$505.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1034$504.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1034$504.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1035$503.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1035$503.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1057$554.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1057$554.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 1/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 2/2 on $mux $flatten\x1_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1030$508.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1030$508.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1031$507.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1031$507.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1033$505.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1033$505.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1034$504.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1034$504.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1035$503.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1035$503.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1057$554.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1057$554.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 1/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 2/2 on $mux $flatten\x2_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1030$508.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1030$508.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1031$507.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1031$507.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1033$505.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1033$505.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1034$504.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1034$504.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1035$503.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1035$503.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1057$554.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1057$554.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$588.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 1/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 2/2 on $mux $flatten\x3_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1030$508.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1030$508.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1031$507.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1031$507.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1032$506.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1033$505.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1033$505.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1034$504.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1034$504.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1035$503.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1035$503.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1054$550.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1055$549.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1057$554.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1057$554.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1058$553.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1108$590.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$591.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1117$592.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$616.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1132$617.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1133$615.
    dead port 1/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
    dead port 2/2 on $mux $flatten\x4_mul.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1134$614.
Removed 545 multiplexer ports.
<suppressed ~197 debug messages>

4.62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.64. Executing OPT_SHARE pass.

4.65. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=304, #solve=0, #remove=0, time=0.24 sec.]

4.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 708 unused cells and 1131 unused wires.
<suppressed ~1039 debug messages>

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~177 debug messages>

4.69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.71. Executing OPT_SHARE pass.

4.72. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=282, #solve=0, #remove=0, time=0.23 sec.]

4.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 6

4.75. Executing FSM pass (extract and optimize FSM).

4.75.1. Executing FSM_DETECT pass (finding FSMs in design).

4.75.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.75.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.75.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.75.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.75.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.75.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.75.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.76. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port syn2.$flatten\add1_add.\u1.$auto_1384 ($flatten\add1_add.\u1.$auto_1382).
Removed top 29 address bits (of 32) from memory init port syn2.$flatten\add2_add.\u1.$auto_1384 ($flatten\add2_add.\u1.$auto_1382).
Removed top 29 address bits (of 32) from memory init port syn2.$flatten\add3_add.\u1.$auto_1384 ($flatten\add3_add.\u1.$auto_1382).
Removed top 29 address bits (of 32) from memory init port syn2.$flatten\add4_add.\u1.$auto_1384 ($flatten\add4_add.\u1.$auto_1382).
Removed top 29 address bits (of 32) from memory init port syn2.$flatten\add5_add.\u1.$auto_1384 ($flatten\add5_add.\u1.$auto_1382).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1474_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1472_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1468_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1466_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u7.$procmux$1444_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$1673 ($mux).
Removed top 47 bits (of 48) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1452$1034 ($eq).
Removed top 46 bits (of 47) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1450$1033 ($eq).
Removed top 45 bits (of 46) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1448$1032 ($eq).
Removed top 44 bits (of 45) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1446$1031 ($eq).
Removed top 43 bits (of 44) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1444$1030 ($eq).
Removed top 42 bits (of 43) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1442$1029 ($eq).
Removed top 41 bits (of 42) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1440$1028 ($eq).
Removed top 40 bits (of 41) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1438$1027 ($eq).
Removed top 39 bits (of 40) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1436$1026 ($eq).
Removed top 38 bits (of 39) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1434$1025 ($eq).
Removed top 37 bits (of 38) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1432$1024 ($eq).
Removed top 36 bits (of 37) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1430$1023 ($eq).
Removed top 35 bits (of 36) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1428$1022 ($eq).
Removed top 34 bits (of 35) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1426$1021 ($eq).
Removed top 33 bits (of 34) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1424$1020 ($eq).
Removed top 32 bits (of 33) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1422$1019 ($eq).
Removed top 31 bits (of 32) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1420$1018 ($eq).
Removed top 30 bits (of 31) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1418$1017 ($eq).
Removed top 29 bits (of 30) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1416$1016 ($eq).
Removed top 28 bits (of 29) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1414$1015 ($eq).
Removed top 27 bits (of 28) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1412$1014 ($eq).
Removed top 26 bits (of 27) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1410$1013 ($eq).
Removed top 25 bits (of 26) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1408$1012 ($eq).
Removed top 24 bits (of 25) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1406$1011 ($eq).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1404$1010 ($eq).
Removed top 22 bits (of 23) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1402$1009 ($eq).
Removed top 21 bits (of 22) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1400$1008 ($eq).
Removed top 20 bits (of 21) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1398$1007 ($eq).
Removed top 19 bits (of 20) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1396$1006 ($eq).
Removed top 18 bits (of 19) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1394$1005 ($eq).
Removed top 17 bits (of 18) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1392$1004 ($eq).
Removed top 16 bits (of 17) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1390$1003 ($eq).
Removed top 15 bits (of 16) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1388$1002 ($eq).
Removed top 14 bits (of 15) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1386$1001 ($eq).
Removed top 13 bits (of 14) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1384$1000 ($eq).
Removed top 12 bits (of 13) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1382$999 ($eq).
Removed top 11 bits (of 12) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1380$998 ($eq).
Removed top 10 bits (of 11) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1378$997 ($eq).
Removed top 9 bits (of 10) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1376$996 ($eq).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1374$995 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1372$994 ($eq).
Removed top 6 bits (of 7) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1370$993 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1368$992 ($eq).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1366$991 ($eq).
Removed top 3 bits (of 4) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1364$990 ($eq).
Removed top 2 bits (of 3) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1362$989 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\x4_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1360$988 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1524_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1523_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1522_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1521_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1520_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1519_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1518_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1517_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1516_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1515_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1514_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1513_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1512_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1511_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1510_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1509_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1508_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1507_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1506_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1505_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1504_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1503_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1502_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1501_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1500_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1499_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1498_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1497_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1496_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1495_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.\u1.$procmux$1494_CMP0 ($eq).
Removed top 3 bits (of 9) from port B of cell syn2.$flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
Removed top 1 bits (of 24) from port A of cell syn2.$flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 1 bits (of 8) from port A of cell syn2.$flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338 ($sub).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344 ($add).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\x4_mul.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:460$52 ($mux).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1474_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1472_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1468_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1466_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u7.$procmux$1444_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$1673 ($mux).
Removed top 47 bits (of 48) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1452$1034 ($eq).
Removed top 46 bits (of 47) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1450$1033 ($eq).
Removed top 45 bits (of 46) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1448$1032 ($eq).
Removed top 44 bits (of 45) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1446$1031 ($eq).
Removed top 43 bits (of 44) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1444$1030 ($eq).
Removed top 42 bits (of 43) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1442$1029 ($eq).
Removed top 41 bits (of 42) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1440$1028 ($eq).
Removed top 40 bits (of 41) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1438$1027 ($eq).
Removed top 39 bits (of 40) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1436$1026 ($eq).
Removed top 38 bits (of 39) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1434$1025 ($eq).
Removed top 37 bits (of 38) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1432$1024 ($eq).
Removed top 36 bits (of 37) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1430$1023 ($eq).
Removed top 35 bits (of 36) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1428$1022 ($eq).
Removed top 34 bits (of 35) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1426$1021 ($eq).
Removed top 33 bits (of 34) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1424$1020 ($eq).
Removed top 32 bits (of 33) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1422$1019 ($eq).
Removed top 31 bits (of 32) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1420$1018 ($eq).
Removed top 30 bits (of 31) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1418$1017 ($eq).
Removed top 29 bits (of 30) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1416$1016 ($eq).
Removed top 28 bits (of 29) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1414$1015 ($eq).
Removed top 27 bits (of 28) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1412$1014 ($eq).
Removed top 26 bits (of 27) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1410$1013 ($eq).
Removed top 25 bits (of 26) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1408$1012 ($eq).
Removed top 24 bits (of 25) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1406$1011 ($eq).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1404$1010 ($eq).
Removed top 22 bits (of 23) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1402$1009 ($eq).
Removed top 21 bits (of 22) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1400$1008 ($eq).
Removed top 20 bits (of 21) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1398$1007 ($eq).
Removed top 19 bits (of 20) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1396$1006 ($eq).
Removed top 18 bits (of 19) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1394$1005 ($eq).
Removed top 17 bits (of 18) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1392$1004 ($eq).
Removed top 16 bits (of 17) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1390$1003 ($eq).
Removed top 15 bits (of 16) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1388$1002 ($eq).
Removed top 14 bits (of 15) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1386$1001 ($eq).
Removed top 13 bits (of 14) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1384$1000 ($eq).
Removed top 12 bits (of 13) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1382$999 ($eq).
Removed top 11 bits (of 12) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1380$998 ($eq).
Removed top 10 bits (of 11) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1378$997 ($eq).
Removed top 9 bits (of 10) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1376$996 ($eq).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1374$995 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1372$994 ($eq).
Removed top 6 bits (of 7) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1370$993 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1368$992 ($eq).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1366$991 ($eq).
Removed top 3 bits (of 4) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1364$990 ($eq).
Removed top 2 bits (of 3) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1362$989 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\x3_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1360$988 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1524_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1523_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1522_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1521_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1520_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1519_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1518_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1517_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1516_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1515_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1514_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1513_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1512_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1511_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1510_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1509_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1508_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1507_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1506_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1505_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1504_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1503_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1502_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1501_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1500_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1499_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1498_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1497_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1496_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1495_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.\u1.$procmux$1494_CMP0 ($eq).
Removed top 3 bits (of 9) from port B of cell syn2.$flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
Removed top 1 bits (of 24) from port A of cell syn2.$flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 1 bits (of 8) from port A of cell syn2.$flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338 ($sub).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\x3_mul.\u2.$procmux$5213_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344 ($add).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\x3_mul.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:460$52 ($mux).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1474_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1472_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1468_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1466_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u7.$procmux$1444_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$1673 ($mux).
Removed top 47 bits (of 48) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1452$1034 ($eq).
Removed top 46 bits (of 47) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1450$1033 ($eq).
Removed top 45 bits (of 46) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1448$1032 ($eq).
Removed top 44 bits (of 45) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1446$1031 ($eq).
Removed top 43 bits (of 44) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1444$1030 ($eq).
Removed top 42 bits (of 43) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1442$1029 ($eq).
Removed top 41 bits (of 42) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1440$1028 ($eq).
Removed top 40 bits (of 41) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1438$1027 ($eq).
Removed top 39 bits (of 40) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1436$1026 ($eq).
Removed top 38 bits (of 39) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1434$1025 ($eq).
Removed top 37 bits (of 38) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1432$1024 ($eq).
Removed top 36 bits (of 37) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1430$1023 ($eq).
Removed top 35 bits (of 36) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1428$1022 ($eq).
Removed top 34 bits (of 35) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1426$1021 ($eq).
Removed top 33 bits (of 34) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1424$1020 ($eq).
Removed top 32 bits (of 33) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1422$1019 ($eq).
Removed top 31 bits (of 32) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1420$1018 ($eq).
Removed top 30 bits (of 31) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1418$1017 ($eq).
Removed top 29 bits (of 30) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1416$1016 ($eq).
Removed top 28 bits (of 29) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1414$1015 ($eq).
Removed top 27 bits (of 28) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1412$1014 ($eq).
Removed top 26 bits (of 27) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1410$1013 ($eq).
Removed top 25 bits (of 26) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1408$1012 ($eq).
Removed top 24 bits (of 25) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1406$1011 ($eq).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1404$1010 ($eq).
Removed top 22 bits (of 23) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1402$1009 ($eq).
Removed top 21 bits (of 22) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1400$1008 ($eq).
Removed top 20 bits (of 21) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1398$1007 ($eq).
Removed top 19 bits (of 20) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1396$1006 ($eq).
Removed top 18 bits (of 19) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1394$1005 ($eq).
Removed top 17 bits (of 18) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1392$1004 ($eq).
Removed top 16 bits (of 17) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1390$1003 ($eq).
Removed top 15 bits (of 16) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1388$1002 ($eq).
Removed top 14 bits (of 15) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1386$1001 ($eq).
Removed top 13 bits (of 14) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1384$1000 ($eq).
Removed top 12 bits (of 13) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1382$999 ($eq).
Removed top 11 bits (of 12) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1380$998 ($eq).
Removed top 10 bits (of 11) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1378$997 ($eq).
Removed top 9 bits (of 10) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1376$996 ($eq).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1374$995 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1372$994 ($eq).
Removed top 6 bits (of 7) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1370$993 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1368$992 ($eq).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1366$991 ($eq).
Removed top 3 bits (of 4) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1364$990 ($eq).
Removed top 2 bits (of 3) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1362$989 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\x2_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1360$988 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1524_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1523_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1522_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1521_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1520_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1519_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1518_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1517_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1516_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1515_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1514_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1513_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1512_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1511_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1510_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1509_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1508_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1507_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1506_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1505_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1504_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1503_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1502_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1501_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1500_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1499_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1498_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1497_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1496_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1495_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.\u1.$procmux$1494_CMP0 ($eq).
Removed top 3 bits (of 9) from port B of cell syn2.$flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
Removed top 1 bits (of 24) from port A of cell syn2.$flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 1 bits (of 8) from port A of cell syn2.$flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338 ($sub).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\x2_mul.\u2.$procmux$5213_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344 ($add).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\x2_mul.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:460$52 ($mux).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1474_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1472_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1468_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1466_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u7.$procmux$1444_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$1673 ($mux).
Removed top 47 bits (of 48) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1452$1034 ($eq).
Removed top 46 bits (of 47) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1450$1033 ($eq).
Removed top 45 bits (of 46) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1448$1032 ($eq).
Removed top 44 bits (of 45) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1446$1031 ($eq).
Removed top 43 bits (of 44) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1444$1030 ($eq).
Removed top 42 bits (of 43) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1442$1029 ($eq).
Removed top 41 bits (of 42) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1440$1028 ($eq).
Removed top 40 bits (of 41) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1438$1027 ($eq).
Removed top 39 bits (of 40) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1436$1026 ($eq).
Removed top 38 bits (of 39) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1434$1025 ($eq).
Removed top 37 bits (of 38) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1432$1024 ($eq).
Removed top 36 bits (of 37) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1430$1023 ($eq).
Removed top 35 bits (of 36) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1428$1022 ($eq).
Removed top 34 bits (of 35) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1426$1021 ($eq).
Removed top 33 bits (of 34) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1424$1020 ($eq).
Removed top 32 bits (of 33) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1422$1019 ($eq).
Removed top 31 bits (of 32) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1420$1018 ($eq).
Removed top 30 bits (of 31) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1418$1017 ($eq).
Removed top 29 bits (of 30) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1416$1016 ($eq).
Removed top 28 bits (of 29) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1414$1015 ($eq).
Removed top 27 bits (of 28) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1412$1014 ($eq).
Removed top 26 bits (of 27) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1410$1013 ($eq).
Removed top 25 bits (of 26) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1408$1012 ($eq).
Removed top 24 bits (of 25) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1406$1011 ($eq).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1404$1010 ($eq).
Removed top 22 bits (of 23) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1402$1009 ($eq).
Removed top 21 bits (of 22) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1400$1008 ($eq).
Removed top 20 bits (of 21) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1398$1007 ($eq).
Removed top 19 bits (of 20) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1396$1006 ($eq).
Removed top 18 bits (of 19) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1394$1005 ($eq).
Removed top 17 bits (of 18) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1392$1004 ($eq).
Removed top 16 bits (of 17) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1390$1003 ($eq).
Removed top 15 bits (of 16) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1388$1002 ($eq).
Removed top 14 bits (of 15) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1386$1001 ($eq).
Removed top 13 bits (of 14) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1384$1000 ($eq).
Removed top 12 bits (of 13) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1382$999 ($eq).
Removed top 11 bits (of 12) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1380$998 ($eq).
Removed top 10 bits (of 11) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1378$997 ($eq).
Removed top 9 bits (of 10) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1376$996 ($eq).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1374$995 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1372$994 ($eq).
Removed top 6 bits (of 7) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1370$993 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1368$992 ($eq).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1366$991 ($eq).
Removed top 3 bits (of 4) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1364$990 ($eq).
Removed top 2 bits (of 3) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1362$989 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\x1_mul.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1360$988 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1524_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1523_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1522_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1521_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1520_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1519_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1518_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1517_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1516_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1515_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1514_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1513_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1512_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1511_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1510_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1509_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1508_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1507_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1506_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1505_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1504_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1503_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1502_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1501_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1500_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1499_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1498_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1497_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1496_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1495_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.\u1.$procmux$1494_CMP0 ($eq).
Removed top 3 bits (of 9) from port B of cell syn2.$flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
Removed top 1 bits (of 24) from port A of cell syn2.$flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 1 bits (of 8) from port A of cell syn2.$flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338 ($sub).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\x1_mul.\u2.$procmux$5213_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344 ($add).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\x1_mul.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:460$52 ($mux).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1474_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1472_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1468_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1466_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u7.$procmux$1444_CMP0 ($eq).
Removed top 27 bits (of 28) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1412$1014 ($eq).
Removed top 26 bits (of 27) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1410$1013 ($eq).
Removed top 25 bits (of 26) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1408$1012 ($eq).
Removed top 24 bits (of 25) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1406$1011 ($eq).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1404$1010 ($eq).
Removed top 22 bits (of 23) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1402$1009 ($eq).
Removed top 21 bits (of 22) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1400$1008 ($eq).
Removed top 20 bits (of 21) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1398$1007 ($eq).
Removed top 19 bits (of 20) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1396$1006 ($eq).
Removed top 18 bits (of 19) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1394$1005 ($eq).
Removed top 17 bits (of 18) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1392$1004 ($eq).
Removed top 16 bits (of 17) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1390$1003 ($eq).
Removed top 15 bits (of 16) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1388$1002 ($eq).
Removed top 14 bits (of 15) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1386$1001 ($eq).
Removed top 13 bits (of 14) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1384$1000 ($eq).
Removed top 12 bits (of 13) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1382$999 ($eq).
Removed top 11 bits (of 12) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1380$998 ($eq).
Removed top 10 bits (of 11) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1378$997 ($eq).
Removed top 9 bits (of 10) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1376$996 ($eq).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1374$995 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1372$994 ($eq).
Removed top 6 bits (of 7) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1370$993 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1368$992 ($eq).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1366$991 ($eq).
Removed top 3 bits (of 4) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1364$990 ($eq).
Removed top 2 bits (of 3) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1362$989 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add5_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1360$988 ($eq).
Removed top 1 bits (of 9) from mux cell syn2.$flatten\add5_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1103$577 ($mux).
Removed top 3 bits (of 9) from port B of cell syn2.$flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
Removed top 1 bits (of 24) from port A of cell syn2.$flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 1 bits (of 28) from port A of cell syn2.$flatten\add5_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
Removed top 21 bits (of 48) from mux cell syn2.$flatten\add5_add.\u1.\u7.$procmux$1476 ($pmux).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add5_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1423_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1422_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1421_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1420_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1419_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1418_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1417_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1416_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1415_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1414_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1413_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1412_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1411_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1410_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1409_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add5_add.\u1.$procmux$1393_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell syn2.$flatten\add5_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add5_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1940$1162 ($mux).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1474_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1472_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1468_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1466_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u7.$procmux$1444_CMP0 ($eq).
Removed top 27 bits (of 28) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1412$1014 ($eq).
Removed top 26 bits (of 27) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1410$1013 ($eq).
Removed top 25 bits (of 26) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1408$1012 ($eq).
Removed top 24 bits (of 25) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1406$1011 ($eq).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1404$1010 ($eq).
Removed top 22 bits (of 23) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1402$1009 ($eq).
Removed top 21 bits (of 22) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1400$1008 ($eq).
Removed top 20 bits (of 21) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1398$1007 ($eq).
Removed top 19 bits (of 20) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1396$1006 ($eq).
Removed top 18 bits (of 19) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1394$1005 ($eq).
Removed top 17 bits (of 18) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1392$1004 ($eq).
Removed top 16 bits (of 17) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1390$1003 ($eq).
Removed top 15 bits (of 16) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1388$1002 ($eq).
Removed top 14 bits (of 15) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1386$1001 ($eq).
Removed top 13 bits (of 14) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1384$1000 ($eq).
Removed top 12 bits (of 13) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1382$999 ($eq).
Removed top 11 bits (of 12) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1380$998 ($eq).
Removed top 10 bits (of 11) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1378$997 ($eq).
Removed top 9 bits (of 10) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1376$996 ($eq).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1374$995 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1372$994 ($eq).
Removed top 6 bits (of 7) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1370$993 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1368$992 ($eq).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1366$991 ($eq).
Removed top 3 bits (of 4) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1364$990 ($eq).
Removed top 2 bits (of 3) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1362$989 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add4_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1360$988 ($eq).
Removed top 1 bits (of 9) from mux cell syn2.$flatten\add4_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1103$577 ($mux).
Removed top 3 bits (of 9) from port B of cell syn2.$flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
Removed top 1 bits (of 24) from port A of cell syn2.$flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 1 bits (of 28) from port A of cell syn2.$flatten\add4_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
Removed top 21 bits (of 48) from mux cell syn2.$flatten\add4_add.\u1.\u7.$procmux$1476 ($pmux).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add4_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1423_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1422_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1421_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1420_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1419_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1418_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1417_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1416_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1415_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1414_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1413_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1412_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1411_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1410_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1409_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add4_add.\u1.$procmux$1393_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell syn2.$flatten\add4_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add4_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1940$1162 ($mux).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1474_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1472_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1468_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1466_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u7.$procmux$1444_CMP0 ($eq).
Removed top 27 bits (of 28) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1412$1014 ($eq).
Removed top 26 bits (of 27) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1410$1013 ($eq).
Removed top 25 bits (of 26) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1408$1012 ($eq).
Removed top 24 bits (of 25) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1406$1011 ($eq).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1404$1010 ($eq).
Removed top 22 bits (of 23) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1402$1009 ($eq).
Removed top 21 bits (of 22) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1400$1008 ($eq).
Removed top 20 bits (of 21) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1398$1007 ($eq).
Removed top 19 bits (of 20) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1396$1006 ($eq).
Removed top 18 bits (of 19) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1394$1005 ($eq).
Removed top 17 bits (of 18) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1392$1004 ($eq).
Removed top 16 bits (of 17) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1390$1003 ($eq).
Removed top 15 bits (of 16) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1388$1002 ($eq).
Removed top 14 bits (of 15) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1386$1001 ($eq).
Removed top 13 bits (of 14) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1384$1000 ($eq).
Removed top 12 bits (of 13) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1382$999 ($eq).
Removed top 11 bits (of 12) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1380$998 ($eq).
Removed top 10 bits (of 11) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1378$997 ($eq).
Removed top 9 bits (of 10) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1376$996 ($eq).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1374$995 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1372$994 ($eq).
Removed top 6 bits (of 7) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1370$993 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1368$992 ($eq).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1366$991 ($eq).
Removed top 3 bits (of 4) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1364$990 ($eq).
Removed top 2 bits (of 3) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1362$989 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add3_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1360$988 ($eq).
Removed top 1 bits (of 9) from mux cell syn2.$flatten\add3_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1103$577 ($mux).
Removed top 3 bits (of 9) from port B of cell syn2.$flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
Removed top 1 bits (of 24) from port A of cell syn2.$flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 1 bits (of 28) from port A of cell syn2.$flatten\add3_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
Removed top 21 bits (of 48) from mux cell syn2.$flatten\add3_add.\u1.\u7.$procmux$1476 ($pmux).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add3_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1423_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1422_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1421_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1420_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1419_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1418_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1417_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1416_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1415_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1414_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1413_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1412_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1411_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1410_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1409_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add3_add.\u1.$procmux$1393_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell syn2.$flatten\add3_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add3_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1940$1162 ($mux).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1474_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1472_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1468_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1466_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u7.$procmux$1444_CMP0 ($eq).
Removed top 27 bits (of 28) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1412$1014 ($eq).
Removed top 26 bits (of 27) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1410$1013 ($eq).
Removed top 25 bits (of 26) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1408$1012 ($eq).
Removed top 24 bits (of 25) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1406$1011 ($eq).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1404$1010 ($eq).
Removed top 22 bits (of 23) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1402$1009 ($eq).
Removed top 21 bits (of 22) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1400$1008 ($eq).
Removed top 20 bits (of 21) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1398$1007 ($eq).
Removed top 19 bits (of 20) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1396$1006 ($eq).
Removed top 18 bits (of 19) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1394$1005 ($eq).
Removed top 17 bits (of 18) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1392$1004 ($eq).
Removed top 16 bits (of 17) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1390$1003 ($eq).
Removed top 15 bits (of 16) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1388$1002 ($eq).
Removed top 14 bits (of 15) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1386$1001 ($eq).
Removed top 13 bits (of 14) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1384$1000 ($eq).
Removed top 12 bits (of 13) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1382$999 ($eq).
Removed top 11 bits (of 12) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1380$998 ($eq).
Removed top 10 bits (of 11) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1378$997 ($eq).
Removed top 9 bits (of 10) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1376$996 ($eq).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1374$995 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1372$994 ($eq).
Removed top 6 bits (of 7) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1370$993 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1368$992 ($eq).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1366$991 ($eq).
Removed top 3 bits (of 4) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1364$990 ($eq).
Removed top 2 bits (of 3) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1362$989 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add2_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1360$988 ($eq).
Removed top 1 bits (of 9) from mux cell syn2.$flatten\add2_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1103$577 ($mux).
Removed top 3 bits (of 9) from port B of cell syn2.$flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
Removed top 1 bits (of 24) from port A of cell syn2.$flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 1 bits (of 28) from port A of cell syn2.$flatten\add2_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
Removed top 21 bits (of 48) from mux cell syn2.$flatten\add2_add.\u1.\u7.$procmux$1476 ($pmux).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add2_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1423_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1422_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1421_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1420_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1419_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1418_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1417_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1416_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1415_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1414_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1413_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1412_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1411_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1410_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1409_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add2_add.\u1.$procmux$1393_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell syn2.$flatten\add2_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add2_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1940$1162 ($mux).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1474_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1473_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1472_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1471_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1470_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1469_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1468_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1467_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1466_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1465_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1464_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1463_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1462_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1461_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u7.$procmux$1444_CMP0 ($eq).
Removed top 27 bits (of 28) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1412$1014 ($eq).
Removed top 26 bits (of 27) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1410$1013 ($eq).
Removed top 25 bits (of 26) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1408$1012 ($eq).
Removed top 24 bits (of 25) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1406$1011 ($eq).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1404$1010 ($eq).
Removed top 22 bits (of 23) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1402$1009 ($eq).
Removed top 21 bits (of 22) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1400$1008 ($eq).
Removed top 20 bits (of 21) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1398$1007 ($eq).
Removed top 19 bits (of 20) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1396$1006 ($eq).
Removed top 18 bits (of 19) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1394$1005 ($eq).
Removed top 17 bits (of 18) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1392$1004 ($eq).
Removed top 16 bits (of 17) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1390$1003 ($eq).
Removed top 15 bits (of 16) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1388$1002 ($eq).
Removed top 14 bits (of 15) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1386$1001 ($eq).
Removed top 13 bits (of 14) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1384$1000 ($eq).
Removed top 12 bits (of 13) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1382$999 ($eq).
Removed top 11 bits (of 12) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1380$998 ($eq).
Removed top 10 bits (of 11) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1378$997 ($eq).
Removed top 9 bits (of 10) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1376$996 ($eq).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1374$995 ($eq).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1372$994 ($eq).
Removed top 6 bits (of 7) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1370$993 ($eq).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1368$992 ($eq).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1366$991 ($eq).
Removed top 3 bits (of 4) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1364$990 ($eq).
Removed top 2 bits (of 3) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1362$989 ($eq).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add1_add.\u4.\u6.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1360$988 ($eq).
Removed top 1 bits (of 9) from mux cell syn2.$flatten\add1_add.\u4.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1103$577 ($mux).
Removed top 3 bits (of 9) from port B of cell syn2.$flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
Removed top 5 bits (of 6) from port B of cell syn2.$flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
Removed top 1 bits (of 9) from port A of cell syn2.$flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 8 bits (of 9) from port B of cell syn2.$flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
Removed top 1 bits (of 24) from port A of cell syn2.$flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 23 bits (of 24) from port B of cell syn2.$flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
Removed top 1 bits (of 28) from port A of cell syn2.$flatten\add1_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
Removed top 4 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1524_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1523_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1522_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1521_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1520_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1519_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1518_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1517_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1516_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1515_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1514_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1513_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1512_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1511_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1510_CMP0 ($eq).
Removed top 21 bits (of 48) from mux cell syn2.$flatten\add1_add.\u1.\u7.$procmux$1476 ($pmux).
Removed top 7 bits (of 8) from port B of cell syn2.$flatten\add1_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
Removed top 1 bits (of 2) from port B of cell syn2.$flatten\add1_add.\u1.$procmux$1393_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell syn2.$flatten\add1_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add1_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1940$1162 ($mux).
Removed top 1 bits (of 28) from port A of cell syn2.$auto_15375 ($neg).
Removed top 1 bits (of 9) from port A of cell syn2.$auto_15354 ($neg).
Removed top 1 bits (of 28) from port A of cell syn2.$auto_15346 ($neg).
Removed top 1 bits (of 28) from port A of cell syn2.$auto_15320 ($neg).
Removed top 1 bits (of 9) from port A of cell syn2.$auto_15302 ($neg).
Removed top 1 bits (of 9) from port A of cell syn2.$auto_15284 ($neg).
Removed top 1 bits (of 28) from port A of cell syn2.$auto_15276 ($neg).
Removed top 1 bits (of 28) from port A of cell syn2.$auto_15271 ($neg).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$1817 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$1817 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$1817 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$1817 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$1958 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$1958 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$1958 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$1958 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$2096 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$2096 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$2096 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$2096 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$2231 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$2231 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$2231 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$2231 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$2363 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$2363 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$2363 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$2363 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$2492 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$2492 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$2492 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$2492 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$2618 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$2618 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$2618 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$2618 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$2741 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$2741 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$2741 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$2741 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$2861 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$2861 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$2861 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$2861 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$2978 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$2978 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$2978 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$2978 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$3092 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$3092 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$3092 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$3092 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$3203 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$3203 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$3203 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$3203 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$3311 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$3311 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$3311 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$3311 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$3416 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$3416 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$3416 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$3416 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x4_mul.\u4.\u6.$procmux$3518 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x3_mul.\u4.\u6.$procmux$3518 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x2_mul.\u4.\u6.$procmux$3518 ($mux).
Removed top 1 bits (of 6) from mux cell syn2.$flatten\x1_mul.\u4.\u6.$procmux$3518 ($mux).
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$33\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$34\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$35\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$36\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$37\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$38\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$39\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$40\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$41\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$42\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$43\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$44\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$45\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$46\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$47\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x1_mul.\u4.\u6.$48\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$33\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$34\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$35\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$36\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$37\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$38\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$39\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$40\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$41\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$42\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$43\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$44\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$45\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$46\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$47\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x2_mul.\u4.\u6.$48\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$33\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$34\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$35\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$36\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$37\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$38\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$39\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$40\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$41\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$42\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$43\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$44\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$45\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$46\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$47\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x3_mul.\u4.\u6.$48\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$33\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$34\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$35\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$36\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$37\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$38\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$39\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$40\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$41\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$42\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$43\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$44\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$45\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$46\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$47\fi_ldz_r0[5:0].
Removed top 1 bits (of 6) from wire syn2.$flatten\x4_mul.\u4.\u6.$48\fi_ldz_r0[5:0].

4.77. Executing PEEPOPT pass (run peephole optimizers).

4.78. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

4.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~177 debug messages>

4.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.84. Executing OPT_SHARE pass.

4.85. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\x4_mul.$procdff$15120 ($dff) from module syn2 (D = \x4_mul.u4.exp_out_final, Q = \x4_mul.out_o1 [30:23], rval = 8'11111111).
Adding SRST signal on $flatten\x3_mul.$procdff$15120 ($dff) from module syn2 (D = \x3_mul.u4.exp_out_final, Q = \x3_mul.out_o1 [30:23], rval = 8'11111111).
Adding SRST signal on $flatten\x2_mul.$procdff$15120 ($dff) from module syn2 (D = \x2_mul.u4.exp_out_final, Q = \x2_mul.out_o1 [30:23], rval = 8'11111111).
Adding SRST signal on $flatten\x1_mul.$procdff$15120 ($dff) from module syn2 (D = \x1_mul.u4.exp_out_final, Q = \x1_mul.out_o1 [30:23], rval = 8'11111111).
Adding SRST signal on $flatten\add5_add.\u1.$procdff$15029 ($dff) from module syn2 (D = \add5_add.u1.exp_large, Q = \add5_add.u1.exp_dn_out, rval = 8'00000000).
Adding SRST signal on $flatten\add5_add.$procdff$15049 ($dff) from module syn2 (D = \add5_add.u4.exp_out_final, Q = \add5_add.out_o1 [30:23], rval = 8'11111111).
Adding SRST signal on $flatten\add4_add.\u1.$procdff$15029 ($dff) from module syn2 (D = \add4_add.u1.exp_large, Q = \add4_add.u1.exp_dn_out, rval = 8'00000000).
Adding SRST signal on $flatten\add4_add.$procdff$15049 ($dff) from module syn2 (D = \add4_add.u4.exp_out_final, Q = \add4_add.out_o1 [30:23], rval = 8'11111111).
Adding SRST signal on $flatten\add3_add.\u1.$procdff$15029 ($dff) from module syn2 (D = \add3_add.u1.exp_large, Q = \add3_add.u1.exp_dn_out, rval = 8'00000000).
Adding SRST signal on $flatten\add3_add.$procdff$15049 ($dff) from module syn2 (D = \add3_add.u4.exp_out_final, Q = \add3_add.out_o1 [30:23], rval = 8'11111111).
Adding SRST signal on $flatten\add2_add.\u1.$procdff$15029 ($dff) from module syn2 (D = \add2_add.u1.exp_large, Q = \add2_add.u1.exp_dn_out, rval = 8'00000000).
Adding SRST signal on $flatten\add2_add.$procdff$15049 ($dff) from module syn2 (D = \add2_add.u4.exp_out_final, Q = \add2_add.out_o1 [30:23], rval = 8'11111111).
Adding SRST signal on $flatten\add1_add.\u1.$procdff$15029 ($dff) from module syn2 (D = \add1_add.u1.exp_large, Q = \add1_add.u1.exp_dn_out, rval = 8'00000000).
Adding SRST signal on $flatten\add1_add.$procdff$15049 ($dff) from module syn2 (D = \add1_add.u4.exp_out_final, Q = \add1_add.out_o1 [30:23], rval = 8'11111111).
[#visit=291, #solve=0, #remove=0, time=0.22 sec.]

4.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

4.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

4.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.91. Executing OPT_SHARE pass.

4.92. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=291, #solve=0, #remove=0, time=0.24 sec.]

4.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 2

4.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

4.98. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.100. Executing OPT_SHARE pass.

4.101. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=291, #solve=0, #remove=0, time=0.23 sec.]

4.102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

4.107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.109. Executing OPT_SHARE pass.

4.110. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=291, #solve=0, #remove=0, time=0.25 sec.]

4.111. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=291, #solve=2044, #remove=0, time=3.38 sec.]

4.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.114. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\x4_mul.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:466$58 ($mux).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\x3_mul.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:466$58 ($mux).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\x2_mul.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:466$58 ($mux).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\x1_mul.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:466$58 ($mux).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add5_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1944$1166 ($mux).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add4_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1944$1166 ($mux).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add3_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1944$1166 ($mux).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add2_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1944$1166 ($mux).
Removed top 8 bits (of 31) from mux cell syn2.$flatten\add1_add.$ternary$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1944$1166 ($mux).
Removed top 1 bits (of 6) from wire syn2.$auto_15384.
Removed top 1 bits (of 6) from wire syn2.$auto_15385.
Removed top 1 bits (of 6) from wire syn2.$auto_15386.
Removed top 1 bits (of 6) from wire syn2.$auto_15387.
Removed top 1 bits (of 6) from wire syn2.$auto_15388.
Removed top 1 bits (of 6) from wire syn2.$auto_15389.
Removed top 1 bits (of 6) from wire syn2.$auto_15390.
Removed top 1 bits (of 6) from wire syn2.$auto_15391.
Removed top 1 bits (of 6) from wire syn2.$auto_15392.
Removed top 1 bits (of 6) from wire syn2.$auto_15393.
Removed top 1 bits (of 6) from wire syn2.$auto_15394.
Removed top 1 bits (of 6) from wire syn2.$auto_15395.
Removed top 1 bits (of 6) from wire syn2.$auto_15396.
Removed top 1 bits (of 6) from wire syn2.$auto_15397.
Removed top 1 bits (of 6) from wire syn2.$auto_15398.
Removed top 1 bits (of 6) from wire syn2.$auto_15399.
Removed top 1 bits (of 6) from wire syn2.$auto_15400.
Removed top 1 bits (of 6) from wire syn2.$auto_15401.
Removed top 1 bits (of 6) from wire syn2.$auto_15402.
Removed top 1 bits (of 6) from wire syn2.$auto_15403.
Removed top 1 bits (of 6) from wire syn2.$auto_15404.
Removed top 1 bits (of 6) from wire syn2.$auto_15405.
Removed top 1 bits (of 6) from wire syn2.$auto_15406.
Removed top 1 bits (of 6) from wire syn2.$auto_15407.
Removed top 1 bits (of 6) from wire syn2.$auto_15408.
Removed top 1 bits (of 6) from wire syn2.$auto_15409.
Removed top 1 bits (of 6) from wire syn2.$auto_15410.
Removed top 1 bits (of 6) from wire syn2.$auto_15411.
Removed top 1 bits (of 6) from wire syn2.$auto_15412.
Removed top 1 bits (of 6) from wire syn2.$auto_15413.
Removed top 1 bits (of 6) from wire syn2.$auto_15414.
Removed top 1 bits (of 6) from wire syn2.$auto_15415.
Removed top 1 bits (of 6) from wire syn2.$auto_15416.
Removed top 1 bits (of 6) from wire syn2.$auto_15417.
Removed top 1 bits (of 6) from wire syn2.$auto_15418.
Removed top 1 bits (of 6) from wire syn2.$auto_15419.
Removed top 1 bits (of 6) from wire syn2.$auto_15420.
Removed top 1 bits (of 6) from wire syn2.$auto_15421.
Removed top 1 bits (of 6) from wire syn2.$auto_15422.
Removed top 1 bits (of 6) from wire syn2.$auto_15423.
Removed top 1 bits (of 6) from wire syn2.$auto_15424.
Removed top 1 bits (of 6) from wire syn2.$auto_15425.
Removed top 1 bits (of 6) from wire syn2.$auto_15426.
Removed top 1 bits (of 6) from wire syn2.$auto_15427.
Removed top 1 bits (of 6) from wire syn2.$auto_15428.
Removed top 1 bits (of 6) from wire syn2.$auto_15429.
Removed top 1 bits (of 6) from wire syn2.$auto_15430.
Removed top 1 bits (of 6) from wire syn2.$auto_15431.
Removed top 1 bits (of 6) from wire syn2.$auto_15432.
Removed top 1 bits (of 6) from wire syn2.$auto_15433.
Removed top 1 bits (of 6) from wire syn2.$auto_15434.
Removed top 1 bits (of 6) from wire syn2.$auto_15435.
Removed top 1 bits (of 6) from wire syn2.$auto_15436.
Removed top 1 bits (of 6) from wire syn2.$auto_15437.
Removed top 1 bits (of 6) from wire syn2.$auto_15438.
Removed top 1 bits (of 6) from wire syn2.$auto_15439.
Removed top 1 bits (of 6) from wire syn2.$auto_15440.
Removed top 1 bits (of 6) from wire syn2.$auto_15441.
Removed top 1 bits (of 6) from wire syn2.$auto_15442.
Removed top 1 bits (of 6) from wire syn2.$auto_15443.
Removed top 1 bits (of 6) from wire syn2.$auto_15444.
Removed top 1 bits (of 6) from wire syn2.$auto_15445.
Removed top 1 bits (of 6) from wire syn2.$auto_15446.
Removed top 1 bits (of 6) from wire syn2.$auto_15447.
Removed top 8 bits (of 31) from wire syn2.$flatten\add1_add.$0\out_o1[30:0].
Removed top 8 bits (of 31) from wire syn2.$flatten\add2_add.$0\out_o1[30:0].
Removed top 8 bits (of 31) from wire syn2.$flatten\add3_add.$0\out_o1[30:0].
Removed top 8 bits (of 31) from wire syn2.$flatten\add4_add.$0\out_o1[30:0].
Removed top 8 bits (of 31) from wire syn2.$flatten\add5_add.$0\out_o1[30:0].
Removed top 8 bits (of 31) from wire syn2.$flatten\x1_mul.$0\out_o1[30:0].
Removed top 8 bits (of 31) from wire syn2.$flatten\x2_mul.$0\out_o1[30:0].
Removed top 8 bits (of 31) from wire syn2.$flatten\x3_mul.$0\out_o1[30:0].
Removed top 8 bits (of 31) from wire syn2.$flatten\x4_mul.$0\out_o1[30:0].

4.115. Executing PEEPOPT pass (run peephole optimizers).

4.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 73 unused wires.
<suppressed ~1 debug messages>

4.117. Executing DEMUXMAP pass.

4.118. Executing SPLITNETS pass (splitting up multi-bit signals).

4.119. Printing statistics.

=== syn2 ===

   Number of wires:              14288
   Number of wire bits:          36110
   Number of public wires:        1891
   Number of public wire bits:   21246
   Number of memories:               5
   Number of memory bits:           40
   Number of processes:              0
   Number of cells:              13116
     $add                           44
     $and                        10077
     $dff                          268
     $dlatch                         9
     $eq                          1140
     $gt                            19
     $logic_not                    138
     $lt                             5
     $meminit                        5
     $memrd_v2                       5
     $mul                            4
     $mux                          568
     $neg                            8
     $not                          346
     $or                           157
     $pmux                          32
     $reduce_and                    19
     $reduce_or                    218
     $sdff                          14
     $sub                           40

4.120. Executing RS_DSP_MULTADD pass.

4.121. Executing WREDUCE pass (reducing word size of cells).

4.122. Executing RS_DSP_MACC pass.

4.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.124. Executing TECHMAP pass (map to technology primitives).

4.124.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.124.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~61 debug messages>

4.125. Printing statistics.

=== syn2 ===

   Number of wires:              14300
   Number of wire bits:          36494
   Number of public wires:        1891
   Number of public wire bits:   21246
   Number of memories:               5
   Number of memory bits:           40
   Number of processes:              0
   Number of cells:              13112
     $__soft_mul                     4
     $add                           44
     $and                        10077
     $dff                          264
     $dlatch                         9
     $eq                          1140
     $gt                            19
     $logic_not                    138
     $lt                             5
     $meminit                        5
     $memrd_v2                       5
     $mux                          568
     $neg                            8
     $not                          346
     $or                           157
     $pmux                          32
     $reduce_and                    19
     $reduce_or                    218
     $sdff                          14
     $sub                           40

4.126. Executing TECHMAP pass (map to technology primitives).

4.126.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.126.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~61 debug messages>

4.127. Printing statistics.

=== syn2 ===

   Number of wires:              14312
   Number of wire bits:          36878
   Number of public wires:        1891
   Number of public wire bits:   21246
   Number of memories:               5
   Number of memory bits:           40
   Number of processes:              0
   Number of cells:              13112
     $__soft_mul                     4
     $add                           44
     $and                        10077
     $dff                          264
     $dlatch                         9
     $eq                          1140
     $gt                            19
     $logic_not                    138
     $lt                             5
     $meminit                        5
     $memrd_v2                       5
     $mux                          568
     $neg                            8
     $not                          346
     $or                           157
     $pmux                          32
     $reduce_and                    19
     $reduce_or                    218
     $sdff                          14
     $sub                           40

4.128. Executing TECHMAP pass (map to technology primitives).

4.128.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.128.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~406 debug messages>

4.129. Executing TECHMAP pass (map to technology primitives).

4.129.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.129.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.130. Executing TECHMAP pass (map to technology primitives).

4.130.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.130.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~35 debug messages>

4.131. Executing RS_DSP_SIMD pass.

4.132. Executing TECHMAP pass (map to technology primitives).

4.132.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.132.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~35 debug messages>

4.133. Executing TECHMAP pass (map to technology primitives).

4.133.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.133.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.134. Executing rs_pack_dsp_regs pass.

4.135. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 204 unused wires.
<suppressed ~1305 debug messages>

4.136. Executing RS_DSP_IO_REGS pass.

4.137. Executing TECHMAP pass (map to technology primitives).

4.137.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.137.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~29 debug messages>

4.138. Executing TECHMAP pass (map to technology primitives).

4.138.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.138.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.139. Printing statistics.

=== syn2 ===

   Number of wires:              14352
   Number of wire bits:          37434
   Number of public wires:        1891
   Number of public wire bits:   21246
   Number of memories:               5
   Number of memory bits:           40
   Number of processes:              0
   Number of cells:              13136
     $add                           52
     $and                        10077
     $dff                          272
     $dlatch                         9
     $eq                          1140
     $gt                            19
     $logic_not                    138
     $lt                             5
     $meminit                        5
     $memrd_v2                       5
     $mul                            8
     $mux                          568
     $neg                            8
     $not                          346
     $or                           157
     $pmux                          32
     $reduce_and                    19
     $reduce_or                    218
     $sdff                          14
     $sub                           40
     DSP38                           4

4.140. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module syn2:
  creating $macc model for $auto_15271 ($neg).
  creating $macc model for $auto_15276 ($neg).
  creating $macc model for $auto_15284 ($neg).
  creating $macc model for $auto_15302 ($neg).
  creating $macc model for $auto_15320 ($neg).
  creating $macc model for $auto_15346 ($neg).
  creating $macc model for $auto_15354 ($neg).
  creating $macc model for $auto_15375 ($neg).
  creating $macc model for $flatten\add1_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268 ($sub).
  creating $macc model for $flatten\add1_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
  creating $macc model for $flatten\add1_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
  creating $macc model for $flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
  creating $macc model for $flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
  creating $macc model for $flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
  creating $macc model for $flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
  creating $macc model for $flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
  creating $macc model for $flatten\add2_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268 ($sub).
  creating $macc model for $flatten\add2_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
  creating $macc model for $flatten\add2_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
  creating $macc model for $flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
  creating $macc model for $flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
  creating $macc model for $flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
  creating $macc model for $flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
  creating $macc model for $flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
  creating $macc model for $flatten\add3_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268 ($sub).
  creating $macc model for $flatten\add3_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
  creating $macc model for $flatten\add3_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
  creating $macc model for $flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
  creating $macc model for $flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
  creating $macc model for $flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
  creating $macc model for $flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
  creating $macc model for $flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
  creating $macc model for $flatten\add4_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268 ($sub).
  creating $macc model for $flatten\add4_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
  creating $macc model for $flatten\add4_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
  creating $macc model for $flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
  creating $macc model for $flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
  creating $macc model for $flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
  creating $macc model for $flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
  creating $macc model for $flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
  creating $macc model for $flatten\add5_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268 ($sub).
  creating $macc model for $flatten\add5_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269 ($sub).
  creating $macc model for $flatten\add5_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377 ($add).
  creating $macc model for $flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
  creating $macc model for $flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
  creating $macc model for $flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
  creating $macc model for $flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
  creating $macc model for $flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
  creating $macc model for $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341 ($add).
  creating $macc model for $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344 ($add).
  creating $macc model for $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346 ($add).
  creating $macc model for $flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338 ($sub).
  creating $macc model for $flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345 ($sub).
  creating $macc model for $flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
  creating $macc model for $flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
  creating $macc model for $flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
  creating $macc model for $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
  creating $macc model for $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
  creating $macc model for $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
  creating $macc model for $flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last ($mul).
  creating $macc model for $flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341 ($add).
  creating $macc model for $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344 ($add).
  creating $macc model for $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346 ($add).
  creating $macc model for $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338 ($sub).
  creating $macc model for $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345 ($sub).
  creating $macc model for $flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
  creating $macc model for $flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
  creating $macc model for $flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
  creating $macc model for $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
  creating $macc model for $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
  creating $macc model for $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
  creating $macc model for $flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last ($mul).
  creating $macc model for $flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341 ($add).
  creating $macc model for $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344 ($add).
  creating $macc model for $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346 ($add).
  creating $macc model for $flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338 ($sub).
  creating $macc model for $flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345 ($sub).
  creating $macc model for $flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
  creating $macc model for $flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
  creating $macc model for $flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
  creating $macc model for $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
  creating $macc model for $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
  creating $macc model for $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
  creating $macc model for $flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last ($mul).
  creating $macc model for $flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341 ($add).
  creating $macc model for $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344 ($add).
  creating $macc model for $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346 ($add).
  creating $macc model for $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338 ($sub).
  creating $macc model for $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345 ($sub).
  creating $macc model for $flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452 ($add).
  creating $macc model for $flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564 ($add).
  creating $macc model for $flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566 ($add).
  creating $macc model for $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562 ($sub).
  creating $macc model for $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567 ($sub).
  creating $macc model for $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569 ($sub).
  creating $macc model for $flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last ($mul).
  creating $macc model for $flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last ($mul).
  creating $macc model for $techmap$flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554 ($add).
  creating $macc model for $techmap$flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557 ($add).
  creating $macc model for $techmap$flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554 ($add).
  creating $macc model for $techmap$flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557 ($add).
  creating $macc model for $techmap$flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554 ($add).
  creating $macc model for $techmap$flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557 ($add).
  creating $macc model for $techmap$flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554 ($add).
  creating $macc model for $techmap$flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557 ($add).
  merging $macc model for $auto_15354 into $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338.
  merging $macc model for $auto_15302 into $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338.
  creating $alu model for $macc $techmap$flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557.
  creating $alu model for $macc $techmap$flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554.
  creating $alu model for $macc $techmap$flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557.
  creating $alu model for $macc $techmap$flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554.
  creating $alu model for $macc $techmap$flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557.
  creating $alu model for $macc $techmap$flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554.
  creating $alu model for $macc $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569.
  creating $alu model for $macc $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567.
  creating $alu model for $macc $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562.
  creating $alu model for $macc $flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566.
  creating $alu model for $macc $flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564.
  creating $alu model for $macc $flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452.
  creating $alu model for $macc $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345.
  creating $alu model for $macc $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338.
  creating $alu model for $macc $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346.
  creating $alu model for $macc $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344.
  creating $alu model for $macc $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341.
  creating $alu model for $macc $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569.
  creating $alu model for $macc $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567.
  creating $alu model for $macc $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562.
  creating $alu model for $macc $flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566.
  creating $alu model for $macc $flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564.
  creating $alu model for $macc $flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452.
  creating $alu model for $macc $flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345.
  creating $alu model for $macc $flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338.
  creating $alu model for $macc $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346.
  creating $alu model for $macc $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344.
  creating $alu model for $macc $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341.
  creating $alu model for $macc $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569.
  creating $alu model for $macc $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567.
  creating $alu model for $macc $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562.
  creating $alu model for $macc $flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566.
  creating $alu model for $macc $flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564.
  creating $alu model for $macc $flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452.
  creating $alu model for $macc $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345.
  creating $alu model for $macc $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338.
  creating $alu model for $macc $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346.
  creating $alu model for $macc $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344.
  creating $alu model for $macc $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341.
  creating $alu model for $macc $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569.
  creating $alu model for $macc $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567.
  creating $alu model for $macc $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562.
  creating $alu model for $macc $flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566.
  creating $alu model for $macc $flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564.
  creating $alu model for $macc $flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452.
  creating $alu model for $macc $flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345.
  creating $alu model for $macc $flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338.
  creating $alu model for $macc $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346.
  creating $alu model for $macc $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344.
  creating $alu model for $macc $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341.
  creating $alu model for $macc $flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569.
  creating $alu model for $macc $flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562.
  creating $alu model for $macc $flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566.
  creating $alu model for $macc $flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564.
  creating $alu model for $macc $flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452.
  creating $alu model for $macc $flatten\add5_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377.
  creating $alu model for $macc $flatten\add5_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269.
  creating $alu model for $macc $flatten\add5_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268.
  creating $alu model for $macc $flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569.
  creating $alu model for $macc $flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562.
  creating $alu model for $macc $flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566.
  creating $alu model for $macc $flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564.
  creating $alu model for $macc $flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452.
  creating $alu model for $macc $flatten\add4_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377.
  creating $alu model for $macc $flatten\add4_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269.
  creating $alu model for $macc $flatten\add4_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268.
  creating $alu model for $macc $flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569.
  creating $alu model for $macc $flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562.
  creating $alu model for $macc $flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566.
  creating $alu model for $macc $flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564.
  creating $alu model for $macc $flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452.
  creating $alu model for $macc $flatten\add3_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377.
  creating $alu model for $macc $flatten\add3_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269.
  creating $alu model for $macc $flatten\add3_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268.
  creating $alu model for $macc $flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569.
  creating $alu model for $macc $flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562.
  creating $alu model for $macc $flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566.
  creating $alu model for $macc $flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564.
  creating $alu model for $macc $flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452.
  creating $alu model for $macc $flatten\add2_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377.
  creating $alu model for $macc $flatten\add2_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269.
  creating $alu model for $macc $flatten\add2_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268.
  creating $alu model for $macc $flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569.
  creating $alu model for $macc $flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562.
  creating $alu model for $macc $flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566.
  creating $alu model for $macc $flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564.
  creating $alu model for $macc $flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452.
  creating $alu model for $macc $flatten\add1_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377.
  creating $alu model for $macc $flatten\add1_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269.
  creating $alu model for $macc $flatten\add1_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268.
  creating $alu model for $macc $auto_15375.
  creating $alu model for $macc $techmap$flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554.
  creating $alu model for $macc $auto_15346.
  creating $alu model for $macc $auto_15320.
  creating $alu model for $macc $techmap$flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557.
  creating $alu model for $macc $auto_15284.
  creating $alu model for $macc $auto_15276.
  creating $alu model for $macc $auto_15271.
  creating $macc cell for $flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last: $auto_15606
  creating $macc cell for $flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last: $auto_15607
  creating $macc cell for $flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last: $auto_15608
  creating $macc cell for $flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last: $auto_15609
  creating $macc cell for $flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.mul_sliceB_last: $auto_15610
  creating $macc cell for $flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last: $auto_15611
  creating $macc cell for $flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last: $auto_15612
  creating $macc cell for $flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last: $auto_15613
  creating $alu model for $flatten\add1_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261 ($gt): new $alu
  creating $alu model for $flatten\add1_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt): new $alu
  creating $alu model for $flatten\add1_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318 ($gt): new $alu
  creating $alu model for $flatten\add1_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350 ($lt): new $alu
  creating $alu model for $flatten\add2_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261 ($gt): new $alu
  creating $alu model for $flatten\add2_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt): new $alu
  creating $alu model for $flatten\add2_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318 ($gt): new $alu
  creating $alu model for $flatten\add2_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350 ($lt): new $alu
  creating $alu model for $flatten\add3_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261 ($gt): new $alu
  creating $alu model for $flatten\add3_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt): new $alu
  creating $alu model for $flatten\add3_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318 ($gt): new $alu
  creating $alu model for $flatten\add3_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350 ($lt): new $alu
  creating $alu model for $flatten\add4_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261 ($gt): new $alu
  creating $alu model for $flatten\add4_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt): new $alu
  creating $alu model for $flatten\add4_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318 ($gt): new $alu
  creating $alu model for $flatten\add4_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350 ($lt): new $alu
  creating $alu model for $flatten\add5_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261 ($gt): new $alu
  creating $alu model for $flatten\add5_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284 ($gt): new $alu
  creating $alu model for $flatten\add5_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318 ($gt): new $alu
  creating $alu model for $flatten\add5_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350 ($lt): new $alu
  creating $alu model for $flatten\x1_mul.\u2.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:802$400 ($gt): new $alu
  creating $alu model for $flatten\x2_mul.\u2.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:802$400 ($gt): new $alu
  creating $alu model for $flatten\x3_mul.\u2.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:802$400 ($gt): new $alu
  creating $alu model for $flatten\x4_mul.\u2.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:802$400 ($gt): new $alu
  creating $alu model for $flatten\add1_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276 ($eq): merged with $flatten\add1_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261.
  creating $alu model for $flatten\add1_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2228$1352 ($eq): merged with $flatten\add1_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350.
  creating $alu model for $flatten\add2_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276 ($eq): merged with $flatten\add2_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261.
  creating $alu model for $flatten\add2_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1278 ($eq): merged with $flatten\add2_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350.
  creating $alu model for $flatten\add3_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276 ($eq): merged with $flatten\add3_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261.
  creating $alu model for $flatten\add3_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1278 ($eq): merged with $flatten\add3_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350.
  creating $alu model for $flatten\add4_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276 ($eq): merged with $flatten\add4_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261.
  creating $alu model for $flatten\add4_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1278 ($eq): merged with $flatten\add4_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350.
  creating $alu model for $flatten\add5_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276 ($eq): merged with $flatten\add5_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261.
  creating $alu model for $flatten\add5_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1278 ($eq): merged with $flatten\add5_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350.
  creating $alu cell for $flatten\x4_mul.\u2.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:802$400: $auto_15638
  creating $alu cell for $flatten\x3_mul.\u2.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:802$400: $auto_15649
  creating $alu cell for $flatten\x2_mul.\u2.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:802$400: $auto_15660
  creating $alu cell for $flatten\x1_mul.\u2.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:802$400: $auto_15671
  creating $alu cell for $flatten\add5_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350, $flatten\add5_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1278: $auto_15682
  creating $alu cell for $flatten\add5_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318: $auto_15689
  creating $alu cell for $flatten\add5_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284: $auto_15700
  creating $alu cell for $flatten\add4_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350, $flatten\add4_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1278: $auto_15705
  creating $alu cell for $flatten\add4_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318: $auto_15712
  creating $alu cell for $flatten\add4_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284: $auto_15723
  creating $alu cell for $flatten\add4_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261, $flatten\add4_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276: $auto_15728
  creating $alu cell for $flatten\add3_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350, $flatten\add3_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1278: $auto_15739
  creating $alu cell for $flatten\add3_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318: $auto_15746
  creating $alu cell for $flatten\add3_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284: $auto_15757
  creating $alu cell for $flatten\add3_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261, $flatten\add3_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276: $auto_15762
  creating $alu cell for $flatten\add2_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350, $flatten\add2_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1278: $auto_15773
  creating $alu cell for $flatten\add2_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318: $auto_15780
  creating $alu cell for $flatten\add2_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284: $auto_15791
  creating $alu cell for $flatten\add2_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261, $flatten\add2_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276: $auto_15796
  creating $alu cell for $flatten\add1_add.\u1.$lt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2225$1350, $flatten\add1_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2228$1352: $auto_15807
  creating $alu cell for $flatten\add1_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2174$1318: $auto_15814
  creating $alu cell for $flatten\add1_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2114$1284: $auto_15825
  creating $alu cell for $flatten\add1_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261, $flatten\add1_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276: $auto_15830
  creating $alu cell for $auto_15271: $auto_15841
  creating $alu cell for $auto_15276: $auto_15844
  creating $alu cell for $auto_15284: $auto_15847
  creating $alu cell for $techmap$flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557: $auto_15850
  creating $alu cell for $auto_15320: $auto_15853
  creating $alu cell for $auto_15346: $auto_15856
  creating $alu cell for $techmap$flatten\x4_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554: $auto_15859
  creating $alu cell for $auto_15375: $auto_15862
  creating $alu cell for $flatten\add1_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268: $auto_15865
  creating $alu cell for $flatten\add1_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269: $auto_15868
  creating $alu cell for $flatten\add1_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377: $auto_15871
  creating $alu cell for $flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452: $auto_15874
  creating $alu cell for $flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564: $auto_15877
  creating $alu cell for $flatten\add1_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566: $auto_15880
  creating $alu cell for $flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562: $auto_15883
  creating $alu cell for $flatten\add1_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569: $auto_15886
  creating $alu cell for $flatten\add2_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268: $auto_15889
  creating $alu cell for $flatten\add2_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269: $auto_15892
  creating $alu cell for $flatten\add2_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377: $auto_15895
  creating $alu cell for $flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452: $auto_15898
  creating $alu cell for $flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564: $auto_15901
  creating $alu cell for $flatten\add2_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566: $auto_15904
  creating $alu cell for $flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562: $auto_15907
  creating $alu cell for $flatten\add2_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569: $auto_15910
  creating $alu cell for $flatten\add3_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268: $auto_15913
  creating $alu cell for $flatten\add3_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269: $auto_15916
  creating $alu cell for $flatten\add3_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377: $auto_15919
  creating $alu cell for $flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452: $auto_15922
  creating $alu cell for $flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564: $auto_15925
  creating $alu cell for $flatten\add3_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566: $auto_15928
  creating $alu cell for $flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562: $auto_15931
  creating $alu cell for $flatten\add3_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569: $auto_15934
  creating $alu cell for $flatten\add4_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268: $auto_15937
  creating $alu cell for $flatten\add4_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269: $auto_15940
  creating $alu cell for $flatten\add4_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377: $auto_15943
  creating $alu cell for $flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452: $auto_15946
  creating $alu cell for $flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564: $auto_15949
  creating $alu cell for $flatten\add4_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566: $auto_15952
  creating $alu cell for $flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562: $auto_15955
  creating $alu cell for $flatten\add4_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569: $auto_15958
  creating $alu cell for $flatten\add5_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2094$1268: $auto_15961
  creating $alu cell for $flatten\add5_add.\u1.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2095$1269: $auto_15964
  creating $alu cell for $flatten\add5_add.\u3.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2328$1377: $auto_15967
  creating $alu cell for $flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452: $auto_15970
  creating $alu cell for $flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564: $auto_15973
  creating $alu cell for $flatten\add5_add.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566: $auto_15976
  creating $alu cell for $flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562: $auto_15979
  creating $alu cell for $flatten\add5_add.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569: $auto_15982
  creating $alu cell for $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341: $auto_15985
  creating $alu cell for $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344: $auto_15988
  creating $alu cell for $flatten\x1_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346: $auto_15991
  creating $alu cell for $flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338: $auto_15994
  creating $alu cell for $flatten\x1_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345: $auto_15997
  creating $alu cell for $flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452: $auto_16000
  creating $alu cell for $flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564: $auto_16003
  creating $alu cell for $flatten\x1_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566: $auto_16006
  creating $alu cell for $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562: $auto_16009
  creating $alu cell for $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567: $auto_16012
  creating $alu cell for $flatten\x1_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569: $auto_16015
  creating $alu cell for $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341: $auto_16018
  creating $alu cell for $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344: $auto_16021
  creating $alu cell for $flatten\x2_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346: $auto_16024
  creating $alu cell for $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338: $auto_16027
  creating $alu cell for $flatten\x2_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345: $auto_16030
  creating $alu cell for $flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452: $auto_16033
  creating $alu cell for $flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564: $auto_16036
  creating $alu cell for $flatten\x2_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566: $auto_16039
  creating $alu cell for $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562: $auto_16042
  creating $alu cell for $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567: $auto_16045
  creating $alu cell for $flatten\x2_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569: $auto_16048
  creating $alu cell for $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341: $auto_16051
  creating $alu cell for $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344: $auto_16054
  creating $alu cell for $flatten\x3_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346: $auto_16057
  creating $alu cell for $flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338: $auto_16060
  creating $alu cell for $flatten\x3_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345: $auto_16063
  creating $alu cell for $flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452: $auto_16066
  creating $alu cell for $flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564: $auto_16069
  creating $alu cell for $flatten\x3_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566: $auto_16072
  creating $alu cell for $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562: $auto_16075
  creating $alu cell for $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567: $auto_16078
  creating $alu cell for $flatten\x3_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569: $auto_16081
  creating $alu cell for $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:775$341: $auto_16084
  creating $alu cell for $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:776$344: $auto_16087
  creating $alu cell for $flatten\x4_mul.\u2.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:778$346: $auto_16090
  creating $alu cell for $flatten\add5_add.\u1.$gt$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2079$1261, $flatten\add5_add.\u1.$eq$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:2100$1276: $auto_16093
  creating $alu cell for $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:774$338: $auto_16104
  creating $alu cell for $flatten\x4_mul.\u2.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:777$345: $auto_16107
  creating $alu cell for $flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1006$452: $auto_16110
  creating $alu cell for $flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1089$564: $auto_16113
  creating $alu cell for $flatten\x4_mul.\u4.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1091$566: $auto_16116
  creating $alu cell for $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1087$562: $auto_16119
  creating $alu cell for $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1092$567: $auto_16122
  creating $alu cell for $flatten\x4_mul.\u4.$sub$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:1095$569: $auto_16125
  creating $alu cell for $techmap$flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554: $auto_16128
  creating $alu cell for $techmap$flatten\x1_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557: $auto_16131
  creating $alu cell for $techmap$flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554: $auto_16134
  creating $alu cell for $techmap$flatten\x2_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557: $auto_16137
  creating $alu cell for $techmap$flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$15554: $auto_16140
  creating $alu cell for $techmap$flatten\x3_mul.\u5.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/12SEPT/Validation/RTL_testcases/Benchmarking_QoR_testcases/syn2/results_dir/.././rtl/syn2.v:841$414.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/mul2dsp.v:259$15557: $auto_16143
  created 122 $alu and 8 $macc cells.

4.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~50 debug messages>

4.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.143. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

4.144. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.146. Executing OPT_SHARE pass.

4.147. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=295, #solve=0, #remove=0, time=0.18 sec.]

4.148. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 12 unused cells and 91 unused wires.
<suppressed ~23 debug messages>

4.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.150. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~172 debug messages>

4.151. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.153. Executing OPT_SHARE pass.

4.154. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=295, #solve=0, #remove=0, time=0.18 sec.]

4.155. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.156. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 2

4.157. Printing statistics.

=== syn2 ===

   Number of wires:              14600
   Number of wire bits:          40674
   Number of public wires:        1881
   Number of public wire bits:   21236
   Number of memories:               5
   Number of memory bits:           40
   Number of processes:              0
   Number of cells:              13180
     $alu                          122
     $and                        10077
     $dff                          272
     $dlatch                         9
     $eq                          1130
     $logic_not                    133
     $macc                           8
     $meminit                        5
     $memrd_v2                       5
     $mux                          568
     $not                          374
     $or                           171
     $pmux                          32
     $reduce_and                    38
     $reduce_or                    218
     $sdff                          14
     DSP38                           4

4.158. Executing MEMORY pass.

4.158.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.158.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.158.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.158.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.158.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\add1_add.\u1.$auto_1382'[0] in module `\syn2': no output FF found.
Checking read port `$flatten\add2_add.\u1.$auto_1382'[0] in module `\syn2': no output FF found.
Checking read port `$flatten\add3_add.\u1.$auto_1382'[0] in module `\syn2': no output FF found.
Checking read port `$flatten\add4_add.\u1.$auto_1382'[0] in module `\syn2': no output FF found.
Checking read port `$flatten\add5_add.\u1.$auto_1382'[0] in module `\syn2': no output FF found.
Checking read port address `$flatten\add1_add.\u1.$auto_1382'[0] in module `\syn2': merged address FF to cell.
Checking read port address `$flatten\add2_add.\u1.$auto_1382'[0] in module `\syn2': merged address FF to cell.
Checking read port address `$flatten\add3_add.\u1.$auto_1382'[0] in module `\syn2': merged address FF to cell.
Checking read port address `$flatten\add4_add.\u1.$auto_1382'[0] in module `\syn2': merged address FF to cell.
Checking read port address `$flatten\add5_add.\u1.$auto_1382'[0] in module `\syn2': merged address FF to cell.

4.158.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.158.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.158.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.158.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.158.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.159. Printing statistics.

=== syn2 ===

   Number of wires:              14600
   Number of wire bits:          40674
   Number of public wires:        1881
   Number of public wire bits:   21236
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13175
     $alu                          122
     $and                        10077
     $dff                          272
     $dlatch                         9
     $eq                          1130
     $logic_not                    133
     $macc                           8
     $mem_v2                         5
     $mux                          568
     $not                          374
     $or                           171
     $pmux                          32
     $reduce_and                    38
     $reduce_or                    218
     $sdff                          14
     DSP38                           4

4.160. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~540 debug messages>

4.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.162. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.163. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory syn2.$flatten\add1_add.\u1.$auto_1382
using FF mapping for memory syn2.$flatten\add2_add.\u1.$auto_1382
using FF mapping for memory syn2.$flatten\add3_add.\u1.$auto_1382
using FF mapping for memory syn2.$flatten\add4_add.\u1.$auto_1382
using FF mapping for memory syn2.$flatten\add5_add.\u1.$auto_1382
<suppressed ~530 debug messages>

4.164. Executing Rs_BRAM_Split pass.

4.165. Executing TECHMAP pass (map to technology primitives).

4.165.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.165.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.166. Executing TECHMAP pass (map to technology primitives).

4.166.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.166.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.167. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~186 debug messages>

4.171. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.173. Executing OPT_SHARE pass.

4.174. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=295, #solve=0, #remove=0, time=0.18 sec.]

4.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.177. Executing PMUXTREE pass.

4.178. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting syn2.$auto_18416 ... syn2.$auto_18418 to a pmux with 2 cases.
Converting syn2.$auto_18408 ... syn2.$auto_18410 to a pmux with 2 cases.
Converting syn2.$auto_18404 ... syn2.$auto_18406 to a pmux with 2 cases.
Converting syn2.$auto_18392 ... syn2.$auto_18394 to a pmux with 2 cases.
Converting syn2.$auto_18388 ... syn2.$auto_18390 to a pmux with 2 cases.
Converting syn2.$auto_18380 ... syn2.$auto_18382 to a pmux with 2 cases.
Converting syn2.$auto_18376 ... syn2.$auto_18378 to a pmux with 2 cases.
Converting syn2.$auto_18360 ... syn2.$auto_18362 to a pmux with 2 cases.
Converting syn2.$auto_18356 ... syn2.$auto_18358 to a pmux with 2 cases.
Converting syn2.$auto_18348 ... syn2.$auto_18350 to a pmux with 2 cases.
Converting syn2.$auto_18344 ... syn2.$auto_18346 to a pmux with 2 cases.
Converting syn2.$auto_18332 ... syn2.$auto_18334 to a pmux with 2 cases.
Converting syn2.$auto_18328 ... syn2.$auto_18330 to a pmux with 2 cases.
Converting syn2.$auto_18320 ... syn2.$auto_18322 to a pmux with 2 cases.
Converting syn2.$auto_18316 ... syn2.$auto_18318 to a pmux with 2 cases.
Converting syn2.$auto_18284 ... syn2.$auto_18286 to a pmux with 2 cases.
Converting syn2.$auto_18276 ... syn2.$auto_18278 to a pmux with 2 cases.
Converting syn2.$auto_18272 ... syn2.$auto_18274 to a pmux with 2 cases.
Converting syn2.$auto_18260 ... syn2.$auto_18262 to a pmux with 2 cases.
Converting syn2.$auto_18256 ... syn2.$auto_18258 to a pmux with 2 cases.
Converting syn2.$auto_18248 ... syn2.$auto_18250 to a pmux with 2 cases.
Converting syn2.$auto_18244 ... syn2.$auto_18246 to a pmux with 2 cases.
Converting syn2.$auto_18228 ... syn2.$auto_18230 to a pmux with 2 cases.
Converting syn2.$auto_18224 ... syn2.$auto_18226 to a pmux with 2 cases.
Converting syn2.$auto_18216 ... syn2.$auto_18218 to a pmux with 2 cases.
Converting syn2.$auto_18212 ... syn2.$auto_18214 to a pmux with 2 cases.
Converting syn2.$auto_18200 ... syn2.$auto_18202 to a pmux with 2 cases.
Converting syn2.$auto_18196 ... syn2.$auto_18198 to a pmux with 2 cases.
Converting syn2.$auto_18188 ... syn2.$auto_18190 to a pmux with 2 cases.
Converting syn2.$auto_18184 ... syn2.$auto_18186 to a pmux with 2 cases.
Converting syn2.$auto_18150 ... syn2.$auto_18152 to a pmux with 2 cases.
Converting syn2.$auto_18142 ... syn2.$auto_18144 to a pmux with 2 cases.
Converting syn2.$auto_18138 ... syn2.$auto_18140 to a pmux with 2 cases.
Converting syn2.$auto_18126 ... syn2.$auto_18128 to a pmux with 2 cases.
Converting syn2.$auto_18122 ... syn2.$auto_18124 to a pmux with 2 cases.
Converting syn2.$auto_18114 ... syn2.$auto_18116 to a pmux with 2 cases.
Converting syn2.$auto_18110 ... syn2.$auto_18112 to a pmux with 2 cases.
Converting syn2.$auto_18094 ... syn2.$auto_18096 to a pmux with 2 cases.
Converting syn2.$auto_18090 ... syn2.$auto_18092 to a pmux with 2 cases.
Converting syn2.$auto_18082 ... syn2.$auto_18084 to a pmux with 2 cases.
Converting syn2.$auto_18078 ... syn2.$auto_18080 to a pmux with 2 cases.
Converting syn2.$auto_18066 ... syn2.$auto_18068 to a pmux with 2 cases.
Converting syn2.$auto_18062 ... syn2.$auto_18064 to a pmux with 2 cases.
Converting syn2.$auto_18054 ... syn2.$auto_18056 to a pmux with 2 cases.
Converting syn2.$auto_18050 ... syn2.$auto_18052 to a pmux with 2 cases.
Converting syn2.$auto_18018 ... syn2.$auto_18020 to a pmux with 2 cases.
Converting syn2.$auto_18010 ... syn2.$auto_18012 to a pmux with 2 cases.
Converting syn2.$auto_18006 ... syn2.$auto_18008 to a pmux with 2 cases.
Converting syn2.$auto_17994 ... syn2.$auto_17996 to a pmux with 2 cases.
Converting syn2.$auto_17990 ... syn2.$auto_17992 to a pmux with 2 cases.
Converting syn2.$auto_17982 ... syn2.$auto_17984 to a pmux with 2 cases.
Converting syn2.$auto_17978 ... syn2.$auto_17980 to a pmux with 2 cases.
Converting syn2.$auto_17962 ... syn2.$auto_17964 to a pmux with 2 cases.
Converting syn2.$auto_17958 ... syn2.$auto_17960 to a pmux with 2 cases.
Converting syn2.$auto_17950 ... syn2.$auto_17952 to a pmux with 2 cases.
Converting syn2.$auto_17946 ... syn2.$auto_17948 to a pmux with 2 cases.
Converting syn2.$auto_17934 ... syn2.$auto_17936 to a pmux with 2 cases.
Converting syn2.$auto_17930 ... syn2.$auto_17932 to a pmux with 2 cases.
Converting syn2.$auto_17922 ... syn2.$auto_17924 to a pmux with 2 cases.
Converting syn2.$auto_17918 ... syn2.$auto_17920 to a pmux with 2 cases.
Converting syn2.$auto_17884 ... syn2.$auto_17886 to a pmux with 2 cases.
Converting syn2.$auto_17876 ... syn2.$auto_17878 to a pmux with 2 cases.
Converting syn2.$auto_17872 ... syn2.$auto_17874 to a pmux with 2 cases.
Converting syn2.$auto_17860 ... syn2.$auto_17862 to a pmux with 2 cases.
Converting syn2.$auto_17856 ... syn2.$auto_17858 to a pmux with 2 cases.
Converting syn2.$auto_17848 ... syn2.$auto_17850 to a pmux with 2 cases.
Converting syn2.$auto_17844 ... syn2.$auto_17846 to a pmux with 2 cases.
Converting syn2.$auto_17828 ... syn2.$auto_17830 to a pmux with 2 cases.
Converting syn2.$auto_17824 ... syn2.$auto_17826 to a pmux with 2 cases.
Converting syn2.$auto_17816 ... syn2.$auto_17818 to a pmux with 2 cases.
Converting syn2.$auto_17812 ... syn2.$auto_17814 to a pmux with 2 cases.
Converting syn2.$auto_17800 ... syn2.$auto_17802 to a pmux with 2 cases.
Converting syn2.$auto_17796 ... syn2.$auto_17798 to a pmux with 2 cases.
Converting syn2.$auto_17788 ... syn2.$auto_17790 to a pmux with 2 cases.
Converting syn2.$auto_17784 ... syn2.$auto_17786 to a pmux with 2 cases.
Converting syn2.$auto_17752 ... syn2.$auto_17754 to a pmux with 2 cases.
Converting syn2.$auto_17744 ... syn2.$auto_17746 to a pmux with 2 cases.
Converting syn2.$auto_17740 ... syn2.$auto_17742 to a pmux with 2 cases.
Converting syn2.$auto_17728 ... syn2.$auto_17730 to a pmux with 2 cases.
Converting syn2.$auto_17724 ... syn2.$auto_17726 to a pmux with 2 cases.
Converting syn2.$auto_17716 ... syn2.$auto_17718 to a pmux with 2 cases.
Converting syn2.$auto_17712 ... syn2.$auto_17714 to a pmux with 2 cases.
Converting syn2.$auto_17696 ... syn2.$auto_17698 to a pmux with 2 cases.
Converting syn2.$auto_17692 ... syn2.$auto_17694 to a pmux with 2 cases.
Converting syn2.$auto_17684 ... syn2.$auto_17686 to a pmux with 2 cases.
Converting syn2.$auto_17680 ... syn2.$auto_17682 to a pmux with 2 cases.
Converting syn2.$auto_17668 ... syn2.$auto_17670 to a pmux with 2 cases.
Converting syn2.$auto_17664 ... syn2.$auto_17666 to a pmux with 2 cases.
Converting syn2.$auto_17656 ... syn2.$auto_17658 to a pmux with 2 cases.
Converting syn2.$auto_17652 ... syn2.$auto_17654 to a pmux with 2 cases.
Converting syn2.$auto_17618 ... syn2.$auto_17620 to a pmux with 2 cases.
Converting syn2.$auto_17610 ... syn2.$auto_17612 to a pmux with 2 cases.
Converting syn2.$auto_17606 ... syn2.$auto_17608 to a pmux with 2 cases.
Converting syn2.$auto_17594 ... syn2.$auto_17596 to a pmux with 2 cases.
Converting syn2.$auto_17590 ... syn2.$auto_17592 to a pmux with 2 cases.
Converting syn2.$auto_17582 ... syn2.$auto_17584 to a pmux with 2 cases.
Converting syn2.$auto_17578 ... syn2.$auto_17580 to a pmux with 2 cases.
Converting syn2.$auto_17562 ... syn2.$auto_17564 to a pmux with 2 cases.
Converting syn2.$auto_17558 ... syn2.$auto_17560 to a pmux with 2 cases.
Converting syn2.$auto_17550 ... syn2.$auto_17552 to a pmux with 2 cases.
Converting syn2.$auto_17546 ... syn2.$auto_17548 to a pmux with 2 cases.
Converting syn2.$auto_17534 ... syn2.$auto_17536 to a pmux with 2 cases.
Converting syn2.$auto_17530 ... syn2.$auto_17532 to a pmux with 2 cases.
Converting syn2.$auto_17522 ... syn2.$auto_17524 to a pmux with 2 cases.
Converting syn2.$auto_17518 ... syn2.$auto_17520 to a pmux with 2 cases.
Converting syn2.$auto_17486 ... syn2.$auto_17488 to a pmux with 2 cases.
Converting syn2.$auto_17478 ... syn2.$auto_17480 to a pmux with 2 cases.
Converting syn2.$auto_17474 ... syn2.$auto_17476 to a pmux with 2 cases.
Converting syn2.$auto_17462 ... syn2.$auto_17464 to a pmux with 2 cases.
Converting syn2.$auto_17458 ... syn2.$auto_17460 to a pmux with 2 cases.
Converting syn2.$auto_17450 ... syn2.$auto_17452 to a pmux with 2 cases.
Converting syn2.$auto_17446 ... syn2.$auto_17448 to a pmux with 2 cases.
Converting syn2.$auto_17430 ... syn2.$auto_17432 to a pmux with 2 cases.
Converting syn2.$auto_17426 ... syn2.$auto_17428 to a pmux with 2 cases.
Converting syn2.$auto_17418 ... syn2.$auto_17420 to a pmux with 2 cases.
Converting syn2.$auto_17414 ... syn2.$auto_17416 to a pmux with 2 cases.
Converting syn2.$auto_17402 ... syn2.$auto_17404 to a pmux with 2 cases.
Converting syn2.$auto_17398 ... syn2.$auto_17400 to a pmux with 2 cases.
Converting syn2.$auto_17390 ... syn2.$auto_17392 to a pmux with 2 cases.
Converting syn2.$auto_17386 ... syn2.$auto_17388 to a pmux with 2 cases.
Converting syn2.$auto_17336 ... syn2.$auto_17338 to a pmux with 2 cases.
Converting syn2.$auto_17316 ... syn2.$auto_17318 to a pmux with 2 cases.
Converting syn2.$auto_17300 ... syn2.$auto_17302 to a pmux with 2 cases.
Converting syn2.$auto_17272 ... syn2.$auto_17274 to a pmux with 2 cases.
Converting syn2.$auto_17256 ... syn2.$auto_17258 to a pmux with 2 cases.
Converting syn2.$auto_17236 ... syn2.$auto_17238 to a pmux with 2 cases.
Converting syn2.$auto_17220 ... syn2.$auto_17222 to a pmux with 2 cases.
Converting syn2.$auto_17192 ... syn2.$auto_17194 to a pmux with 2 cases.
Converting syn2.$auto_17184 ... syn2.$auto_17186 to a pmux with 2 cases.
Converting syn2.$auto_17180 ... syn2.$auto_17182 to a pmux with 2 cases.
Converting syn2.$auto_17168 ... syn2.$auto_17170 to a pmux with 2 cases.
Converting syn2.$auto_17164 ... syn2.$auto_17166 to a pmux with 2 cases.
Converting syn2.$auto_17156 ... syn2.$auto_17158 to a pmux with 2 cases.
Converting syn2.$auto_17152 ... syn2.$auto_17154 to a pmux with 2 cases.
Converting syn2.$auto_17100 ... syn2.$auto_17102 to a pmux with 2 cases.
Converting syn2.$auto_17080 ... syn2.$auto_17082 to a pmux with 2 cases.
Converting syn2.$auto_17064 ... syn2.$auto_17066 to a pmux with 2 cases.
Converting syn2.$auto_17036 ... syn2.$auto_17038 to a pmux with 2 cases.
Converting syn2.$auto_17020 ... syn2.$auto_17022 to a pmux with 2 cases.
Converting syn2.$auto_17000 ... syn2.$auto_17002 to a pmux with 2 cases.
Converting syn2.$auto_16984 ... syn2.$auto_16986 to a pmux with 2 cases.
Converting syn2.$auto_16956 ... syn2.$auto_16958 to a pmux with 2 cases.
Converting syn2.$auto_16948 ... syn2.$auto_16950 to a pmux with 2 cases.
Converting syn2.$auto_16944 ... syn2.$auto_16946 to a pmux with 2 cases.
Converting syn2.$auto_16932 ... syn2.$auto_16934 to a pmux with 2 cases.
Converting syn2.$auto_16928 ... syn2.$auto_16930 to a pmux with 2 cases.
Converting syn2.$auto_16920 ... syn2.$auto_16922 to a pmux with 2 cases.
Converting syn2.$auto_16916 ... syn2.$auto_16918 to a pmux with 2 cases.
Converting syn2.$auto_16864 ... syn2.$auto_16866 to a pmux with 2 cases.
Converting syn2.$auto_16844 ... syn2.$auto_16846 to a pmux with 2 cases.
Converting syn2.$auto_16828 ... syn2.$auto_16830 to a pmux with 2 cases.
Converting syn2.$auto_16800 ... syn2.$auto_16802 to a pmux with 2 cases.
Converting syn2.$auto_16784 ... syn2.$auto_16786 to a pmux with 2 cases.
Converting syn2.$auto_16764 ... syn2.$auto_16766 to a pmux with 2 cases.
Converting syn2.$auto_16748 ... syn2.$auto_16750 to a pmux with 2 cases.
Converting syn2.$auto_16720 ... syn2.$auto_16722 to a pmux with 2 cases.
Converting syn2.$auto_16712 ... syn2.$auto_16714 to a pmux with 2 cases.
Converting syn2.$auto_16708 ... syn2.$auto_16710 to a pmux with 2 cases.
Converting syn2.$auto_16696 ... syn2.$auto_16698 to a pmux with 2 cases.
Converting syn2.$auto_16692 ... syn2.$auto_16694 to a pmux with 2 cases.
Converting syn2.$auto_16684 ... syn2.$auto_16686 to a pmux with 2 cases.
Converting syn2.$auto_16680 ... syn2.$auto_16682 to a pmux with 2 cases.
Converting syn2.$auto_16628 ... syn2.$auto_16630 to a pmux with 2 cases.
Converting syn2.$auto_16608 ... syn2.$auto_16610 to a pmux with 2 cases.
Converting syn2.$auto_16592 ... syn2.$auto_16594 to a pmux with 2 cases.
Converting syn2.$auto_16564 ... syn2.$auto_16566 to a pmux with 2 cases.
Converting syn2.$auto_16548 ... syn2.$auto_16550 to a pmux with 2 cases.
Converting syn2.$auto_16528 ... syn2.$auto_16530 to a pmux with 2 cases.
Converting syn2.$auto_16512 ... syn2.$auto_16514 to a pmux with 2 cases.
Converting syn2.$auto_16484 ... syn2.$auto_16486 to a pmux with 2 cases.
Converting syn2.$auto_16476 ... syn2.$auto_16478 to a pmux with 2 cases.
Converting syn2.$auto_16472 ... syn2.$auto_16474 to a pmux with 2 cases.
Converting syn2.$auto_16460 ... syn2.$auto_16462 to a pmux with 2 cases.
Converting syn2.$auto_16456 ... syn2.$auto_16458 to a pmux with 2 cases.
Converting syn2.$auto_16448 ... syn2.$auto_16450 to a pmux with 2 cases.
Converting syn2.$auto_16444 ... syn2.$auto_16446 to a pmux with 2 cases.
Converting syn2.$auto_16392 ... syn2.$auto_16394 to a pmux with 2 cases.
Converting syn2.$auto_16372 ... syn2.$auto_16374 to a pmux with 2 cases.
Converting syn2.$auto_16356 ... syn2.$auto_16358 to a pmux with 2 cases.
Converting syn2.$auto_16328 ... syn2.$auto_16330 to a pmux with 2 cases.
Converting syn2.$auto_16312 ... syn2.$auto_16314 to a pmux with 2 cases.
Converting syn2.$auto_16292 ... syn2.$auto_16294 to a pmux with 2 cases.
Converting syn2.$auto_16276 ... syn2.$auto_16278 to a pmux with 2 cases.
Converting syn2.$auto_16248 ... syn2.$auto_16250 to a pmux with 2 cases.
Converting syn2.$auto_16240 ... syn2.$auto_16242 to a pmux with 2 cases.
Converting syn2.$auto_16236 ... syn2.$auto_16238 to a pmux with 2 cases.
Converting syn2.$auto_16224 ... syn2.$auto_16226 to a pmux with 2 cases.
Converting syn2.$auto_16220 ... syn2.$auto_16222 to a pmux with 2 cases.
Converting syn2.$auto_16212 ... syn2.$auto_16214 to a pmux with 2 cases.
Converting syn2.$auto_16208 ... syn2.$auto_16210 to a pmux with 2 cases.
Converted 380 (p)mux cells into 190 pmux cells.
<suppressed ~1332 debug messages>

4.179. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\add1_add.\u1.$auto_1382 in module \syn2:
  created 8 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of syn2.$flatten\add1_add.\u1.$auto_1382: $$flatten\add1_add.\u1.$auto_1382$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\add2_add.\u1.$auto_1382 in module \syn2:
  created 8 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of syn2.$flatten\add2_add.\u1.$auto_1382: $$flatten\add2_add.\u1.$auto_1382$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\add3_add.\u1.$auto_1382 in module \syn2:
  created 8 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of syn2.$flatten\add3_add.\u1.$auto_1382: $$flatten\add3_add.\u1.$auto_1382$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\add4_add.\u1.$auto_1382 in module \syn2:
  created 8 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of syn2.$flatten\add4_add.\u1.$auto_1382: $$flatten\add4_add.\u1.$auto_1382$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\add5_add.\u1.$auto_1382 in module \syn2:
  created 8 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of syn2.$flatten\add5_add.\u1.$auto_1382: $$flatten\add5_add.\u1.$auto_1382$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

4.180. Executing TECHMAP pass (map to technology primitives).

4.180.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.180.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.180.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper maccmap for cells of type $macc.
  add { \x1_mul.u5.opb [23] \add3_add.opa_r [22:0] } * { \x3_mul.u5.opa [23] \add4_add.opb_r [22:20] } (24x4 bits, unsigned)
  add { \x2_mul.u5.opb [23] \x2_mul.opb_r [22:0] } * { \x2_mul.u5.opa [23] \x2_mul.opa_r [22:20] } (24x4 bits, unsigned)
  add { \x1_mul.u5.opb [23] \add3_add.opa_r [22:0] } * { \x1_mul.u5.opa [23] \x1_mul.opa_r [22:20] } (24x4 bits, unsigned)
  add \x1_mul.opa_r [19:0] * { \x1_mul.u5.opb [23] \add3_add.opa_r [22:18] } (20x6 bits, unsigned)
  add \x2_mul.opa_r [19:0] * { \x2_mul.u5.opb [23] \x2_mul.opb_r [22:18] } (20x6 bits, unsigned)
  add \add4_add.opb_r [19:0] * { \x1_mul.u5.opb [23] \add3_add.opa_r [22:18] } (20x6 bits, unsigned)
  add \add4_add.opa_r [19:0] * { \x4_mul.u5.opb [23] \add5_add.opb_r [22:18] } (20x6 bits, unsigned)
  add { \x4_mul.u5.opb [23] \add5_add.opb_r [22:0] } * { \x4_mul.u5.opa [23] \add4_add.opa_r [22:20] } (24x4 bits, unsigned)
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~31463 debug messages>

4.181. Printing statistics.

=== syn2 ===

   Number of wires:              54698
   Number of wire bits:         368083
   Number of public wires:        1881
   Number of public wire bits:   21236
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             108994
     $_AND_                      31877
     $_DFF_P_                     2252
     $_DLATCH_N_                    54
     $_MUX_                      29331
     $_NOT_                       3682
     $_OR_                       24986
     $_XOR_                      16278
     CARRY                         530
     DSP38                           4

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~49249 debug messages>

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~32361 debug messages>
Removed a total of 10787 cells.

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2306, #solve=0, #remove=0, time=0.88 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 2423 unused cells and 36475 unused wires.
<suppressed ~2424 debug messages>

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~4 debug messages>

4.191. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.192. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.194. Executing OPT_SHARE pass.

4.195. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2306, #solve=0, #remove=0, time=0.66 sec.]

4.196. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 2

4.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~1843 debug messages>

4.199. Executing TECHMAP pass (map to technology primitives).

4.199.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.199.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.200. Printing statistics.

=== syn2 ===

   Number of wires:              21055
   Number of wire bits:         100449
   Number of public wires:        1881
   Number of public wire bits:   21236
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              55510
     $_AND_                      22160
     $_DFF_P_                     2252
     $_DLATCH_N_                    54
     $_MUX_                      15062
     $_NOT_                       2169
     $_OR_                       10276
     $_XOR_                       3003
     CARRY                         530
     DSP38                           4

4.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.206. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2306, #solve=0, #remove=0, time=0.80 sec.]

4.207. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.208. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.212. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.214. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2306, #solve=0, #remove=0, time=0.85 sec.]

4.215. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.220. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.222. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2306, #solve=0, #remove=0, time=0.80 sec.]

4.223. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2306, #solve=2140, #remove=0, time=1.13 sec.]

4.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.226. Printing statistics.

=== syn2 ===

   Number of wires:              21051
   Number of wire bits:         100445
   Number of public wires:        1881
   Number of public wire bits:   21236
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              55510
     $_AND_                      22160
     $_DFF_P_                     2252
     $_DLATCH_N_                    54
     $_MUX_                      15062
     $_NOT_                       2169
     $_OR_                       10276
     $_XOR_                       3003
     CARRY                         530
     DSP38                           4

   Number of Generic REGs:          2306

ABC-DFF iteration : 1

4.227. Executing ABC pass (technology mapping using ABC).

4.227.1. Summary of detected clock domains:
  55510 cells in clk=\clock, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.227.2. Extracting gate netlist of module `\syn2' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 54922 gates and 55570 wires to a netlist network with 646 inputs and 2930 outputs (dfl=1).

4.227.2.1. Executing ABC.
[Time = 9.90 sec.]

4.228. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~4 debug messages>

4.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.233. Executing OPT_SHARE pass.

4.234. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active async load on syn2:add4_add.u4.u6.fi_ldz_r0[0]_54936 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add4_add.u4.u6.fi_ldz_r0[0]_54940 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add4_add.u4.u6.fi_ldz_r0[0]_54935 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add2_add.u4.u6.fi_ldz_r0[0]_65191 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x4_mul.u4.u6.fi_ldz_r0[0]_23462 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x4_mul.u4.u6.fi_ldz_r0[0]_23461 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x4_mul.u4.u6.fi_ldz_r0[0]_23460 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x4_mul.u4.u6.fi_ldz_r0[0]_23459 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x4_mul.u4.u6.fi_ldz_r0[0]_23458 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x4_mul.u4.u6.fi_ldz_r0[0]_23457 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add1_add.u4.u6.fi_ldz_r0[0]_70368 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add3_add.u4.u6.fi_ldz_r0[0]_60115 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add3_add.u4.u6.fi_ldz_r0[0]_60112 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x3_mul.u4.u6.fi_ldz_r0[0]_30496 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x3_mul.u4.u6.fi_ldz_r0[0]_30495 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x3_mul.u4.u6.fi_ldz_r0[0]_30494 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x3_mul.u4.u6.fi_ldz_r0[0]_30493 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x3_mul.u4.u6.fi_ldz_r0[0]_30492 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x3_mul.u4.u6.fi_ldz_r0[0]_30491 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add5_add.u4.u6.fi_ldz_r0[0]_49973 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add2_add.u4.u6.fi_ldz_r0[0]_65195 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add2_add.u4.u6.fi_ldz_r0[0]_65194 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add4_add.u4.u6.fi_ldz_r0[0]_54937 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add2_add.u4.u6.fi_ldz_r0[0]_65193 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add1_add.u4.u6.fi_ldz_r0[0]_70367 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add5_add.u4.u6.fi_ldz_r0[0]_49977 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add3_add.u4.u6.fi_ldz_r0[0]_60114 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x2_mul.u4.u6.fi_ldz_r0[0]_37560 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x2_mul.u4.u6.fi_ldz_r0[0]_37559 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x2_mul.u4.u6.fi_ldz_r0[0]_37558 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x2_mul.u4.u6.fi_ldz_r0[0]_37557 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x2_mul.u4.u6.fi_ldz_r0[0]_37556 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x2_mul.u4.u6.fi_ldz_r0[0]_37555 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add5_add.u4.u6.fi_ldz_r0[0]_49972 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add2_add.u4.u6.fi_ldz_r0[0]_65196 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add3_add.u4.u6.fi_ldz_r0[0]_60110 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add5_add.u4.u6.fi_ldz_r0[0]_49974 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add4_add.u4.u6.fi_ldz_r0[0]_54939 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add2_add.u4.u6.fi_ldz_r0[0]_65192 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add1_add.u4.u6.fi_ldz_r0[0]_70370 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add5_add.u4.u6.fi_ldz_r0[0]_49975 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add1_add.u4.u6.fi_ldz_r0[0]_70366 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add3_add.u4.u6.fi_ldz_r0[0]_60113 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add5_add.u4.u6.fi_ldz_r0[0]_49976 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add1_add.u4.u6.fi_ldz_r0[0]_70371 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add4_add.u4.u6.fi_ldz_r0[0]_54938 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add1_add.u4.u6.fi_ldz_r0[0]_70369 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:add3_add.u4.u6.fi_ldz_r0[0]_60111 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x1_mul.u4.u6.fi_ldz_r0[0]_44862 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x1_mul.u4.u6.fi_ldz_r0[0]_44861 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x1_mul.u4.u6.fi_ldz_r0[0]_44860 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x1_mul.u4.u6.fi_ldz_r0[0]_44859 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x1_mul.u4.u6.fi_ldz_r0[0]_44858 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
Handling always-active async load on syn2:x1_mul.u4.u6.fi_ldz_r0[0]_44857 ($_DLATCH_N_) from module syn2 (changing to combinatorial circuit).
[#visit=2228, #solve=0, #remove=0, time=0.86 sec.]

4.235. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 26305 unused wires.
<suppressed ~503 debug messages>

4.236. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.237. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.238. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.239. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.240. Executing OPT_SHARE pass.

4.241. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.85 sec.]

4.242. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

4.244. Executing ABC pass (technology mapping using ABC).

4.244.1. Summary of detected clock domains:
  44646 cells in clk=\clock, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.244.2. Extracting gate netlist of module `\syn2' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 44112 gates and 44705 wires to a netlist network with 592 inputs and 2843 outputs (dfl=1).

4.244.2.1. Executing ABC.
[Time = 10.63 sec.]

4.245. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~33 debug messages>

4.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.247. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.248. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.249. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.250. Executing OPT_SHARE pass.

4.251. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.85 sec.]

4.252. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 48009 unused wires.
<suppressed ~1 debug messages>

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.254. Executing ABC pass (technology mapping using ABC).

4.254.1. Summary of detected clock domains:
  44872 cells in clk=\clock, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.254.2. Extracting gate netlist of module `\syn2' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 44338 gates and 44931 wires to a netlist network with 592 inputs and 2843 outputs (dfl=2).

4.254.2.1. Executing ABC.
[Time = 32.39 sec.]

4.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~64 debug messages>

4.256. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

4.257. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.258. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.259. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.260. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$247892$auto_267406 in front of them:
        $abc$247892$auto_267403
        $abc$247892$auto_267404

    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$247892$auto_285511 in front of them:
        $abc$247892$auto_285509
        $abc$247892$auto_285508

4.261. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.68 sec.]

4.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 48324 unused wires.
<suppressed ~1 debug messages>

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~2 debug messages>

4.264. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.265. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.266. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.267. Executing OPT_SHARE pass.

4.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.67 sec.]

4.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 4

4.271. Executing ABC pass (technology mapping using ABC).

4.271.1. Summary of detected clock domains:
  44388 cells in clk=\clock, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.271.2. Extracting gate netlist of module `\syn2' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock
Extracted 43852 gates and 44447 wires to a netlist network with 594 inputs and 2849 outputs (dfl=2).

4.271.2.1. Executing ABC.
[Time = 20.76 sec.]

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~46 debug messages>

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.275. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.276. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.277. Executing OPT_SHARE pass.

4.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.72 sec.]

4.279. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 47821 unused wires.
<suppressed ~1 debug messages>

4.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

4.281. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.283. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.285. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.287. Executing OPT_SHARE pass.

4.288. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.90 sec.]

4.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.292. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.293. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.294. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.295. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.296. Executing OPT_SHARE pass.

4.297. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.65 sec.]

4.298. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.299. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.303. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.305. Executing OPT_SHARE pass.

4.306. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.68 sec.]

4.307. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=2067, #remove=0, time=0.93 sec.]

4.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.310. Executing BMUXMAP pass.

4.311. Executing DEMUXMAP pass.

4.312. Executing SPLITNETS pass (splitting up multi-bit signals).

4.313. Executing ABC pass (technology mapping using ABC).

4.313.1. Extracting gate netlist of module `\syn2' to `<abc-temp-dir>/input.blif'..
Extracted 39477 gates and 41108 wires to a netlist network with 1631 inputs and 1718 outputs (dfl=1).

4.313.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 1631  #Luts = 12402  Max Lvl =  25  Avg Lvl =  10.16  [   1.06 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1631  #Luts = 12002  Max Lvl =  19  Avg Lvl =   8.89  [  47.08 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1631  #Luts = 11034  Max Lvl =  17  Avg Lvl =   9.50  [  78.13 sec. at Pass 2]{map}[6]
DE:   #PIs = 1631  #Luts = 10121  Max Lvl =  17  Avg Lvl =   8.11  [  83.44 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1631  #Luts =  9908  Max Lvl =  16  Avg Lvl =   7.59  [  78.31 sec. at Pass 4]{map}[16]
DE:   #PIs = 1631  #Luts =  9590  Max Lvl =  16  Avg Lvl =   7.59  [  76.57 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1631  #Luts =  9558  Max Lvl =  15  Avg Lvl =   7.25  [  71.77 sec. at Pass 6]{map}[16]
DE:   #PIs = 1631  #Luts =  9275  Max Lvl =  15  Avg Lvl =   7.02  [  76.51 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 1631  #Luts =  9187  Max Lvl =  15  Avg Lvl =   6.87  [  78.24 sec. at Pass 8]{map}[16]
DE:   #PIs = 1631  #Luts =  9009  Max Lvl =  15  Avg Lvl =   6.96  [  75.09 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 1631  #Luts =  8879  Max Lvl =  15  Avg Lvl =   6.87  [  71.33 sec. at Pass 10]{map}[16]
DE:   #PIs = 1631  #Luts =  8819  Max Lvl =  15  Avg Lvl =   6.93  [  72.10 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 1631  #Luts =  8801  Max Lvl =  15  Avg Lvl =   6.96  [  74.45 sec. at Pass 12]{map}[16]
DE:   #PIs = 1631  #Luts =  8721  Max Lvl =  15  Avg Lvl =   6.95  [  73.38 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 1631  #Luts =  8708  Max Lvl =  15  Avg Lvl =   7.03  [  70.78 sec. at Pass 14]{map}[16]
DE:   #PIs = 1631  #Luts =  8643  Max Lvl =  15  Avg Lvl =   6.88  [  71.58 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 1631  #Luts =  9091  Max Lvl =  14  Avg Lvl =   7.70  [  69.91 sec. at Pass 16]{map}[16]
DE:   #PIs = 1631  #Luts =  8918  Max Lvl =  14  Avg Lvl =   7.76  [  80.54 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 1631  #Luts =  8692  Max Lvl =  14  Avg Lvl =   6.66  [  68.44 sec. at Pass 18]{map}[16]
DE:   #PIs = 1631  #Luts =  8655  Max Lvl =  14  Avg Lvl =   6.77  [  74.53 sec. at Pass 19]{postMap}[16]
DE:   #PIs = 1631  #Luts =  8516  Max Lvl =  14  Avg Lvl =   6.78  [  63.93 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1631  #Luts =  8448  Max Lvl =  14  Avg Lvl =   6.58  [  62.12 sec. at Pass 21]{pushMap}[16]
DE:   #PIs = 1631  #Luts =  8379  Max Lvl =  14  Avg Lvl =   6.57  [  59.30 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 1631  #Luts =  8375  Max Lvl =  14  Avg Lvl =   6.59  [  66.19 sec. at Pass 23]{postMap}[16]
DE:   #PIs = 1631  #Luts =  8341  Max Lvl =  14  Avg Lvl =   6.63  [  40.50 sec. at Pass 24]{finalMap}[16]
DE:   
DE:   total time = 1685.42 sec.
[Time = 1688.13 sec.]

4.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.315. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

4.316. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.317. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.318. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.319. Executing OPT_SHARE pass.

4.320. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.21 sec.]

4.321. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 41120 unused wires.
<suppressed ~1 debug messages>

4.322. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.323. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 13 inverters.

4.324. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.325. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.326. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.327. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.328. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.329. Executing OPT_SHARE pass.

4.330. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.17 sec.]

4.331. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 13 unused cells and 13 unused wires.
<suppressed ~14 debug messages>

4.332. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.333. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.334. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.335. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.336. Executing OPT_SHARE pass.

4.337. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.18 sec.]

4.338. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 2

4.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.343. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.344. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.345. Executing OPT_SHARE pass.

4.346. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.19 sec.]

4.347. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=2067, #remove=0, time=2.21 sec.]

4.348. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.349. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.351. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.352. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.353. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.354. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.355. Executing OPT_SHARE pass.

4.356. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.19 sec.]

4.357. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.359. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.360. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.361. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.362. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.363. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.364. Executing OPT_SHARE pass.

4.365. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=0, #remove=0, time=0.19 sec.]

4.366. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2228, #solve=2067, #remove=0, time=2.16 sec.]

4.367. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.368. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.369. Printing statistics.

=== syn2 ===

   Number of wires:               9385
   Number of wire bits:          25863
   Number of public wires:        1379
   Number of public wire bits:   16062
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11067
     $_DFF_P_                     2228
     $lut                         8303
     $mux                            2
     CARRY                         530
     DSP38                           4

4.370. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.371. Executing RS_DFFSR_CONV pass.

4.372. Printing statistics.

=== syn2 ===

   Number of wires:               9411
   Number of wire bits:          25889
   Number of public wires:        1379
   Number of public wire bits:   16062
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11093
     $_DFF_P_                     2228
     $_NOT_                         26
     $lut                         8303
     $mux                            2
     CARRY                         530
     DSP38                           4

4.373. Executing TECHMAP pass (map to technology primitives).

4.373.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.373.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.373.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~10655 debug messages>

4.374. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~240406 debug messages>

4.375. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.376. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.377. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~105033 debug messages>
Removed a total of 35011 cells.

4.378. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=1.15 sec.]

4.379. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 25156 unused wires.
<suppressed ~1 debug messages>

4.380. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.
<suppressed ~5101 debug messages>

4.381. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~231 debug messages>
Removed a total of 77 cells.

4.382. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.383. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.384. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.385. Executing OPT_SHARE pass.

4.386. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.93 sec.]

4.387. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 948 unused wires.
<suppressed ~1 debug messages>

4.388. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.389. Executing TECHMAP pass (map to technology primitives).

4.389.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.389.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

4.390. Executing ABC pass (technology mapping using ABC).

4.390.1. Extracting gate netlist of module `\syn2' to `<abc-temp-dir>/input.blif'..
Extracted 40256 gates and 41887 wires to a netlist network with 1629 inputs and 1712 outputs (dfl=1).

4.390.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 1629  #Luts =  8383  Max Lvl =  14  Avg Lvl =   6.55  [   1.06 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1629  #Luts =  8364  Max Lvl =  14  Avg Lvl =   6.59  [  32.92 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1629  #Luts =  8349  Max Lvl =  14  Avg Lvl =   6.50  [  50.95 sec. at Pass 2]{map}[6]
DE:   #PIs = 1629  #Luts =  8339  Max Lvl =  14  Avg Lvl =   6.59  [  56.22 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1629  #Luts =  8268  Max Lvl =  14  Avg Lvl =   6.65  [  63.72 sec. at Pass 4]{map}[16]
DE:   #PIs = 1629  #Luts =  8260  Max Lvl =  14  Avg Lvl =   6.54  [  64.60 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1629  #Luts =  8260  Max Lvl =  14  Avg Lvl =   6.54  [  65.26 sec. at Pass 6]{map}[16]
DE:   #PIs = 1629  #Luts =  8257  Max Lvl =  14  Avg Lvl =   6.54  [  64.92 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 1629  #Luts =  8202  Max Lvl =  14  Avg Lvl =   6.48  [  63.66 sec. at Pass 8]{map}[16]
DE:   #PIs = 1629  #Luts =  8185  Max Lvl =  14  Avg Lvl =   6.51  [  63.30 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 1629  #Luts =  8166  Max Lvl =  14  Avg Lvl =   6.54  [  64.42 sec. at Pass 10]{map}[16]
DE:   #PIs = 1629  #Luts =  8142  Max Lvl =  14  Avg Lvl =   6.44  [  62.69 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 1629  #Luts =  8142  Max Lvl =  14  Avg Lvl =   6.44  [  62.61 sec. at Pass 12]{map}[16]
DE:   #PIs = 1629  #Luts =  8116  Max Lvl =  14  Avg Lvl =   6.56  [  66.87 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 1629  #Luts =  8103  Max Lvl =  14  Avg Lvl =   6.51  [  61.95 sec. at Pass 14]{map}[16]
DE:   #PIs = 1629  #Luts =  8072  Max Lvl =  14  Avg Lvl =   6.53  [  59.98 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 1629  #Luts =  8072  Max Lvl =  14  Avg Lvl =   6.53  [  61.73 sec. at Pass 16]{map}[16]
DE:   #PIs = 1629  #Luts =  8072  Max Lvl =  14  Avg Lvl =   6.53  [  64.77 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 1629  #Luts =  8072  Max Lvl =  14  Avg Lvl =   6.53  [  64.00 sec. at Pass 18]{map}[16]
DE:   #PIs = 1629  #Luts =  8072  Max Lvl =  14  Avg Lvl =   6.53  [  57.04 sec. at Pass 19]{pushMap}[16]
DE:   #PIs = 1629  #Luts =  8070  Max Lvl =  14  Avg Lvl =   6.45  [  58.16 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1629  #Luts =  8062  Max Lvl =  14  Avg Lvl =   6.42  [  57.41 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 1629  #Luts =  8013  Max Lvl =  14  Avg Lvl =   6.54  [  64.32 sec. at Pass 21]{postMap}[16]
DE:   #PIs = 1629  #Luts =  8013  Max Lvl =  14  Avg Lvl =   6.54  [  59.03 sec. at Pass 22]{pushMap}[16]
DE:   #PIs = 1629  #Luts =  8013  Max Lvl =  14  Avg Lvl =   6.54  [  54.37 sec. at Pass 23]{pushMap}[16]
DE:   #PIs = 1629  #Luts =  8012  Max Lvl =  14  Avg Lvl =   6.31  [  56.82 sec. at Pass 24]{pushMap}[16]
DE:   #PIs = 1629  #Luts =  7967  Max Lvl =  14  Avg Lvl =   6.38  [  66.11 sec. at Pass 25]{postMap}[16]
DE:   #PIs = 1629  #Luts =  7929  Max Lvl =  14  Avg Lvl =   6.38  [  31.91 sec. at Pass 26]{finalMap}[16]
DE:   
DE:   total time = 1600.98 sec.
[Time = 1603.74 sec.]

4.391. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

4.392. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.393. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \syn2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.394. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \syn2.
Performed a total of 0 changes.

4.395. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\syn2'.
Removed a total of 0 cells.

4.396. Executing OPT_SHARE pass.

4.397. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.24 sec.]

4.398. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 30903 unused wires.
<suppressed ~1 debug messages>

4.399. Executing OPT_EXPR pass (perform const folding).
Optimizing module syn2.

RUN-OPT ITERATIONS DONE : 1

4.400. Executing HIERARCHY pass (managing design hierarchy).

4.400.1. Analyzing design hierarchy..
Top module:  \syn2

4.400.2. Analyzing design hierarchy..
Top module:  \syn2
Removed 0 unused modules.

4.401. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 1077 unused wires.
<suppressed ~1077 debug messages>

4.402. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.403. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-309.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:319.1-327.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:337.1-349.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:359.1-363.10.
Generating RTLIL representation for module `\I_FAB'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.1-392.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:402.1-408.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:418.1-424.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:434.1-439.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:449.1-455.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:465.1-471.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:481.1-486.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-502.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-518.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:528.1-534.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:544.1-550.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:560.1-566.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:576.1-582.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\MIPI_RX' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:592.1-618.10.
Generating RTLIL representation for module `\MIPI_RX'.
Replacing existing blackbox module `\MIPI_TX' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:628.1-655.10.
Generating RTLIL representation for module `\MIPI_TX'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:665.1-677.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:687.1-699.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:709.1-720.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.1-741.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.1-759.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:769.1-781.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_FAB' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.1-795.10.
Generating RTLIL representation for module `\O_FAB'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.1-814.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:824.1-841.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:851.1-869.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:879.1-893.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:903.1-920.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:930.1-969.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:979.1-1018.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1028.1-1034.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1060.1-1068.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.1-1086.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1096.1-1151.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1161.1-1190.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.
 ***************************
   Inserting Input Buffers
 ***************************
WARNING: port '\clock' has no associated I_BUF
WARNING: port '\in1' has no associated I_BUF
WARNING: port '\in2' has no associated I_BUF
WARNING: port '\in3' has no associated I_BUF
WARNING: port '\in4' has no associated I_BUF
WARNING: port '\in5' has no associated I_BUF
WARNING: port '\reset' has no associated I_BUF
 ***************************
   Inserting Clock Buffers
 ***************************
INFO: inserting CLK_BUF before '$ibuf_clock'
 *****************************
   Inserting Output Buffers
 *****************************
WARNING: OUTPUT port '\out_1' has no associated O_BUF
WARNING: OUTPUT port '\out_2' has no associated O_BUF
WARNING: OUTPUT port '\out_3' has no associated O_BUF
WARNING: OUTPUT port '\out_4' has no associated O_BUF
 *****************************
   Mapping Tri-state Buffers  
 *****************************

4.404. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..

4.405. Executing TECHMAP pass (map to technology primitives).

4.405.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.405.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~296 debug messages>

4.406. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 870 unused wires.
<suppressed ~1 debug messages>

4.407. Printing statistics.

=== syn2 ===

   Number of wires:               7936
   Number of wire bits:          12545
   Number of public wires:         302
   Number of public wire bits:    2837
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10974
     $lut                         7921
     CARRY                         530
     CLK_BUF                         1
     DFFRE                        2228
     DSP38                           4
     I_BUF                         162
     O_BUF                         128

4.408. Executing TECHMAP pass (map to technology primitives).

4.408.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/09_21_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.408.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~45312 debug messages>

4.409. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \syn2..
Removed 0 unused cells and 15842 unused wires.
<suppressed ~1 debug messages>

4.410. Printing statistics.

=== syn2 ===

   Number of wires:               7936
   Number of wire bits:          12545
   Number of public wires:         302
   Number of public wire bits:    2837
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10974
     CARRY                         530
     CLK_BUF                         1
     DFFRE                        2228
     DSP38                           4
     I_BUF                         162
     LUT1                          145
     LUT2                          426
     LUT3                          873
     LUT4                         1085
     LUT5                         1678
     LUT6                         3714
     O_BUF                         128

 *****************************
         Rewire_Obuft         
 *****************************

==========================
Post Design clean up ... 

Split to bits ... 

4.411. Executing SPLITNETS pass (splitting up multi-bit signals).

Split into bits ...     [0.10 sec.]
Building Sig2cells ...  [0.06 sec.]
Building Sig2sig ...    [0.00 sec.]
Backward clean up ...   [0.08 sec.]
Before cleanup :

4.412. Printing statistics.

=== syn2 ===

   Number of wires:              12266
   Number of wire bits:          12545
   Number of public wires:        2558
   Number of public wire bits:    2837
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10974
     CARRY                         530
     CLK_BUF                         1
     DFFRE                        2228
     DSP38                           4
     I_BUF                         162
     LUT1                          145
     LUT2                          426
     LUT3                          873
     LUT4                         1085
     LUT5                         1678
     LUT6                         3714
     O_BUFT                        128

 --------------------------
   Removed assigns : 536
   Removed wires   : 1001
   Removed cells   : 0
 --------------------------
After cleanup :

4.413. Printing statistics.

=== syn2 ===

   Number of wires:              11495
   Number of wire bits:          11774
   Number of public wires:        2350
   Number of public wire bits:    2629
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10974
     CARRY                         530
     CLK_BUF                         1
     DFFRE                        2228
     DSP38                           4
     I_BUF                         162
     LUT1                          145
     LUT2                          426
     LUT3                          873
     LUT4                         1085
     LUT5                         1678
     LUT6                         3714
     O_BUFT                        128


Total time for 'obs_clean' ...   
 [0.37 sec.]

4.414. Executing SPLITNETS pass (splitting up multi-bit signals).

4.415. Executing HIERARCHY pass (managing design hierarchy).

4.415.1. Analyzing design hierarchy..
Top module:  \syn2

4.415.2. Analyzing design hierarchy..
Top module:  \syn2
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

Inserting I_FAB/O_FAB cells ...


Inserting I_FAB/O_FAB cells done.

4.416. Printing statistics.

=== syn2 ===

   Number of wires:              11623
   Number of wire bits:          11902
   Number of public wires:        2350
   Number of public wire bits:    2629
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11102
     CARRY                         530
     CLK_BUF                         1
     DFFRE                        2228
     DSP38                           4
     I_BUF                         162
     LUT1                          145
     LUT2                          426
     LUT3                          873
     LUT4                         1085
     LUT5                         1678
     LUT6                         3714
     O_BUFT                        128
     O_FAB                         128

   Number of LUTs:                7921
   Number of REGs:                2228
   Number of CARRY ADDERs:         530
   Number of CARRY CHAINs:          20 (10x28, 5x27, 5x23)

4.417. Executing Verilog backend.
Dumping module `\syn2'.

# -------------------- 
# Core Synthesis done 
# -------------------- 

4.418. Executing Verilog backend.
Dumping module `\syn2'.

4.418.1. Executing BLIF backend.
Extracting primitives

-- Running command `write_rtlil design.rtlil' --

4.418.2. Executing RTLIL backend.
Output filename: design.rtlil
Running SplitNets

4.418.3. Executing SPLITNETS pass (splitting up multi-bit signals).
Gathering Wires Data
Adding wires between directly connected input and output primitives
Upgrading fabric wires to ports
Handling I_BUF->Fabric->CLK_BUF
Handling Dangling outs
Deleting primitive cells and extra wires
Deleting non-primitive cells and upgrading wires to ports in interface module
Handling I_BUF->Fabric->CLK_BUF in interface module
Removing extra wires from interface module
Cleaning fabric netlist
Removing cells from wrapper module
Instantiating fabric and interface modules
Removing extra wires from wrapper module
Fixing wrapper ports
Flattening wrapper module

4.418.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_syn2.
<suppressed ~1 debug messages>
Removing extra assigns from wrapper module

4.418.5. Executing Verilog backend.
Dumping module `\syn2'.

4.418.5.1. Executing BLIF backend.

4.418.5.2. Executing Verilog backend.
Dumping module `\syn2'.

4.418.5.2.1. Executing BLIF backend.
Dumping config.json
Updating sdc

4.418.5.2.2. Executing Verilog backend.
Dumping module `\fabric_syn2'.

4.418.5.2.2.1. Executing BLIF backend.

Warnings: 10 unique messages, 10 total
End of script. Logfile hash: e024c90a06, CPU: user 348.96s system 1.93s, MEM: 887.71 MB peak
Yosys 0.38 (git sha1 4964457dc, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (41288 sec), 0% 83x opt_expr (124 sec), ...
