/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell HVT periphery */
/*# Library Name   : ts1n28hpcphvtb32768x18m16sso (user specify : TS1N28HPCPHVTB32768X18M16SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 14:38:57										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcphvtb32768x18m16sso_ssg0p9vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.900000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.900000 ;
    operating_conditions ( "ssg0p9vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.900000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p9vm40c ;
    default_max_transition : 0.567000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_14_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 15 ;
    bit_from : 14 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_17_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 18 ;
    bit_from : 17 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPHVTB32768X18M16SSO ) {
    memory () {
        type : ram ;
        address_width : 15 ;
        word_width : 18 ;
    }
    area : 122022.961950 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002663 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "2.805696" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "145.321200" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "12.033900, 12.038500, 12.062800, 12.079800, 12.148000" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.934310, 0.940044, 0.948360, 0.965748, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "12.033900, 12.038500, 12.062800, 12.079800, 12.148000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000924 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "0.870017" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "8.938629" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.251308, 1.263508, 1.277708, 1.303208, 1.376908" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.934310, 0.940044, 0.948360, 0.965748, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.251308, 1.263508, 1.277708, 1.303208, 1.376908" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_17_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[17:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.007830, 0.007830, 0.007830, 0.007830, 0.007830" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005490, 0.005490, 0.005490, 0.005490, 0.005490" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "3.336822, 3.372922, 3.420422, 3.603222, 4.058622",\
              "3.348522, 3.384622, 3.432122, 3.614922, 4.070322",\
              "3.362622, 3.398722, 3.446222, 3.629022, 4.084422",\
              "3.387122, 3.423222, 3.470722, 3.653522, 4.108922",\
              "3.449022, 3.485122, 3.532622, 3.715422, 4.170822"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.013800, 0.030700, 0.044500, 0.120300, 0.307300" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "3.336822, 3.372922, 3.420422, 3.603222, 4.058622",\
              "3.348522, 3.384622, 3.432122, 3.614922, 4.070322",\
              "3.362622, 3.398722, 3.446222, 3.629022, 4.084422",\
              "3.387122, 3.423222, 3.470722, 3.653522, 4.108922",\
              "3.449022, 3.485122, 3.532622, 3.715422, 4.170822"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.015100, 0.031100, 0.045000, 0.120600, 0.306200" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.653040, 0.665550, 0.681750, 0.740160, 0.886500",\
              "0.663390, 0.675900, 0.692100, 0.750510, 0.896850",\
              "0.670410, 0.682920, 0.699120, 0.757530, 0.903870",\
              "0.681660, 0.694170, 0.710370, 0.768780, 0.915120",\
              "0.707490, 0.720000, 0.736200, 0.794610, 0.940950"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.653040, 0.665550, 0.681750, 0.740160, 0.886500",\
              "0.663390, 0.675900, 0.692100, 0.750510, 0.896850",\
              "0.670410, 0.682920, 0.699120, 0.757530, 0.903870",\
              "0.681660, 0.694170, 0.710370, 0.768780, 0.915120",\
              "0.707490, 0.720000, 0.736200, 0.794610, 0.940950"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.011400, 0.036100, 0.068800, 0.197100, 0.524100" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.011400, 0.036100, 0.068800, 0.197100, 0.524100" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.928164, 0.949332, 0.976548, 1.091892, 1.383168",\
              "0.940044, 0.961212, 0.988428, 1.103772, 1.395048",\
              "0.948360, 0.969528, 0.996744, 1.112088, 1.403364",\
              "0.965748, 0.986916, 1.014132, 1.129476, 1.420752",\
              "0.992964, 1.014132, 1.041348, 1.156692, 1.447968"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.014900, 0.055500, 0.110300, 0.328700, 0.887000" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.928164, 0.949332, 0.976548, 1.091892, 1.383168",\
              "0.940044, 0.961212, 0.988428, 1.103772, 1.395048",\
              "0.948360, 0.969528, 0.996744, 1.112088, 1.403364",\
              "0.965748, 0.986916, 1.014132, 1.129476, 1.420752",\
              "0.992964, 1.014132, 1.041348, 1.156692, 1.447968"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.014900, 0.055500, 0.110300, 0.328700, 0.887000" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.567000 ;
        capacitance : 0.047466 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.158984, 0.171192, 0.181160, 0.235000, 0.708750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.199572, 0.213124, 0.229364, 0.255572, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.934310, 0.940044, 0.948360, 0.965748, 1.771875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.934310, 0.940044, 0.948360, 0.965748, 1.771875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "10.162440" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "11.499840" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.068040" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000824 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.038250" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.042210" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151750, 0.166660, 0.183145, 0.210445, 0.304630",\
              "0.151645, 0.166555, 0.183040, 0.210340, 0.304525",\
              "0.151750, 0.166660, 0.183145, 0.210445, 0.304630",\
              "0.151540, 0.166450, 0.182935, 0.210235, 0.304420",\
              "0.152170, 0.167080, 0.183565, 0.210865, 0.305050"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.151750, 0.166660, 0.183145, 0.210445, 0.304630",\
              "0.151645, 0.166555, 0.183040, 0.210340, 0.304525",\
              "0.151750, 0.166660, 0.183145, 0.210445, 0.304630",\
              "0.151540, 0.166450, 0.182935, 0.210235, 0.304420",\
              "0.152170, 0.167080, 0.183565, 0.210865, 0.305050"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.098961, 0.084991, 0.070581, 0.048581, 0.026000",\
              "0.111831, 0.097861, 0.083451, 0.061451, 0.026000",\
              "0.123381, 0.109411, 0.095001, 0.073001, 0.026000",\
              "0.137901, 0.123931, 0.109521, 0.087521, 0.028781",\
              "0.168921, 0.154951, 0.140541, 0.118541, 0.059801"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.098961, 0.084991, 0.070581, 0.048581, 0.026000",\
              "0.111831, 0.097861, 0.083451, 0.061451, 0.026000",\
              "0.123381, 0.109411, 0.095001, 0.073001, 0.026000",\
              "0.137901, 0.123931, 0.109521, 0.087521, 0.028781",\
              "0.168921, 0.154951, 0.140541, 0.118541, 0.059801"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001041 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.016920" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.018630" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086259, 0.100539, 0.115029, 0.142749, 0.226539",\
              "0.086364, 0.100644, 0.115134, 0.142854, 0.226644",\
              "0.086469, 0.100749, 0.115239, 0.142959, 0.226749",\
              "0.086364, 0.100644, 0.115134, 0.142854, 0.226644",\
              "0.086259, 0.100539, 0.115029, 0.142749, 0.226539"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.086259, 0.100539, 0.115029, 0.142749, 0.226539",\
              "0.086364, 0.100644, 0.115134, 0.142854, 0.226644",\
              "0.086469, 0.100749, 0.115239, 0.142959, 0.226749",\
              "0.086364, 0.100644, 0.115134, 0.142854, 0.226644",\
              "0.086259, 0.100539, 0.115029, 0.142749, 0.226539"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102151, 0.089391, 0.077511, 0.059251, 0.026000",\
              "0.114911, 0.102151, 0.090271, 0.072011, 0.026361",\
              "0.126461, 0.113701, 0.101821, 0.083561, 0.037911",\
              "0.140871, 0.128111, 0.116231, 0.097971, 0.052321",\
              "0.172111, 0.159351, 0.147471, 0.129211, 0.083561"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.102151, 0.089391, 0.077511, 0.059251, 0.026000",\
              "0.114911, 0.102151, 0.090271, 0.072011, 0.026361",\
              "0.126461, 0.113701, 0.101821, 0.083561, 0.037911",\
              "0.140871, 0.128111, 0.116231, 0.097971, 0.052321",\
              "0.172111, 0.159351, 0.147471, 0.129211, 0.083561"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_14_to_0 ;
        direction : input ;
        capacitance : 0.000767 ;
        pin ( A[14:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.007830" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009720" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.119334, 0.134139, 0.150204, 0.178239, 0.261294",\
              "0.119439, 0.134244, 0.150309, 0.178344, 0.261399",\
              "0.119334, 0.134139, 0.150204, 0.178239, 0.261294",\
              "0.119229, 0.134034, 0.150099, 0.178134, 0.261189",\
              "0.119229, 0.134034, 0.150099, 0.178134, 0.261189"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.119334, 0.134139, 0.150204, 0.178239, 0.261294",\
              "0.119439, 0.134244, 0.150309, 0.178344, 0.261399",\
              "0.119334, 0.134139, 0.150204, 0.178239, 0.261294",\
              "0.119229, 0.134034, 0.150099, 0.178134, 0.261189",\
              "0.119229, 0.134034, 0.150099, 0.178134, 0.261189"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103953, 0.092953, 0.083163, 0.069083, 0.037183",\
              "0.116713, 0.105713, 0.095923, 0.081843, 0.049943",\
              "0.128153, 0.117153, 0.107363, 0.093283, 0.061383",\
              "0.142563, 0.131563, 0.121773, 0.107693, 0.075793",\
              "0.173803, 0.162803, 0.153013, 0.138933, 0.107033"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103953, 0.092953, 0.083163, 0.069083, 0.037183",\
              "0.116713, 0.105713, 0.095923, 0.081843, 0.049943",\
              "0.128153, 0.117153, 0.107363, 0.093283, 0.061383",\
              "0.142563, 0.131563, 0.121773, 0.107693, 0.075793",\
              "0.173803, 0.162803, 0.153013, 0.138933, 0.107033"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_17_to_0 ;
        direction : input ;
        capacitance : 0.000854 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[17:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.009180" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010260" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082726, 0.098366, 0.116076, 0.145516, 0.234986",\
              "0.070076, 0.085716, 0.103426, 0.132866, 0.222336",\
              "0.052136, 0.067776, 0.085486, 0.114926, 0.204396",\
              "0.031500, 0.035116, 0.052826, 0.082266, 0.171736",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.083301"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082726, 0.098366, 0.116076, 0.145516, 0.234986",\
              "0.070076, 0.085716, 0.103426, 0.132866, 0.222336",\
              "0.052136, 0.067776, 0.085486, 0.114926, 0.204396",\
              "0.031500, 0.035116, 0.052826, 0.082266, 0.171736",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.083301"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.103841, 0.089696, 0.075206, 0.052321, 0.031500",\
              "0.117296, 0.103151, 0.088661, 0.065776, 0.031500",\
              "0.135811, 0.121666, 0.107176, 0.084291, 0.031500",\
              "0.170311, 0.156166, 0.141676, 0.118791, 0.055426",\
              "0.263806, 0.249661, 0.235171, 0.212286, 0.148921"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103841, 0.089696, 0.075206, 0.052321, 0.031500",\
              "0.117296, 0.103151, 0.088661, 0.065776, 0.031500",\
              "0.135811, 0.121666, 0.107176, 0.084291, 0.031500",\
              "0.170311, 0.156166, 0.141676, 0.118791, 0.055426",\
              "0.263806, 0.249661, 0.235171, 0.212286, 0.148921"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 3.555756 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 16.221510 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 16.520850 ;
    }
}
}
