
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_16_15_7 (LogicCell40) [clk] -> lcout: 0.640 ns
     0.640 ns net_62319 (busy_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_DFFER_E_Q[1])
        odrv_16_15_62319_62215 (Odrv4) I -> O: 0.372 ns
        t1033 (Span4Mux_v4) I -> O: 0.372 ns
        t1032 (LocalMux) I -> O: 0.330 ns
        inmux_15_9_61637_61660 (InMux) I -> O: 0.260 ns
        lc40_15_9_2 (LogicCell40) in0 -> lcout: 0.449 ns
     2.421 ns net_57499 (res_upper_SB_LUT4_O_15_I1[1])
        t780 (LocalMux) I -> O: 0.330 ns
        inmux_15_10_61748_61772 (InMux) I -> O: 0.260 ns
        lc40_15_10_0 (LogicCell40) in1 -> carryout: 0.260 ns
     3.270 ns net_61770 (res_upper_SB_LUT4_O_16_I1[3])
        lc40_15_10_1 (LogicCell40) carryin -> carryout: 0.126 ns
     3.396 ns net_61776 (res_upper_SB_LUT4_O_17_I1[3])
        lc40_15_10_2 (LogicCell40) carryin -> carryout: 0.126 ns
     3.523 ns net_61782 (res_upper_SB_LUT4_O_18_I1[3])
        lc40_15_10_3 (LogicCell40) carryin -> carryout: 0.126 ns
     3.649 ns net_61788 (res_upper_SB_LUT4_O_19_I1[3])
        lc40_15_10_4 (LogicCell40) carryin -> carryout: 0.126 ns
     3.775 ns net_61794 (res_upper_SB_LUT4_O_20_I1[3])
        lc40_15_10_5 (LogicCell40) carryin -> carryout: 0.126 ns
     3.901 ns net_61800 (res_upper_SB_LUT4_O_21_I1[3])
        lc40_15_10_6 (LogicCell40) carryin -> carryout: 0.126 ns
     4.028 ns net_61806 (res_upper_SB_LUT4_O_22_I1[3])
        lc40_15_10_7 (LogicCell40) carryin -> carryout: 0.126 ns
     4.154 ns net_61812 (res_upper_SB_LUT4_O_1_I1[3])
        t90 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.196 ns
        lc40_15_11_0 (LogicCell40) carryin -> carryout: 0.126 ns
     4.476 ns net_61893 (res_upper_SB_LUT4_O_2_I1[3])
        lc40_15_11_1 (LogicCell40) carryin -> carryout: 0.126 ns
     4.603 ns net_61899 (res_upper_SB_LUT4_O_3_I1[3])
        lc40_15_11_2 (LogicCell40) carryin -> carryout: 0.126 ns
     4.729 ns net_61905 (res_upper_SB_LUT4_O_4_I1[3])
        lc40_15_11_3 (LogicCell40) carryin -> carryout: 0.126 ns
     4.855 ns net_61911 (res_upper_SB_LUT4_O_5_I1[3])
        lc40_15_11_4 (LogicCell40) carryin -> carryout: 0.126 ns
     4.981 ns net_61917 (res_upper_SB_LUT4_O_6_I1[3])
        lc40_15_11_5 (LogicCell40) carryin -> carryout: 0.126 ns
     5.108 ns net_61923 (res_upper_SB_LUT4_O_7_I1[3])
        lc40_15_11_6 (LogicCell40) carryin -> carryout: 0.126 ns
     5.234 ns net_61929 (res_upper_SB_LUT4_O_8_I1[3])
        lc40_15_11_7 (LogicCell40) carryin -> carryout: 0.126 ns
     5.360 ns net_61935 (res_upper_SB_LUT4_O_9_I1[3])
        t98 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.196 ns
        lc40_15_12_0 (LogicCell40) carryin -> carryout: 0.126 ns
     5.683 ns net_62016 (res_upper_SB_LUT4_O_10_I1[3])
        lc40_15_12_1 (LogicCell40) carryin -> carryout: 0.126 ns
     5.809 ns net_62022 (res_upper_SB_LUT4_O_11_I1[3])
        lc40_15_12_2 (LogicCell40) carryin -> carryout: 0.126 ns
     5.935 ns net_62028 (res_upper_SB_LUT4_O_12_I1[3])
        lc40_15_12_3 (LogicCell40) carryin -> carryout: 0.126 ns
     6.061 ns net_62034 (res_upper_SB_LUT4_O_13_I1[3])
        lc40_15_12_4 (LogicCell40) carryin -> carryout: 0.126 ns
     6.188 ns net_62040 (res_upper_SB_LUT4_O_14_I1[3])
        lc40_15_12_5 (LogicCell40) carryin -> carryout: 0.126 ns
     6.314 ns net_62046 (res_upper_SB_LUT4_O_I0[3])
        inmux_15_12_62046_62056 (InMux) I -> O: 0.260 ns
     6.573 ns net_62056 (res_upper_SB_LUT4_O_I0[3])
        lc40_15_12_6 (LogicCell40) in3 [setup]: 0.217 ns
     6.791 ns net_57872 (product[31]$SB_IO_OUT)

Resolvable net names on path:
     0.640 ns ..  1.973 ns busy_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_DFFER_E_Q[1]
     2.421 ns ..  3.011 ns res_upper_SB_LUT4_O_15_I1[1]
     3.270 ns ..  3.270 ns res_upper_SB_LUT4_O_16_I1[3]
     3.396 ns ..  3.396 ns res_upper_SB_LUT4_O_17_I1[3]
     3.523 ns ..  3.523 ns res_upper_SB_LUT4_O_18_I1[3]
     3.649 ns ..  3.649 ns res_upper_SB_LUT4_O_19_I1[3]
     3.775 ns ..  3.775 ns res_upper_SB_LUT4_O_20_I1[3]
     3.901 ns ..  3.901 ns res_upper_SB_LUT4_O_21_I1[3]
     4.028 ns ..  4.028 ns res_upper_SB_LUT4_O_22_I1[3]
     4.154 ns ..  4.350 ns res_upper_SB_LUT4_O_1_I1[3]
     4.476 ns ..  4.476 ns res_upper_SB_LUT4_O_2_I1[3]
     4.603 ns ..  4.603 ns res_upper_SB_LUT4_O_3_I1[3]
     4.729 ns ..  4.729 ns res_upper_SB_LUT4_O_4_I1[3]
     4.855 ns ..  4.855 ns res_upper_SB_LUT4_O_5_I1[3]
     4.981 ns ..  4.981 ns res_upper_SB_LUT4_O_6_I1[3]
     5.108 ns ..  5.108 ns res_upper_SB_LUT4_O_7_I1[3]
     5.234 ns ..  5.234 ns res_upper_SB_LUT4_O_8_I1[3]
     5.360 ns ..  5.556 ns res_upper_SB_LUT4_O_9_I1[3]
     5.683 ns ..  5.683 ns res_upper_SB_LUT4_O_10_I1[3]
     5.809 ns ..  5.809 ns res_upper_SB_LUT4_O_11_I1[3]
     5.935 ns ..  5.935 ns res_upper_SB_LUT4_O_12_I1[3]
     6.061 ns ..  6.061 ns res_upper_SB_LUT4_O_13_I1[3]
     6.188 ns ..  6.188 ns res_upper_SB_LUT4_O_14_I1[3]
     6.314 ns ..  6.573 ns res_upper_SB_LUT4_O_I0[3]
                  lcout -> product[31]$SB_IO_OUT

Total number of logic levels: 24
Total path delay: 6.79 ns (147.26 MHz)

