Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 17:06:19 2018
| Host         : LAPTOP-OG4VTB3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: displayModule/displaySeg/my_clk/tmp_clk_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: myClock/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.126        0.000                      0                  128        0.103        0.000                      0                  128        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.126        0.000                      0                  128        0.103        0.000                      0                  128        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 myClock/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.076ns (25.147%)  route 3.203ns (74.853%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  myClock/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  myClock/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    myClock/div_cnt[16]
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  myClock/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.753    myClock/div_cnt[0]_i_9_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.877 f  myClock/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.181    myClock/div_cnt[0]_i_7_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.305 f  myClock/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.544     7.849    myClock/div_cnt[0]_i_3_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.973 f  myClock/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.416    myClock/div_cnt[0]_i_2_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.540 r  myClock/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.826     9.366    myClock/tmp_clk
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    myClock/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 myClock/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.076ns (25.147%)  route 3.203ns (74.853%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  myClock/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  myClock/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    myClock/div_cnt[16]
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  myClock/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.753    myClock/div_cnt[0]_i_9_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.877 f  myClock/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.181    myClock/div_cnt[0]_i_7_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.305 f  myClock/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.544     7.849    myClock/div_cnt[0]_i_3_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.973 f  myClock/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.416    myClock/div_cnt[0]_i_2_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.540 r  myClock/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.826     9.366    myClock/tmp_clk
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[22]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    myClock/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 myClock/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.076ns (25.147%)  route 3.203ns (74.853%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  myClock/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  myClock/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    myClock/div_cnt[16]
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  myClock/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.753    myClock/div_cnt[0]_i_9_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.877 f  myClock/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.181    myClock/div_cnt[0]_i_7_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.305 f  myClock/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.544     7.849    myClock/div_cnt[0]_i_3_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.973 f  myClock/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.416    myClock/div_cnt[0]_i_2_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.540 r  myClock/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.826     9.366    myClock/tmp_clk
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[23]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    myClock/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 myClock/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.076ns (25.147%)  route 3.203ns (74.853%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  myClock/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  myClock/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    myClock/div_cnt[16]
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  myClock/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.753    myClock/div_cnt[0]_i_9_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.877 f  myClock/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.181    myClock/div_cnt[0]_i_7_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.305 f  myClock/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.544     7.849    myClock/div_cnt[0]_i_3_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.973 f  myClock/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.416    myClock/div_cnt[0]_i_2_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.540 r  myClock/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.826     9.366    myClock/tmp_clk
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[24]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    myClock/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 myClock/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.076ns (25.200%)  route 3.194ns (74.800%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  myClock/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  myClock/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    myClock/div_cnt[16]
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  myClock/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.753    myClock/div_cnt[0]_i_9_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.877 f  myClock/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.181    myClock/div_cnt[0]_i_7_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.305 f  myClock/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.544     7.849    myClock/div_cnt[0]_i_3_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.973 f  myClock/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.416    myClock/div_cnt[0]_i_2_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.540 r  myClock/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.817     9.357    myClock/tmp_clk
    SLICE_X32Y52         FDRE                                         r  myClock/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  myClock/div_cnt_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    myClock/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 myClock/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.076ns (25.200%)  route 3.194ns (74.800%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  myClock/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  myClock/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    myClock/div_cnt[16]
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  myClock/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.753    myClock/div_cnt[0]_i_9_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.877 f  myClock/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.181    myClock/div_cnt[0]_i_7_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.305 f  myClock/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.544     7.849    myClock/div_cnt[0]_i_3_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.973 f  myClock/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.416    myClock/div_cnt[0]_i_2_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.540 r  myClock/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.817     9.357    myClock/tmp_clk
    SLICE_X32Y52         FDRE                                         r  myClock/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  myClock/div_cnt_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    myClock/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 myClock/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.076ns (25.200%)  route 3.194ns (74.800%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  myClock/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  myClock/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.680     6.223    myClock/div_cnt[16]
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.347 f  myClock/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.405     6.753    myClock/div_cnt[0]_i_9_n_0
    SLICE_X33Y47         LUT5 (Prop_lut5_I4_O)        0.124     6.877 f  myClock/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.181    myClock/div_cnt[0]_i_7_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.305 f  myClock/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.544     7.849    myClock/div_cnt[0]_i_3_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.973 f  myClock/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.443     8.416    myClock/div_cnt[0]_i_2_n_0
    SLICE_X33Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.540 r  myClock/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.817     9.357    myClock/tmp_clk
    SLICE_X32Y52         FDRE                                         r  myClock/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  myClock/div_cnt_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y52         FDRE (Setup_fdre_C_R)       -0.429    14.492    myClock/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 displayModule/displaySeg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayModule/displaySeg/my_clk/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.076ns (25.575%)  route 3.131ns (74.425%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  displayModule/displaySeg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.682     6.226    displayModule/displaySeg/my_clk/div_cnt_reg_n_0_[16]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.350 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.593     6.943    displayModule/displaySeg/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.307     7.374    displayModule/displaySeg/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.498 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.560     8.058    displayModule/displaySeg/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.182 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.313     8.494    displayModule/displaySeg/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.618 r  displayModule/displaySeg/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.676     9.295    displayModule/displaySeg/my_clk/tmp_clk
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    displayModule/displaySeg/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 displayModule/displaySeg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayModule/displaySeg/my_clk/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.076ns (25.575%)  route 3.131ns (74.425%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  displayModule/displaySeg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.682     6.226    displayModule/displaySeg/my_clk/div_cnt_reg_n_0_[16]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.350 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.593     6.943    displayModule/displaySeg/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.307     7.374    displayModule/displaySeg/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.498 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.560     8.058    displayModule/displaySeg/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.182 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.313     8.494    displayModule/displaySeg/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.618 r  displayModule/displaySeg/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.676     9.295    displayModule/displaySeg/my_clk/tmp_clk
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    displayModule/displaySeg/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 displayModule/displaySeg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayModule/displaySeg/my_clk/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.076ns (25.575%)  route 3.131ns (74.425%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.566     5.087    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  displayModule/displaySeg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.682     6.226    displayModule/displaySeg/my_clk/div_cnt_reg_n_0_[16]
    SLICE_X38Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.350 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_9__0/O
                         net (fo=1, routed)           0.593     6.943    displayModule/displaySeg/my_clk/div_cnt[0]_i_9__0_n_0
    SLICE_X38Y46         LUT5 (Prop_lut5_I4_O)        0.124     7.067 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.307     7.374    displayModule/displaySeg/my_clk/div_cnt[0]_i_7__0_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.498 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_3__0/O
                         net (fo=1, routed)           0.560     8.058    displayModule/displaySeg/my_clk/div_cnt[0]_i_3__0_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.182 f  displayModule/displaySeg/my_clk/div_cnt[0]_i_2__0/O
                         net (fo=3, routed)           0.313     8.494    displayModule/displaySeg/my_clk/div_cnt[0]_i_2__0_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.618 r  displayModule/displaySeg/my_clk/div_cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.676     9.295    displayModule/displaySeg/my_clk/tmp_clk
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.436    14.777    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    displayModule/displaySeg/my_clk/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayModule/displaySeg/my_clk/div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    displayModule/displaySeg/my_clk/div_cnt_reg_n_0_[24]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  displayModule/displaySeg/my_clk/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    displayModule/displaySeg/my_clk/div_cnt0_carry__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  displayModule/displaySeg/my_clk/div_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.922    displayModule/displaySeg/my_clk/div_cnt0_carry__5_n_7
    SLICE_X39Y50         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    displayModule/displaySeg/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayModule/displaySeg/my_clk/div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    displayModule/displaySeg/my_clk/div_cnt_reg_n_0_[24]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  displayModule/displaySeg/my_clk/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    displayModule/displaySeg/my_clk/div_cnt0_carry__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  displayModule/displaySeg/my_clk/div_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.933    displayModule/displaySeg/my_clk/div_cnt0_carry__5_n_5
    SLICE_X39Y50         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    displayModule/displaySeg/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 myClock/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  myClock/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  myClock/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    myClock/div_cnt[19]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  myClock/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    myClock/div_cnt0_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  myClock/div_cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.935    myClock/data0[21]
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    myClock/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 myClock/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  myClock/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  myClock/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    myClock/div_cnt[19]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  myClock/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    myClock/div_cnt0_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  myClock/div_cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.946    myClock/data0[23]
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    myClock/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayModule/displaySeg/my_clk/div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    displayModule/displaySeg/my_clk/div_cnt_reg_n_0_[24]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  displayModule/displaySeg/my_clk/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    displayModule/displaySeg/my_clk/div_cnt0_carry__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  displayModule/displaySeg/my_clk/div_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.958    displayModule/displaySeg/my_clk/div_cnt0_carry__5_n_6
    SLICE_X39Y50         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    displayModule/displaySeg/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayModule/displaySeg/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    displayModule/displaySeg/my_clk/div_cnt_reg_n_0_[24]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  displayModule/displaySeg/my_clk/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    displayModule/displaySeg/my_clk/div_cnt0_carry__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  displayModule/displaySeg/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.958    displayModule/displaySeg/my_clk/div_cnt0_carry__5_n_4
    SLICE_X39Y50         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    displayModule/displaySeg/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayModule/displaySeg/my_clk/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    displayModule/displaySeg/my_clk/div_cnt_reg_n_0_[24]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  displayModule/displaySeg/my_clk/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    displayModule/displaySeg/my_clk/div_cnt0_carry__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  displayModule/displaySeg/my_clk/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.907    displayModule/displaySeg/my_clk/div_cnt0_carry__5_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  displayModule/displaySeg/my_clk/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.961    displayModule/displaySeg/my_clk/div_cnt0_carry__6_n_7
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    displayModule/displaySeg/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 myClock/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  myClock/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  myClock/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    myClock/div_cnt[19]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  myClock/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    myClock/div_cnt0_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  myClock/div_cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.971    myClock/data0[22]
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    myClock/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 myClock/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClock/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  myClock/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  myClock/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.721    myClock/div_cnt[19]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  myClock/div_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.881    myClock/div_cnt0_carry__3_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  myClock/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.971    myClock/data0[24]
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    myClock/CLOCK_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  myClock/div_cnt_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    myClock/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayModule/displaySeg/my_clk/div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  displayModule/displaySeg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.119     1.707    displayModule/displaySeg/my_clk/div_cnt_reg_n_0_[24]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  displayModule/displaySeg/my_clk/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    displayModule/displaySeg/my_clk/div_cnt0_carry__4_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  displayModule/displaySeg/my_clk/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.907    displayModule/displaySeg/my_clk/div_cnt0_carry__5_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  displayModule/displaySeg/my_clk/div_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.972    displayModule/displaySeg/my_clk/div_cnt0_carry__6_n_5
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.830     1.958    displayModule/displaySeg/my_clk/CLOCK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  displayModule/displaySeg/my_clk/div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    displayModule/displaySeg/my_clk/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y47   displayModule/displaySeg/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   displayModule/displaySeg/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   displayModule/displaySeg/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   displayModule/displaySeg/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   displayModule/displaySeg/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   displayModule/displaySeg/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   displayModule/displaySeg/my_clk/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   displayModule/displaySeg/my_clk/div_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   displayModule/displaySeg/my_clk/div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y47   displayModule/displaySeg/my_clk/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   displayModule/displaySeg/my_clk/div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   displayModule/displaySeg/my_clk/div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   displayModule/displaySeg/my_clk/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   displayModule/displaySeg/my_clk/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   displayModule/displaySeg/my_clk/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   displayModule/displaySeg/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   displayModule/displaySeg/my_clk/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   displayModule/displaySeg/my_clk/div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   displayModule/displaySeg/my_clk/div_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   displayModule/displaySeg/my_clk/div_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   displayModule/displaySeg/my_clk/div_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   displayModule/displaySeg/my_clk/div_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   displayModule/displaySeg/my_clk/div_cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   displayModule/displaySeg/my_clk/div_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   displayModule/displaySeg/my_clk/div_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   displayModule/displaySeg/my_clk/div_cnt_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   myClock/div_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   myClock/div_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   myClock/div_cnt_reg[29]/C



