CAPI=2:

name : ::shift_register
description:

filesets:
  default:
    depend:
      - bram_wrapper
    files:
      - shift_register.sv:
          file_type: systemVerilogSource
  sim:
    files:
      - shift_register.cpp:
          file_type: cppSource

targets:
  default:
    filesets : [default]
    toplevel : shift_register
  synth:
    filesets : [default]
    toplevel : shift_register
  sim:
    filesets : [default, sim]
    toplevel : shift_register