m255
K3
Ealu
Z0 w1590474580
Z1 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 dD:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor
Z4 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd
Z5 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd
l0
L4
VmULR06dI8KL[d_fB0K4[D2
Z6 OV;C;10.1d;51
32
Z7 !s108 1590842236.437000
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd|
Z9 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ALU.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 D0mCeP:E^Dho9RTVX>NEj1
!i10b 1
Aarchalu
R1
R2
DEx4 work 3 alu 0 22 mULR06dI8KL[d_fB0K4[D2
l47
L13
VOb@KOI2kLHBiPJV42CFgX0
R6
32
R7
R8
R9
R10
R11
!s100 7429fBmHT6i2?]Yg0I[4E3
!i10b 1
Eand_2_gate
Z12 w1590062128
R1
R2
R3
Z13 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd
Z14 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd
l0
L4
VYFDeza>0@bPAUb]fOCm<B2
R6
32
Z15 !s108 1590842236.752000
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd|
Z17 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/AND_2_Gate.vhd|
R10
R11
!s100 8`3BGOEY[5b?=IRVOeBI83
!i10b 1
Aarch_and_2_gate
R1
R2
DEx4 work 10 and_2_gate 0 22 YFDeza>0@bPAUb]fOCm<B2
l12
L11
VNbdn_mEVFLF=YW?kj:O0T2
R6
32
R15
R16
R17
R10
R11
!s100 e5cDL1QLV3BUT1P1ESPzN1
!i10b 1
Eccr
Z18 w1590474580
R1
R2
R3
Z19 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd
Z20 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd
l0
L5
V=^HJF<HD>THYihU4cJjCQ1
R6
32
Z21 !s108 1590842237.049000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd|
Z23 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ConditionCode_Register.vhd|
R10
R11
!s100 a1hSJGUzgoKz7fRD0mg:C3
!i10b 1
Aarch_ccr
R1
R2
DEx4 work 3 ccr 0 22 =^HJF<HD>THYihU4cJjCQ1
l17
L15
V[E8zQz4`E`<0QQ<5>0[ha3
R6
32
R21
R22
R23
R10
R11
!s100 0nl=DGF10MJX]U0C:BnAg1
!i10b 1
Econtrol
Z24 w1590817444
Z25 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R1
R2
R3
Z26 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
Z27 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd
l0
L5
V]Ff;o[=7P:h;NPi_mo;FU0
R6
32
Z28 !s108 1590842237.333000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
Z30 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd|
R10
R11
!s100 8i61lMIeM[jZ0TG:ILSJE3
!i10b 1
Aarch_control
R25
R1
R2
DEx4 work 7 control 0 22 ]Ff;o[=7P:h;NPi_mo;FU0
l43
L41
VI=feUP3_E5Cj9Z=9S[<3A2
R6
32
R28
R29
R30
R10
R11
!s100 PXSIP3DSdHJDT7m_SOaD@0
!i10b 1
Edatamemory
Z31 w1590829236
R25
R1
R2
R3
Z32 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd
Z33 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd
l0
L5
VAzWdm?la:fM3nG5>oR]j^3
R6
32
Z34 !s108 1590842237.616000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd|
Z36 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd|
R10
R11
!s100 N>:MSz=5m1C72i7e]E2iz2
!i10b 1
Aarch_datamemory
R25
R1
R2
DEx4 work 10 datamemory 0 22 AzWdm?la:fM3nG5>oR]j^3
l18
L14
V6dH3;1O71eMh8]7fY_K9X3
R6
32
R34
R35
R36
R10
R11
!s100 Y[jFad5h>f1`jXnVdL97A0
!i10b 1
Edecoder
Z37 w1588388967
R1
R2
R3
Z38 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
Z39 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd
l0
L4
Vf7D3<]Z=Kl9jd[[GB7dCm2
R6
32
Z40 !s108 1590842237.877000
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
Z42 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd|
R10
R11
!s100 `bc:8[8jNee3=QFCmLX:`2
!i10b 1
Aarch_decoder
R1
R2
DEx4 work 7 decoder 0 22 f7D3<]Z=Kl9jd[[GB7dCm2
l11
L10
V=kB^;E0czNlHLZ5Adem?M2
R6
32
R40
R41
R42
R10
R11
!s100 DGkfN7zAmR<NRKo]Zg>SF1
!i10b 1
Efu
Z43 w1590763114
R1
R2
R3
Z44 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FU.vhd
Z45 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FU.vhd
l0
L4
Vbna1]LX;e4@Dm6AIfc0bW3
R6
32
Z46 !s108 1590842238.127000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FU.vhd|
Z48 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/FU.vhd|
R10
R11
!s100 gWjYXDceoGS7kYoHJbfYo0
!i10b 1
Aarchfu
R1
R2
DEx4 work 2 fu 0 22 bna1]LX;e4@Dm6AIfc0bW3
l17
L16
Vfok`gfG9L=jdMaENk]_Nn1
R6
32
R46
R47
R48
R10
R11
!s100 KGJjb[Z?l?:A2l[QGIN:e3
!i10b 1
Ehdu
Z49 w1590564039
R1
R2
R3
Z50 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd
Z51 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd
l0
L4
Vl>[G`OD2VYC]Ig<maK0GL1
R6
32
Z52 !s108 1590842238.380000
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd|
Z54 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/HDU.vhd|
R10
R11
!s100 HH@]NSMK4bVag=WjMNb;k0
!i10b 1
Aarchhdu
R1
R2
DEx4 work 3 hdu 0 22 l>[G`OD2VYC]Ig<maK0GL1
l11
L10
V`PN9zlBMHAjl2IQX[=djk3
R6
32
R52
R53
R54
R10
R11
!s100 o`6R_QEZ:`l36F5hTU<O^2
!i10b 1
Eid_ie
Z55 w1590837987
R25
R1
R2
R3
Z56 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd
Z57 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd
l0
L5
V1eF;UmVQE__:;64VR6H`52
R6
32
Z58 !s108 1590842238.614000
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd|
Z60 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE.vhd|
R10
R11
!s100 Y<dgN[g?M`3Mi_PCb4fCN1
!i10b 1
Aarch_id_ie
R25
R1
R2
DEx4 work 5 id_ie 0 22 1eF;UmVQE__:;64VR6H`52
l92
L81
ViG@6E=9i0d9c[?R]A4<j91
R6
32
R58
R59
R60
R10
R11
!s100 Ji8hRboWM[WnISjIo055A2
!i10b 1
Eid_ie_registerr
Z61 w1590835492
R1
R2
R3
Z62 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE_Registerr.vhd
Z63 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE_Registerr.vhd
l0
L5
VbGnJ_HfViFN8HYVIROB?C1
R6
32
Z64 !s108 1590842246.257000
Z65 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE_Registerr.vhd|
Z66 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/ID_IE_Registerr.vhd|
R10
R11
!s100 k:QF[hB:FcFF3NE`6Iz5@2
!i10b 1
Aarch_id_ie_registerr
R1
R2
DEx4 work 15 id_ie_registerr 0 22 bGnJ_HfViFN8HYVIROB?C1
l14
L13
V;zfmo7ARDR<2YWP24JQcG1
R6
32
R64
R65
R66
R10
R11
!s100 VanKhA=a6VdgPkl02mYEQ1
!i10b 1
Eie_mem
Z67 w1590841323
R25
R1
R2
R3
Z68 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
Z69 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd
l0
L5
VX;ei;`IgVB_378C:]n?fO0
R6
32
Z70 !s108 1590842238.893000
Z71 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
Z72 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM.vhd|
R10
R11
!s100 YWm]=o5MX4[lB@b_ZO7Mc0
!i10b 1
Aarch_ie_mem
R25
R1
R2
DEx4 work 6 ie_mem 0 22 X;ei;`IgVB_378C:]n?fO0
l76
L66
V;md8?fh9;z9>T__lAOonG2
R6
32
R70
R71
R72
R10
R11
!s100 1BN>zB`1QT?;VT@zHFKdm1
!i10b 1
Eie_mem_registerr
Z73 w1590838412
R1
R2
R3
Z74 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM_Registerr.vhd
Z75 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM_Registerr.vhd
l0
L5
VgVlCGD005lg@Pni?W6C8l2
R6
32
Z76 !s108 1590842246.500000
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM_Registerr.vhd|
Z78 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IE_MEM_Registerr.vhd|
R10
R11
!s100 ]JUW^:=od0W271LA9S94@2
!i10b 1
Aarch_ie_mem_registerr
R1
R2
DEx4 work 16 ie_mem_registerr 0 22 gVlCGD005lg@Pni?W6C8l2
l14
L13
VP6aCQ[<mH<Rf;?h^a=na62
R6
32
R76
R77
R78
R10
R11
!s100 dW]omjN:mCF8j?=c_j_nN0
!i10b 1
Eif_id
Z79 w1590835079
R25
R1
R2
R3
Z80 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
Z81 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd
l0
L5
V4gc7j;RfJ^G]_^3KEE?;n2
R6
32
Z82 !s108 1590842239.188000
Z83 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
Z84 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd|
R10
R11
!s100 5M0@lf:GGC[U^9cHjzRnZ1
!i10b 1
Aarch_if_id
R25
R1
R2
DEx4 work 5 if_id 0 22 4gc7j;RfJ^G]_^3KEE?;n2
l40
L28
VjXk]4>Aae2F0YY13gRzDh2
R6
32
R82
R83
R84
R10
R11
!s100 Fl:>d]005XKG?:K`RTODS1
!i10b 1
Eif_id_registerr
Z85 w1590834592
R1
R2
R3
Z86 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID_Register.vhd
Z87 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID_Register.vhd
l0
L5
VIUBbkB9m2=1Y9o2IJ=]UP2
R6
32
Z88 !s108 1590842245.987000
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID_Register.vhd|
Z90 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID_Register.vhd|
R10
R11
!s100 jzo>WD2iPR>L19T?6Va`n2
!i10b 1
Aarch_if_id_registerr
R1
R2
DEx4 work 15 if_id_registerr 0 22 IUBbkB9m2=1Y9o2IJ=]UP2
l17
L13
VRzH5Na7k6iJD3KA7g0?Zh1
R6
32
R88
R89
R90
R10
R11
!s100 i_djS_GHfQOS3M@>[^E;^0
!i10b 1
Einstructionmemory
R18
R25
R1
R2
R3
Z91 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd
Z92 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd
l0
L6
V@[A57b<Yg7f5cFdek=[@23
R6
32
Z93 !s108 1590842239.463000
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd|
Z95 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd|
R10
R11
!s100 8A>QK=a_j[EE;Si;EJL7^3
!i10b 1
Aarch_instructionmemory
R25
R1
R2
DEx4 work 17 instructionmemory 0 22 @[A57b<Yg7f5cFdek=[@23
l17
L13
Va0D0AKQb2lKD[5fo1ZlkW3
R6
32
R93
R94
R95
R10
R11
!s100 j`2@a8UgT9HFlOjPlS8ed0
!i10b 1
Emem_wb
Z96 w1590842230
R25
R1
R2
R3
Z97 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd
Z98 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd
l0
L5
VNOZCGADQ>P=3N14zmBV9C2
R6
32
Z99 !s108 1590842239.695000
Z100 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd|
Z101 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB.vhd|
R10
R11
!s100 <VVo?6<Lk9XGj3XLf58@?3
!i10b 1
Aarch_mem_wb
R25
R1
R2
DEx4 work 6 mem_wb 0 22 NOZCGADQ>P=3N14zmBV9C2
l41
L31
VO@7<<]b_L:VM13;BD9olT1
R6
32
R99
R100
R101
R10
R11
!s100 B;8XXU1G3M3odB_P]m7Rc2
!i10b 1
Emem_wb_registerr
Z102 w1590842102
R1
R2
R3
Z103 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB_Registerr.vhd
Z104 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB_Registerr.vhd
l0
L5
V3Q41czVMlz`05z5<dbOTU0
R6
32
Z105 !s108 1590842246.720000
Z106 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB_Registerr.vhd|
Z107 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MEM_WB_Registerr.vhd|
R10
R11
!s100 RLKEO8e@M_DV7:d5PSCnC2
!i10b 1
Aarch_mem_wb_registerr
R1
R2
DEx4 work 16 mem_wb_registerr 0 22 3Q41czVMlz`05z5<dbOTU0
l14
L13
VHbZJ;5jU>nzfhR@I:@:]C1
!s100 n>bkF2VE2>4MjA5QG^0g:2
R6
32
R105
R106
R107
R10
R11
!i10b 1
Ememorylocation
w1590825083
R25
R1
R2
R3
8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Location.vhd
FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Location.vhd
l0
L5
VcHG`M8e:1Dg@i[0Gk8EV61
R6
32
R10
R11
!s100 Z=4j5oXBUW@YCa]YO>OS_3
!i10b 1
!s108 1590825137.629000
!s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Location.vhd|
!s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Location.vhd|
Emicroprocessor
Z108 w1590843198
Z109 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z110 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R1
R2
R3
Z111 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd
Z112 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd
l0
L7
VSWiD<L[8BYdOQ7l_?5TzZ3
!s100 @F:BD]UbjCjAF@I9NQ>@:2
R6
32
!i10b 1
Z113 !s108 1590843202.051000
Z114 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd|
Z115 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Microprocessor.vhd|
R10
R11
Aarch_microprocessor
R109
R110
R1
R2
Z116 DEx4 work 14 microprocessor 0 22 SWiD<L[8BYdOQ7l_?5TzZ3
l720
L18
VdzPWHZQU`_Wi>KlQ;^lzg2
!s100 T:Y84PKAG;GVKan7Vji;J1
R6
32
!i10b 1
R113
R114
R115
R10
R11
Emux2_1
R37
R1
R2
R3
Z117 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
Z118 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd
l0
L4
Ve8ofg:X4OMZ=WC28ACT@?2
R6
32
Z119 !s108 1590842240.310000
Z120 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
Z121 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile2to1.vhd|
R10
R11
!s100 7;7ilg[<li]_2dE]nZ^5Y0
!i10b 1
Aarch_mux2_1
R1
R2
DEx4 work 6 mux2_1 0 22 e8ofg:X4OMZ=WC28ACT@?2
l12
L11
VNIhG@BnbYoOFz?B9om8<;1
R6
32
R119
R120
R121
R10
R11
!s100 EefKnCVYFcba]fOM;9[lN2
!i10b 1
Emux2by1_3bits
R12
R1
R2
R3
Z122 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd
Z123 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd
l0
L4
VBk?=O73ageY_7^4KcNf8b3
R6
32
Z124 !s108 1590842240.804000
Z125 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd|
Z126 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux2By1_3bits.vhd|
R10
R11
!s100 oR9ZXgM]o6Hc8BagkR2H]0
!i10b 1
Aarch_mux2by1_3bits
R1
R2
DEx4 work 13 mux2by1_3bits 0 22 Bk?=O73ageY_7^4KcNf8b3
l12
L11
V1]a:Qb0W_TS0N8b6>jkfC1
R6
32
R124
R125
R126
R10
R11
!s100 ^hA4zD`z_WULfd0YID;iD1
!i10b 1
Emux4by2_1bits
R18
R1
R2
R3
Z127 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd
Z128 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd
l0
L4
VOVWV[lkh3aSW47fONMeZh3
R6
32
Z129 !s108 1590842241.059000
Z130 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd|
Z131 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_1bit.vhd|
R10
R11
!s100 Fk<ADO_jAQU;hJj[>dhZY1
!i10b 1
Aarch_mux4by2_1bits
R1
R2
DEx4 work 13 mux4by2_1bits 0 22 OVWV[lkh3aSW47fONMeZh3
l12
L11
VGPL<nRHe7;5=Sb;:Ch?Q?2
R6
32
R129
R130
R131
R10
R11
!s100 2I^0c0[?We^Nd0U2O_ZH[3
!i10b 1
Emux4by2_32bits
R18
R1
R2
R3
Z132 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd
Z133 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd
l0
L4
ViVW4OSgAZR<bk2^DUo2Y<3
R6
32
Z134 !s108 1590842241.322000
Z135 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd|
Z136 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux4By2_32bits.vhd|
R10
R11
!s100 I<bj2V<2CF1Ef?hG`>6[L0
!i10b 1
Aarch_mux4by2_32bits
R1
R2
DEx4 work 14 mux4by2_32bits 0 22 iVW4OSgAZR<bk2^DUo2Y<3
l12
L11
VdkfY5OGO^SdPJQhMLA_@e3
R6
32
R134
R135
R136
R10
R11
!s100 ^T>YT9Lh>UNJ5=YfGZQ2>0
!i10b 1
Emux5by3_32bits
R49
R1
R2
R3
Z137 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd
Z138 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd
l0
L4
Vn0EfV_R>TXQLXB3gaV]1n3
R6
32
Z139 !s108 1590842245.469000
Z140 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd|
Z141 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Mux5By3_32bits.vhd|
R10
R11
!s100 `T:n5Q_MOfO^]Ki;3iCi91
!i10b 1
Aarch_mux5by3_32bits
R1
R2
DEx4 work 14 mux5by3_32bits 0 22 n0EfV_R>TXQLXB3gaV]1n3
l12
L11
VILbUG53L:_zZ:klHNGKiW3
R6
32
R139
R140
R141
R10
R11
!s100 =[0UI=]^2<[?bcP5ChK3F0
!i10b 1
Emux8_1
R37
R1
R2
R3
Z142 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
Z143 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd
l0
L4
VjFXd64GoffA>Od8C5gSB@2
R6
32
Z144 !s108 1590842240.549000
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
Z146 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd|
R10
R11
!s100 7P[dW9:7::NMhP^gB[Z953
!i10b 1
Aarch_mux8_1
R1
R2
DEx4 work 6 mux8_1 0 22 jFXd64GoffA>Od8C5gSB@2
l12
L11
Vgh76[=YUgefn5[d4DOP2I0
R6
32
R144
R145
R146
R10
R11
!s100 [bcX_QNkbi@IL7?>08:P91
!i10b 1
Emuxstall
Z147 w1590758193
R1
R2
R3
Z148 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd
Z149 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd
l0
L4
VReBBmOPhToUQogKQC=fTA3
R6
32
Z150 !s108 1590842245.704000
Z151 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd|
Z152 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MuxStall.vhd|
R10
R11
!s100 ?T@jO>d1n>kbXzUKKJG@H2
!i10b 1
Aarch_muxstall
R1
R2
DEx4 work 8 muxstall 0 22 ReBBmOPhToUQogKQC=fTA3
l63
L61
VJme@8Nhg9hM2MFQ<EIl6k1
R6
32
R150
R151
R152
R10
R11
!s100 iA_R5XcUgKD5BJPeb>kjZ2
!i10b 1
Eor_2
R37
R1
R2
R3
Z153 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
Z154 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd
l0
L4
VT2j]AcZoconT=;BL;SkgY2
R6
32
Z155 !s108 1590842241.869000
Z156 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
Z157 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd|
R10
R11
!s100 ZG_3QDbKPUn33AjdIJY>J0
!i10b 1
Aarch_or_2
R1
R2
DEx4 work 4 or_2 0 22 T2j]AcZoconT=;BL;SkgY2
l11
L10
VVMUbT][L0o1c>bbX;4C^>1
R6
32
R155
R156
R157
R10
R11
!s100 KERf20J81ObKVTkiN@JWb1
!i10b 1
Eor_5_gate
Z158 w1590763756
R1
R2
R3
Z159 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd
Z160 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd
l0
L4
V?[54WWYkb5Z8_WVbIP;bg2
R6
32
Z161 !s108 1590842241.585000
Z162 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd|
Z163 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OR_5_Gate.vhd|
R10
R11
!s100 8:W6_]<=`D4eio?8NIT5m2
!i10b 1
Aarch_or_5_gate
R1
R2
DEx4 work 9 or_5_gate 0 22 ?[54WWYkb5Z8_WVbIP;bg2
l16
L15
VPoLBX`IXFUfX]NYgieabR1
R6
32
R161
R162
R163
R10
R11
!s100 MhVI5WM:3e0PkFFBB2KW92
!i10b 1
Eoutput_register
R12
R1
R2
R3
Z164 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd
Z165 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd
l0
L5
V`U_^4TMMfNX]VRL^ScHiY1
R6
32
Z166 !s108 1590842242.115000
Z167 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd|
Z168 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Output_Register.vhd|
R10
R11
!s100 A8hWLfifaAf4k0d9dFiXE3
!i10b 1
Aarch_output_register
R1
R2
DEx4 work 15 output_register 0 22 `U_^4TMMfNX]VRL^ScHiY1
l14
L13
VFHDmh2T8G=fM2<b5ZP9FX3
R6
32
R166
R167
R168
R10
R11
!s100 ;`7=@Q[`fc`gEm5S_J@4?3
!i10b 1
Eparta
Z169 w1588713028
R25
R1
R2
R3
Z170 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
Z171 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd
l0
L5
Vd:jGTNZHH7cARm3PoW80m2
R6
32
Z172 !s108 1590842242.347000
Z173 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
Z174 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartA_ALU.vhd|
R10
R11
!s100 GHR6cn`g^lf5zffPj]hF73
!i10b 1
Aarcha
R25
R1
R2
DEx4 work 5 parta 0 22 d:jGTNZHH7cARm3PoW80m2
l14
L12
VHj;?Ke<cbjin>=[CQi==d3
R6
32
R172
R173
R174
R10
R11
!s100 0SgAdool`3K1hanVJYEOQ0
!i10b 1
Epartb
R169
R1
R2
R3
Z175 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
Z176 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd
l0
L4
V9aG[znQI291FbViOaHHaj2
R6
32
Z177 !s108 1590842242.633000
Z178 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
Z179 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartB_ALU.vhd|
R10
R11
!s100 NhI`kdXNhTmLIa<]o:0Gc2
!i10b 1
Aarchb
R1
R2
DEx4 work 5 partb 0 22 9aG[znQI291FbViOaHHaj2
l13
L11
V[]Cd_b^4dh>QYV5`fZhk:0
R6
32
R177
R178
R179
R10
R11
!s100 i81T137eP5hV9a0d^f^Dh0
!i10b 1
Epartc
R169
R25
R1
R2
R3
Z180 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
Z181 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd
l0
L5
VAc^CE7Fg:P9<80CBSj<g23
R6
32
Z182 !s108 1590842242.859000
Z183 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
Z184 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartC_ALU.vhd|
R10
R11
!s100 h4KM_kaF6^i[1FLa;MAgG0
!i10b 1
Aarchc
R25
R1
R2
DEx4 work 5 partc 0 22 Ac^CE7Fg:P9<80CBSj<g23
l17
L13
VR9N=aC9W8M?L97aaFdT^T2
R6
32
R182
R183
R184
R10
R11
!s100 V9zaCF2HiFRfJHY53^>jX0
!i10b 1
Epartd
R169
R25
R1
R2
R3
Z185 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
Z186 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd
l0
L5
VPPI9kFA<U8NJmOzM]2Sl12
R6
32
Z187 !s108 1590842243.269000
Z188 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
Z189 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PartD_ALU.vhd|
R10
R11
!s100 E]l<Q<8]NGD3TiOdNR_j<2
!i10b 1
Aarchd
R25
R1
R2
DEx4 work 5 partd 0 22 PPI9kFA<U8NJmOzM]2Sl12
l14
L13
V_FS_o>:o5EXhU[0oQaVMW1
R6
32
R187
R188
R189
R10
R11
!s100 1hYg9PQdRCeASU`jYPPAl3
!i10b 1
Epc
Z190 w1590815450
R1
R2
R3
Z191 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd
Z192 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd
l0
L4
VbHXS[bJbIKNdl:<dL3HRO3
R6
32
Z193 !s108 1590842243.583000
Z194 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd|
Z195 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PC_Register.vhd|
R10
R11
!s100 0om<kjH5M4a28?NE;c0VH2
!i10b 1
Aarch_pc
R1
R2
DEx4 work 2 pc 0 22 bHXS[bJbIKNdl:<dL3HRO3
l13
L12
Vo09nEJHkCGVCIz91[PjI32
R6
32
R193
R194
R195
R10
R11
!s100 RfZ7agIaX2MzcDaV?96J;0
!i10b 1
Epc_plus1
R12
R25
R1
R2
R3
Z196 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
Z197 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd
l0
L5
Vk[`T1jjd6mNh3I7z;D`nV0
R6
32
Z198 !s108 1590842235.701000
Z199 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
Z200 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd|
R10
R11
!s100 79>LY[T^nY4<l;eh4Rk==2
!i10b 1
Aarch_pc_plus1
R25
R1
R2
DEx4 work 8 pc_plus1 0 22 k[`T1jjd6mNh3I7z;D`nV0
l15
L12
V[;U;oB2AGjd[X9VZ_b=O;3
R6
32
R198
R199
R200
R10
R11
!s100 kk=SeOZDfIF3dVWA2MW8j0
!i10b 1
Epc_plus2
Z201 w1588717966
R25
R1
R2
R3
Z202 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
Z203 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd
l0
L5
V=R4O4zO0M_:f^YgZocJ1^3
R6
32
Z204 !s108 1590842236.049000
Z205 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
Z206 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd|
R10
R11
!s100 Qc`JDbgBJ>h4^gnGo82LO2
!i10b 1
Aarch_pc_plus2
R25
R1
R2
DEx4 work 8 pc_plus2 0 22 =R4O4zO0M_:f^YgZocJ1^3
l15
L12
V2C?;oCmgOnQDR6nem`aY63
R6
32
R204
R205
R206
R10
R11
!s100 ZFFjHZK=CFI1ZX7fKbC@f3
!i10b 1
Epreserved_ccr
R12
R1
R2
R3
Z207 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd
Z208 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd
l0
L5
VQGRm_ZM1zVe>hz3oWHbXE1
R6
32
Z209 !s108 1590842243.861000
Z210 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd|
Z211 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/PreservedConditionCode_Register.vhd|
R10
R11
!s100 NM@]>9EZa9J5:^jL2YmT:3
!i10b 1
Aarch_preserved_ccr
R1
R2
DEx4 work 13 preserved_ccr 0 22 QGRm_ZM1zVe>hz3oWHbXE1
l16
L14
VbA;4SPPh6lDQK4Cg24SLW2
R6
32
R209
R210
R211
R10
R11
!s100 U;nAR>4;]WGG6hmYNOkXh1
!i10b 1
Eregisterfile
R18
R1
R2
R3
Z212 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd
Z213 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd
l0
L4
V^lbOAIiZg50Ph338mF14z2
R6
32
Z214 !s108 1590842244.428000
Z215 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd|
Z216 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Registerfile.vhd|
R10
R11
!s100 FaoCHJRMPI66;=gOnKi`z3
!i10b 1
Aarch_registerfile
R1
R2
DEx4 work 12 registerfile 0 22 ^lbOAIiZg50Ph338mF14z2
l62
L16
VlJHXV4BaXniEb5=k6RONT1
R6
32
R214
R215
R216
R10
R11
!s100 H<O27=DQ[faLTkSQdi?ao3
!i10b 1
Eregisterr
R37
R1
R2
R3
Z217 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd
Z218 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd
l0
L5
VDcceU0@gjU[5UalfM1^n92
R6
32
Z219 !s108 1590842244.158000
Z220 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd|
Z221 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Register.vhd|
R10
R11
!s100 7T98bmd_F=23WdYHnE2kI0
!i10b 1
Aarch_registerr
R1
R2
DEx4 work 9 registerr 0 22 DcceU0@gjU[5UalfM1^n92
l14
L13
VFiCDO;;YZo4THK>FRBW^U1
R6
32
R219
R220
R221
R10
R11
!s100 >PFXzZoQDNe>GL68OiOQ_3
!i10b 1
Esignextend
Z222 w1590584321
R25
R1
R2
R3
Z223 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd
Z224 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd
l0
L5
V9Z]^MQdQ?lJlz?LoD=DWQ2
R6
32
Z225 !s108 1590842244.683000
Z226 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd|
Z227 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd|
R10
R11
!s100 VMGCkGgV<db]hfK82ULLY0
!i10b 1
Aarch_signextend
R25
R1
R2
DEx4 work 10 signextend 0 22 9Z]^MQdQ?lJlz?LoD=DWQ2
l15
L12
VDkcY^mLa?^]THz1`cjaBJ2
R6
32
R225
R226
R227
R10
R11
!s100 35nVJL4]Qa;m`o;nf4Z1K0
!i10b 1
Esp_register
Z228 w1590774907
R25
R1
R2
R3
Z229 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
Z230 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd
l0
L5
V5YC?^OOa<HN6FdkiM2KA;1
R6
32
Z231 !s108 1590842244.962000
Z232 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
Z233 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SP_Register.vhd|
R10
R11
!s100 ml?7<b>=S4FIV0j=F6@Iz2
!i10b 1
Aarch_sp_register
R25
R1
R2
DEx4 work 11 sp_register 0 22 5YC?^OOa<HN6FdkiM2KA;1
l14
L13
VB7>b0OgE1^d<Rd5IHNkU33
R6
32
R231
R232
R233
R10
R11
!s100 @V`bfjjbLoTh@ZL;Q;;EJ2
!i10b 1
Estack_cu
Z234 w1590828504
R25
R1
R2
R3
Z235 8D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd
Z236 FD:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd
l0
L6
VMH;g[[gU8TdZBUISfSZR]3
R6
32
Z237 !s108 1590842245.225000
Z238 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd|
Z239 !s107 D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Stack_CU.vhd|
R10
R11
!s100 94mzc4JQ:Tf=FcW^DD=o]1
!i10b 1
Aarch_stack_cu
R25
R1
R2
DEx4 work 8 stack_cu 0 22 MH;g[[gU8TdZBUISfSZR]3
l32
L20
V]=knGh[g9[m`k]hWZbVAB1
R6
32
R237
R238
R239
R10
R11
!s100 _;EO^NfC]_MW5UbJNkoGL2
!i10b 1
