Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Jun 19 17:12:40 2016
| Host         : ubuntu running 64-bit Ubuntu 16.04 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.540        0.000                      0                  149        0.104        0.000                      0                  149        3.000        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_fpga_0            {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out3_clk_wiz_0  {0.000 15.000}     30.000          33.333          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                              3.000        0.000                       0                     2  
  clk_out2_clk_wiz_0       17.540        0.000                      0                   24        0.252        0.000                      0                   24        9.500        0.000                       0                    26  
  clk_out3_clk_wiz_0       24.786        0.000                      0                  125        0.104        0.000                      0                  125       14.500        0.000                       0                    77  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.540ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.458 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.458    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_6
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.575    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[21]/C
                         clock pessimism              0.268    23.035    
                         clock uncertainty           -0.098    22.937    
    SLICE_X37Y44         FDCE (Setup_fdce_C_D)        0.062    22.999    design_1_i/panel_test_0/inst/counter50_reg[21]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                 17.540    

Slack (MET) :             17.561ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.437 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.437    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_4
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.575    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[23]/C
                         clock pessimism              0.268    23.035    
                         clock uncertainty           -0.098    22.937    
    SLICE_X37Y44         FDCE (Setup_fdce_C_D)        0.062    22.999    design_1_i/panel_test_0/inst/counter50_reg[23]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                 17.561    

Slack (MET) :             17.635ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.363 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.363    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_5
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.575    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[22]/C
                         clock pessimism              0.268    23.035    
                         clock uncertainty           -0.098    22.937    
    SLICE_X37Y44         FDCE (Setup_fdce_C_D)        0.062    22.999    design_1_i/panel_test_0/inst/counter50_reg[22]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                 17.635    

Slack (MET) :             17.651ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.347 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.347    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_7
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.575    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/C
                         clock pessimism              0.268    23.035    
                         clock uncertainty           -0.098    22.937    
    SLICE_X37Y44         FDCE (Setup_fdce_C_D)        0.062    22.999    design_1_i/panel_test_0/inst/counter50_reg[20]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                 17.651    

Slack (MET) :             17.654ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.344 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.344    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_6
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.575    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[17]/C
                         clock pessimism              0.268    23.035    
                         clock uncertainty           -0.098    22.937    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.062    22.999    design_1_i/panel_test_0/inst/counter50_reg[17]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 17.654    

Slack (MET) :             17.675ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.323 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.323    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_4
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.575    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/C
                         clock pessimism              0.268    23.035    
                         clock uncertainty           -0.098    22.937    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.062    22.999    design_1_i/panel_test_0/inst/counter50_reg[19]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                 17.675    

Slack (MET) :             17.749ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.249 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.249    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_5
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.575    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[18]/C
                         clock pessimism              0.268    23.035    
                         clock uncertainty           -0.098    22.937    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.062    22.999    design_1_i/panel_test_0/inst/counter50_reg[18]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -5.249    
  -------------------------------------------------------------------
                         slack                                 17.749    

Slack (MET) :             17.765ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.233 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.233    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_7
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.575    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/C
                         clock pessimism              0.268    23.035    
                         clock uncertainty           -0.098    22.937    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.062    22.999    design_1_i/panel_test_0/inst/counter50_reg[16]
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                 17.765    

Slack (MET) :             17.767ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.230 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.230    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_6
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.574    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[13]/C
                         clock pessimism              0.268    23.034    
                         clock uncertainty           -0.098    22.936    
    SLICE_X37Y42         FDCE (Setup_fdce_C_D)        0.062    22.998    design_1_i/panel_test_0/inst/counter50_reg[13]
  -------------------------------------------------------------------
                         required time                         22.998    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                 17.767    

Slack (MET) :             17.788ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 22.767 - 20.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.750     3.058    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.456     3.514 r  design_1_i/panel_test_0/inst/counter50_reg[1]/Q
                         net (fo=1, routed)           0.480     3.994    design_1_i/panel_test_0/inst/counter50_reg_n_0_[1]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.209 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.209    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_4
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    22.680    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    19.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    21.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.574    22.767    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/C
                         clock pessimism              0.268    23.034    
                         clock uncertainty           -0.098    22.936    
    SLICE_X37Y42         FDCE (Setup_fdce_C_D)        0.062    22.998    design_1_i/panel_test_0/inst/counter50_reg[15]
  -------------------------------------------------------------------
                         required time                         22.998    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                 17.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.589     0.930    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y41         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141     1.071 r  design_1_i/panel_test_0/inst/counter50_reg[11]/Q
                         net (fo=1, routed)           0.108     1.179    design_1_i/panel_test_0/inst/counter50_reg_n_0_[11]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.287 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.287    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_4
    SLICE_X37Y41         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.858     1.228    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y41         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[11]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.105     1.035    design_1_i/panel_test_0/inst/counter50_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.589     0.930    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.071 r  design_1_i/panel_test_0/inst/counter50_reg[15]/Q
                         net (fo=1, routed)           0.108     1.179    design_1_i/panel_test_0/inst/counter50_reg_n_0_[15]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.287 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.287    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_4
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.858     1.228    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[15]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.105     1.035    design_1_i/panel_test_0/inst/counter50_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.588     0.929    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  design_1_i/panel_test_0/inst/counter50_reg[3]/Q
                         net (fo=1, routed)           0.108     1.178    design_1_i/panel_test_0/inst/counter50_reg_n_0_[3]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.286 r  design_1_i/panel_test_0/inst/counter50_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.286    design_1_i/panel_test_0/inst/counter50_reg[0]_i_1_n_4
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.857     1.227    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y39         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[3]/C
                         clock pessimism             -0.298     0.929    
    SLICE_X37Y39         FDCE (Hold_fdce_C_D)         0.105     1.034    design_1_i/panel_test_0/inst/counter50_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.589     0.930    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141     1.071 r  design_1_i/panel_test_0/inst/counter50_reg[7]/Q
                         net (fo=1, routed)           0.108     1.179    design_1_i/panel_test_0/inst/counter50_reg_n_0_[7]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.287 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.287    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_4
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.858     1.228    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[7]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X37Y40         FDCE (Hold_fdce_C_D)         0.105     1.035    design_1_i/panel_test_0/inst/counter50_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.590     0.931    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  design_1_i/panel_test_0/inst/counter50_reg[19]/Q
                         net (fo=1, routed)           0.108     1.180    design_1_i/panel_test_0/inst/counter50_reg_n_0_[19]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.288 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_4
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.859     1.229    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[19]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.105     1.036    design_1_i/panel_test_0/inst/counter50_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.589     0.930    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141     1.071 r  design_1_i/panel_test_0/inst/counter50_reg[12]/Q
                         net (fo=1, routed)           0.105     1.176    design_1_i/panel_test_0/inst/counter50_reg_n_0_[12]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.291 r  design_1_i/panel_test_0/inst/counter50_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.291    design_1_i/panel_test_0/inst/counter50_reg[12]_i_1_n_7
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.858     1.228    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y42         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[12]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.105     1.035    design_1_i/panel_test_0/inst/counter50_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.590     0.931    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  design_1_i/panel_test_0/inst/counter50_reg[16]/Q
                         net (fo=1, routed)           0.105     1.177    design_1_i/panel_test_0/inst/counter50_reg_n_0_[16]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.292 r  design_1_i/panel_test_0/inst/counter50_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.292    design_1_i/panel_test_0/inst/counter50_reg[16]_i_1_n_7
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.859     1.229    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y43         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[16]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.105     1.036    design_1_i/panel_test_0/inst/counter50_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.590     0.931    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.141     1.072 r  design_1_i/panel_test_0/inst/counter50_reg[20]/Q
                         net (fo=1, routed)           0.105     1.177    design_1_i/panel_test_0/inst/counter50_reg_n_0_[20]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.292 r  design_1_i/panel_test_0/inst/counter50_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.292    design_1_i/panel_test_0/inst/counter50_reg[23]_i_1_n_7
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.859     1.229    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y44         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[20]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.105     1.036    design_1_i/panel_test_0/inst/counter50_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.589     0.930    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141     1.071 r  design_1_i/panel_test_0/inst/counter50_reg[4]/Q
                         net (fo=1, routed)           0.105     1.176    design_1_i/panel_test_0/inst/counter50_reg_n_0_[4]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.291 r  design_1_i/panel_test_0/inst/counter50_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.291    design_1_i/panel_test_0/inst/counter50_reg[4]_i_1_n_7
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.858     1.228    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y40         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[4]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X37Y40         FDCE (Hold_fdce_C_D)         0.105     1.035    design_1_i/panel_test_0/inst/counter50_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/counter50_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/panel_test_0/inst/counter50_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.589     0.930    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y41         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141     1.071 r  design_1_i/panel_test_0/inst/counter50_reg[8]/Q
                         net (fo=1, routed)           0.105     1.176    design_1_i/panel_test_0/inst/counter50_reg_n_0_[8]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.291 r  design_1_i/panel_test_0/inst/counter50_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.291    design_1_i/panel_test_0/inst/counter50_reg[8]_i_1_n_7
    SLICE_X37Y41         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.858     1.228    design_1_i/panel_test_0/inst/clk50
    SLICE_X37Y41         FDCE                                         r  design_1_i/panel_test_0/inst/counter50_reg[8]/C
                         clock pessimism             -0.298     0.930    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.105     1.035    design_1_i/panel_test_0/inst/counter50_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y42     design_1_i/panel_test_0/inst/counter50_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y42     design_1_i/panel_test_0/inst/counter50_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y42     design_1_i/panel_test_0/inst/counter50_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y42     design_1_i/panel_test_0/inst/counter50_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y43     design_1_i/panel_test_0/inst/counter50_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y43     design_1_i/panel_test_0/inst/counter50_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y42     design_1_i/panel_test_0/inst/counter50_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y42     design_1_i/panel_test_0/inst/counter50_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y42     design_1_i/panel_test_0/inst/counter50_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y42     design_1_i/panel_test_0/inst/counter50_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y43     design_1_i/panel_test_0/inst/counter50_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y43     design_1_i/panel_test_0/inst/counter50_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y43     design_1_i/panel_test_0/inst/counter50_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y43     design_1_i/panel_test_0/inst/counter50_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y44     design_1_i/panel_test_0/inst/counter50_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y44     design_1_i/panel_test_0/inst/counter50_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y44     design_1_i/panel_test_0/inst/counter50_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y44     design_1_i/panel_test_0/inst/counter50_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X37Y41     design_1_i/panel_test_0/inst/counter50_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.786ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.014ns (21.452%)  route 3.713ns (78.548%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 32.727 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 r  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.596     5.435    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.559 f  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.455     6.014    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_3_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     6.138 r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[0]_i_1/O
                         net (fo=2, routed)           0.679     6.817    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_3
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.941 r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_7/O
                         net (fo=2, routed)           0.759     7.700    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_3
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.535    32.727    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.231    32.957    
                         clock uncertainty           -0.112    32.845    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    32.485    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.485    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 24.786    

Slack (MET) :             25.185ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.014ns (23.452%)  route 3.310ns (76.548%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 32.723 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 r  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.596     5.435    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.559 f  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.455     6.014    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_3_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     6.138 r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[0]_i_1/O
                         net (fo=2, routed)           0.679     6.817    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_3
    SLICE_X34Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.941 r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_7/O
                         net (fo=2, routed)           0.356     7.297    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_5
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.531    32.723    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.231    32.953    
                         clock uncertainty           -0.112    32.841    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    32.481    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         32.481    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                 25.185    

Slack (MET) :             25.250ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 0.918ns (20.973%)  route 3.459ns (79.027%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 32.684 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 r  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.490     5.329    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.453 f  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          1.034     6.486    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X33Y32         LUT2 (Prop_lut2_I1_O)        0.152     6.638 r  design_1_i/panel_test_0/inst/matrix/timer[0]_i_1/O
                         net (fo=1, routed)           0.712     7.350    design_1_i/panel_test_0/inst/matrix/timer[0]_i_1_n_0
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.492    32.684    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                         clock pessimism              0.289    32.973    
                         clock uncertainty           -0.112    32.861    
    SLICE_X32Y32         FDCE (Setup_fdce_C_D)       -0.261    32.600    design_1_i/panel_test_0/inst/matrix/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         32.600    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 25.250    

Slack (MET) :             25.967ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/blank_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.890ns (24.106%)  route 2.802ns (75.894%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 32.682 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 f  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.490     5.329    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.453 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.616     6.069    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I0_O)        0.124     6.193 r  design_1_i/panel_test_0/inst/matrix/blank_i_1/O
                         net (fo=1, routed)           0.472     6.665    design_1_i/panel_test_0/inst/matrix/blank_i_1_n_0
    SLICE_X34Y31         FDPE                                         r  design_1_i/panel_test_0/inst/matrix/blank_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.490    32.682    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X34Y31         FDPE                                         r  design_1_i/panel_test_0/inst/matrix/blank_reg/C
                         clock pessimism              0.231    32.913    
                         clock uncertainty           -0.112    32.801    
    SLICE_X34Y31         FDPE (Setup_fdpe_C_CE)      -0.169    32.632    design_1_i/panel_test_0/inst/matrix/blank_reg
  -------------------------------------------------------------------
                         required time                         32.632    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                 25.967    

Slack (MET) :             25.975ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.890ns (24.144%)  route 2.796ns (75.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 32.686 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 f  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.490     5.329    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.453 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.575     6.028    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.152 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.507     6.659    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.494    32.686    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
                         clock pessimism              0.265    32.951    
                         clock uncertainty           -0.112    32.839    
    SLICE_X33Y34         FDCE (Setup_fdce_C_CE)      -0.205    32.634    design_1_i/panel_test_0/inst/matrix/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         32.634    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                 25.975    

Slack (MET) :             25.975ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.890ns (24.144%)  route 2.796ns (75.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 32.686 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 f  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.490     5.329    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.453 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.575     6.028    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.152 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.507     6.659    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.494    32.686    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
                         clock pessimism              0.265    32.951    
                         clock uncertainty           -0.112    32.839    
    SLICE_X33Y34         FDCE (Setup_fdce_C_CE)      -0.205    32.634    design_1_i/panel_test_0/inst/matrix/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         32.634    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                 25.975    

Slack (MET) :             26.052ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.890ns (23.652%)  route 2.873ns (76.348%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 32.685 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 r  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.596     5.435    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.559 f  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.454     6.013    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_3_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     6.137 r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_1/O
                         net (fo=2, routed)           0.599     6.736    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y33         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.493    32.685    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X34Y33         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.231    32.916    
                         clock uncertainty           -0.112    32.804    
    SLICE_X34Y33         FDCE (Setup_fdce_C_D)       -0.016    32.788    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                 26.052    

Slack (MET) :             26.121ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.890ns (25.147%)  route 2.649ns (74.853%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 32.685 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 f  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.490     5.329    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.453 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.575     6.028    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.152 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.360     6.512    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X33Y33         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.493    32.685    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X33Y33         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[2]/C
                         clock pessimism              0.265    32.950    
                         clock uncertainty           -0.112    32.838    
    SLICE_X33Y33         FDCE (Setup_fdce_C_CE)      -0.205    32.633    design_1_i/panel_test_0/inst/matrix/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         32.633    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                 26.121    

Slack (MET) :             26.121ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.890ns (25.147%)  route 2.649ns (74.853%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 32.685 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 f  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 f  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.490     5.329    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.453 r  design_1_i/panel_test_0/inst/matrix/blank_i_3/O
                         net (fo=15, routed)          0.575     6.028    design_1_i/panel_test_0/inst/matrix/blank_i_3_n_0
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.152 r  design_1_i/panel_test_0/inst/matrix/delay[3]_i_1/O
                         net (fo=4, routed)           0.360     6.512    design_1_i/panel_test_0/inst/matrix/delay[3]_i_1_n_0
    SLICE_X33Y33         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.493    32.685    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X33Y33         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
                         clock pessimism              0.265    32.950    
                         clock uncertainty           -0.112    32.838    
    SLICE_X33Y33         FDCE (Setup_fdce_C_CE)      -0.205    32.633    design_1_i/panel_test_0/inst/matrix/delay_reg[3]
  -------------------------------------------------------------------
                         required time                         32.633    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                 26.121    

Slack (MET) :             26.167ns  (required time - arrival time)
  Source:                 design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (clk_out3_clk_wiz_0 rise@30.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.890ns (24.399%)  route 2.758ns (75.601%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 32.684 - 30.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.677     2.985    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -0.553 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     1.207    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.665     2.973    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X32Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.518     3.491 r  design_1_i/panel_test_0/inst/matrix/timer_reg[0]/Q
                         net (fo=3, routed)           1.224     4.715    design_1_i/panel_test_0/inst/matrix/timer_reg_n_0_[0]
    SLICE_X33Y32         LUT4 (Prop_lut4_I2_O)        0.124     4.839 r  design_1_i/panel_test_0/inst/matrix/blank_i_4/O
                         net (fo=2, routed)           0.596     5.435    design_1_i/panel_test_0/inst/matrix/blank_i_4_n_0
    SLICE_X34Y34         LUT4 (Prop_lut4_I1_O)        0.124     5.559 f  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_3/O
                         net (fo=2, routed)           0.455     6.014    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[1]_i_3_n_0
    SLICE_X34Y33         LUT5 (Prop_lut5_I1_O)        0.124     6.138 r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[0]_i_1/O
                         net (fo=2, routed)           0.483     6.621    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state[0]_i_1_n_0
    SLICE_X34Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    31.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.487    32.679    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    29.502 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    31.101    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.192 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          1.492    32.684    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X34Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.231    32.915    
                         clock uncertainty           -0.112    32.803    
    SLICE_X34Y32         FDCE (Setup_fdce_C_D)       -0.016    32.787    design_1_i/panel_test_0/inst/matrix/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         32.787    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                 26.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.933%)  route 0.203ns (59.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.557     0.898    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X35Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[0]/Q
                         net (fo=11, routed)          0.203     1.242    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.867     1.237    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.955    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.138    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.725%)  route 0.233ns (62.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.557     0.898    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X35Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/Q
                         net (fo=4, routed)           0.233     1.271    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.867     1.237    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.955    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.138    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.514%)  route 0.138ns (49.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.586     0.927    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X36Y35         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/Q
                         net (fo=5, routed)           0.138     1.206    design_1_i/panel_test_0/inst/matrix/rd_addr[9]
    SLICE_X36Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.853     1.223    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X36Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[2]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.070     1.011    design_1_i/panel_test_0/inst/matrix/a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.989%)  route 0.300ns (68.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.558     0.899    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X35Y33         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141     1.040 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[4]/Q
                         net (fo=7, routed)           0.300     1.339    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.867     1.237    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.955    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.138    design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.301%)  route 0.309ns (68.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.557     0.898    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X35Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[0]/Q
                         net (fo=11, routed)          0.309     1.348    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.872     1.242    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.960    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.143    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.822%)  route 0.154ns (52.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.586     0.927    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X36Y35         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[0]/Q
                         net (fo=7, routed)           0.154     1.221    design_1_i/panel_test_0/inst/matrix/rd_addr[7]
    SLICE_X36Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.853     1.223    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X36Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/a_reg[0]/C
                         clock pessimism             -0.282     0.941    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.070     1.011    design_1_i/panel_test_0/inst/matrix/a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.390%)  route 0.127ns (40.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.557     0.898    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X35Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/Q
                         net (fo=4, routed)           0.127     1.166    design_1_i/panel_test_0/inst/matrix/rd_addr[6]
    SLICE_X35Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.211 r  design_1_i/panel_test_0/inst/matrix/rd_col[6]_i_1/O
                         net (fo=1, routed)           0.000     1.211    design_1_i/panel_test_0/inst/matrix/rd_col[6]
    SLICE_X35Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.824     1.194    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X35Y32         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]/C
                         clock pessimism             -0.296     0.898    
    SLICE_X35Y32         FDCE (Hold_fdce_C_D)         0.091     0.989    design_1_i/panel_test_0/inst/matrix/rd_col_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.500%)  route 0.137ns (42.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.559     0.900    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/Q
                         net (fo=7, routed)           0.137     1.178    design_1_i/panel_test_0/inst/matrix/delay_reg_n_0_[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.223 r  design_1_i/panel_test_0/inst/matrix/delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.223    design_1_i/panel_test_0/inst/matrix/delay[0]
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.825     1.195    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
                         clock pessimism             -0.295     0.900    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.092     0.992    design_1_i/panel_test_0/inst/matrix/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/delay_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.323%)  route 0.138ns (42.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.559     0.900    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/Q
                         net (fo=7, routed)           0.138     1.179    design_1_i/panel_test_0/inst/matrix/delay_reg_n_0_[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.224 r  design_1_i/panel_test_0/inst/matrix/delay[1]_i_1/O
                         net (fo=1, routed)           0.000     1.224    design_1_i/panel_test_0/inst/matrix/delay[1]
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.825     1.195    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X33Y34         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
                         clock pessimism             -0.295     0.900    
    SLICE_X33Y34         FDCE (Hold_fdce_C_D)         0.091     0.991    design_1_i/panel_test_0/inst/matrix/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.973%)  route 0.329ns (70.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.546     0.887    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.167 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482     0.315    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.586     0.927    design_1_i/panel_test_0/inst/matrix/clk_out3
    SLICE_X36Y35         FDCE                                         r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  design_1_i/panel_test_0/inst/matrix/rd_row_reg[2]/Q
                         net (fo=5, routed)           0.329     1.397    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.812     1.182    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.187 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528     0.341    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=75, routed)          0.872     1.242    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.262     0.980    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.163    design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         30.000      27.424     RAMB36_X2Y7      design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.000      27.424     RAMB36_X2Y7      design_1_i/panel_test_0/inst/matrix/bram_top/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         30.000      27.424     RAMB36_X2Y6      design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         30.000      27.424     RAMB36_X2Y6      design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y1    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         30.000      28.751     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X34Y35     design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X34Y34     design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X33Y34     design_1_i/panel_test_0/inst/matrix/delay_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.000      29.000     SLICE_X33Y34     design_1_i/panel_test_0/inst/matrix/delay_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.000      183.360    MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X33Y33     design_1_i/panel_test_0/inst/matrix/delay_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X33Y33     design_1_i/panel_test_0/inst/matrix/delay_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y41     design_1_i/panel_test_0/inst/counter10_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y41     design_1_i/panel_test_0/inst/counter10_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y42     design_1_i/panel_test_0/inst/counter10_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y42     design_1_i/panel_test_0/inst/counter10_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y42     design_1_i/panel_test_0/inst/counter10_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y42     design_1_i/panel_test_0/inst/counter10_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X34Y33     design_1_i/panel_test_0/inst/matrix/rd_bit_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X34Y32     design_1_i/panel_test_0/inst/matrix/rd_bit_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X34Y35     design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/design_1_i/panel_test_0/inst/matrix/bram_bottom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y36     design_1_i/panel_test_0/inst/matrix/g0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y39     design_1_i/panel_test_0/inst/counter10_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y41     design_1_i/panel_test_0/inst/counter10_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y41     design_1_i/panel_test_0/inst/counter10_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y42     design_1_i/panel_test_0/inst/counter10_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y42     design_1_i/panel_test_0/inst/counter10_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y42     design_1_i/panel_test_0/inst/counter10_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y42     design_1_i/panel_test_0/inst/counter10_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.000      14.500     SLICE_X36Y43     design_1_i/panel_test_0/inst/counter10_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/panel_test_0/inst/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



