// Seed: 2099633601
module module_0 (
    output tri1 id_0,
    input wor id_1,
    input uwire id_2,
    output wand id_3,
    output uwire id_4,
    output tri1 id_5,
    output supply1 id_6,
    output wand id_7,
    input supply1 id_8,
    output tri id_9,
    input wor id_10,
    input tri0 id_11,
    output supply1 id_12,
    output wor id_13,
    output wor id_14,
    input supply1 id_15,
    output wire id_16,
    input tri1 id_17,
    output wor id_18,
    output supply0 id_19,
    output wand id_20,
    id_22
);
  wor id_23 = -1;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    input uwire id_5,
    input tri0 id_6,
    output supply0 id_7,
    output wor id_8,
    output wire id_9,
    output logic id_10,
    output supply0 id_11,
    input wor id_12,
    input tri0 id_13,
    input tri1 id_14,
    output tri0 id_15,
    input wire id_16
);
  wire id_18;
  initial @(posedge 1) id_10 <= -1;
  assign id_9 = 1 + 1;
  module_0 modCall_1 (
      id_4,
      id_16,
      id_6,
      id_4,
      id_8,
      id_7,
      id_4,
      id_7,
      id_6,
      id_1,
      id_5,
      id_16,
      id_15,
      id_7,
      id_4,
      id_0,
      id_1,
      id_5,
      id_8,
      id_4,
      id_9
  );
endmodule
