<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Head Football: UART&#39;s Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Head Football<span id="projectnumber">&#160;1.0.0</span>
   </div>
   <div id="projectbrief">Supernatural Football</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">UART's Registers<div class="ingroups"><a class="el" href="group___u_a_r_t_macros.html">UART Macros</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>8-bit registers' addresses  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for UART's Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group___u_a_r_t_regs.png" border="0" usemap="#agroup______u__a__r__t__regs" alt=""/></div>
<map name="agroup______u__a__r__t__regs" id="agroup______u__a__r__t__regs">
<area shape="rect" href="group___u_a_r_t_macros.html" title="Constants for programming the UART &#45; Universal Asynchronous Receiver&#45;Transmitter (Serial&#45;Port)." alt="" coords="5,5,113,31"/>
<area shape="rect" title="8&#45;bit registers&#39; addresses" alt="" coords="161,5,295,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga88135060cd7c85ef5c49d605ea9b4cae" id="r_ga88135060cd7c85ef5c49d605ea9b4cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga88135060cd7c85ef5c49d605ea9b4cae">UART_SR</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga88135060cd7c85ef5c49d605ea9b4cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scratchpad Register (Read / Write)  <br /></td></tr>
<tr class="separator:ga88135060cd7c85ef5c49d605ea9b4cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71067c48bdde7dc6c5d0a1c56746e776" id="r_ga71067c48bdde7dc6c5d0a1c56746e776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga71067c48bdde7dc6c5d0a1c56746e776">UART_MSR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga71067c48bdde7dc6c5d0a1c56746e776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Status Register (R)  <br /></td></tr>
<tr class="separator:ga71067c48bdde7dc6c5d0a1c56746e776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8ac527073d763bac90daba987361c6" id="r_ga0f8ac527073d763bac90daba987361c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0f8ac527073d763bac90daba987361c6">UART_LSR</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga0f8ac527073d763bac90daba987361c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Status Register (R)  <br /></td></tr>
<tr class="separator:ga0f8ac527073d763bac90daba987361c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef39bc0942ddd0411d87001d12224f4" id="r_ga8ef39bc0942ddd0411d87001d12224f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8ef39bc0942ddd0411d87001d12224f4">UART_MCR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga8ef39bc0942ddd0411d87001d12224f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Control Register (R/W)  <br /></td></tr>
<tr class="separator:ga8ef39bc0942ddd0411d87001d12224f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c30861e332468c7f1998648e706740" id="r_ga36c30861e332468c7f1998648e706740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga36c30861e332468c7f1998648e706740">UART_LCR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga36c30861e332468c7f1998648e706740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Control Register (R/W)  <br /></td></tr>
<tr class="separator:ga36c30861e332468c7f1998648e706740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220a678f91ca8244b30fe813200c26c1" id="r_ga220a678f91ca8244b30fe813200c26c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga220a678f91ca8244b30fe813200c26c1">UART_FCR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga220a678f91ca8244b30fe813200c26c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register (W)  <br /></td></tr>
<tr class="separator:ga220a678f91ca8244b30fe813200c26c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16add7e6b9f91a6698c5910704111b68" id="r_ga16add7e6b9f91a6698c5910704111b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga16add7e6b9f91a6698c5910704111b68">UART_IIR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga16add7e6b9f91a6698c5910704111b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification Reg (R)  <br /></td></tr>
<tr class="separator:ga16add7e6b9f91a6698c5910704111b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f95172026aa533407e357e73b04551" id="r_ga63f95172026aa533407e357e73b04551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga63f95172026aa533407e357e73b04551">UART_DLM</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga63f95172026aa533407e357e73b04551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch MSB (Overloaded address - accessible if DLAB of LCR is 1)  <br /></td></tr>
<tr class="separator:ga63f95172026aa533407e357e73b04551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7aaa372e86b3aa99e6c78242be2722" id="r_gaaf7aaa372e86b3aa99e6c78242be2722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaaf7aaa372e86b3aa99e6c78242be2722">UART_IER</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaaf7aaa372e86b3aa99e6c78242be2722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register (R/W)  <br /></td></tr>
<tr class="separator:gaaf7aaa372e86b3aa99e6c78242be2722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff21e0cfc73a2db80c3907c5cac5a61" id="r_ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ff21e0cfc73a2db80c3907c5cac5a61">UART_DLL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch LSB (Overloaded address - accessible if DLAB of LCR is 1)  <br /></td></tr>
<tr class="separator:ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a676f075475e46d27eb878977b867ec" id="r_ga7a676f075475e46d27eb878977b867ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7a676f075475e46d27eb878977b867ec">UART_THR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7a676f075475e46d27eb878977b867ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register - Sending character (W)  <br /></td></tr>
<tr class="separator:ga7a676f075475e46d27eb878977b867ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb7d5a767dae7774aa2b4be28e20a7e" id="r_ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3eb7d5a767dae7774aa2b4be28e20a7e">UART_RBR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RBR Receiver Buffer Register - Read received character (R)  <br /></td></tr>
<tr class="separator:ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>8-bit registers' addresses </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga7ff21e0cfc73a2db80c3907c5cac5a61" name="ga7ff21e0cfc73a2db80c3907c5cac5a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff21e0cfc73a2db80c3907c5cac5a61">&#9670;&#160;</a></span>UART_DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor Latch LSB (Overloaded address - accessible if DLAB of LCR is 1) </p>

</div>
</div>
<a id="ga63f95172026aa533407e357e73b04551" name="ga63f95172026aa533407e357e73b04551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63f95172026aa533407e357e73b04551">&#9670;&#160;</a></span>UART_DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DLM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Divisor Latch MSB (Overloaded address - accessible if DLAB of LCR is 1) </p>

</div>
</div>
<a id="ga220a678f91ca8244b30fe813200c26c1" name="ga220a678f91ca8244b30fe813200c26c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga220a678f91ca8244b30fe813200c26c1">&#9670;&#160;</a></span>UART_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FCR&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Control Register (W) </p>

</div>
</div>
<a id="gaaf7aaa372e86b3aa99e6c78242be2722" name="gaaf7aaa372e86b3aa99e6c78242be2722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf7aaa372e86b3aa99e6c78242be2722">&#9670;&#160;</a></span>UART_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IER&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Register (R/W) </p>

</div>
</div>
<a id="ga16add7e6b9f91a6698c5910704111b68" name="ga16add7e6b9f91a6698c5910704111b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16add7e6b9f91a6698c5910704111b68">&#9670;&#160;</a></span>UART_IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IIR&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Identification Reg (R) </p>

</div>
</div>
<a id="ga36c30861e332468c7f1998648e706740" name="ga36c30861e332468c7f1998648e706740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c30861e332468c7f1998648e706740">&#9670;&#160;</a></span>UART_LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line Control Register (R/W) </p>

</div>
</div>
<a id="ga0f8ac527073d763bac90daba987361c6" name="ga0f8ac527073d763bac90daba987361c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f8ac527073d763bac90daba987361c6">&#9670;&#160;</a></span>UART_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LSR&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line Status Register (R) </p>

</div>
</div>
<a id="ga8ef39bc0942ddd0411d87001d12224f4" name="ga8ef39bc0942ddd0411d87001d12224f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ef39bc0942ddd0411d87001d12224f4">&#9670;&#160;</a></span>UART_MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MCR&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem Control Register (R/W) </p>

</div>
</div>
<a id="ga71067c48bdde7dc6c5d0a1c56746e776" name="ga71067c48bdde7dc6c5d0a1c56746e776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71067c48bdde7dc6c5d0a1c56746e776">&#9670;&#160;</a></span>UART_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MSR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem Status Register (R) </p>

</div>
</div>
<a id="ga3eb7d5a767dae7774aa2b4be28e20a7e" name="ga3eb7d5a767dae7774aa2b4be28e20a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eb7d5a767dae7774aa2b4be28e20a7e">&#9670;&#160;</a></span>UART_RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RBR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RBR Receiver Buffer Register - Read received character (R) </p>

</div>
</div>
<a id="ga88135060cd7c85ef5c49d605ea9b4cae" name="ga88135060cd7c85ef5c49d605ea9b4cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88135060cd7c85ef5c49d605ea9b4cae">&#9670;&#160;</a></span>UART_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_SR&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Scratchpad Register (Read / Write) </p>

</div>
</div>
<a id="ga7a676f075475e46d27eb878977b867ec" name="ga7a676f075475e46d27eb878977b867ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a676f075475e46d27eb878977b867ec">&#9670;&#160;</a></span>UART_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_THR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Holding Register - Sending character (W) </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
