2X.50ns.TH70        PAM_MODE_TEST\/12C_2X_CXL_50ns_2MBLLC_TH70
4X.10ns.TH70        PAM_MODE_TEST\/12C_4X_CXL_10ns_1MBLLC_TH70
4X.50ns.TH50        PAM_MODE_TEST\/12C_4X_CXL_50ns_1MBLLC_TH50
4X.50ns.TH60        PAM_MODE_TEST\/12C_4X_CXL_50ns_1MBLLC_TH60
4X.50ns.TH70        PAM_MODE_TEST\/12C_4X_CXL_50ns_1MBLLC_TH70
4X.70ns.TH70        PAM_MODE_TEST\/12C_4X_CXL_70ns_1MBLLC_TH70
8Xasym.50ns.TH70    PAM_MODE_TEST\/12C_8Xasym_CXL_50ns_1MBLLC_TH70
base.TH50           PAM_MODE_TEST\/12C_base_DDR_TH50
base.TH60           PAM_MODE_TEST\/12C_base_DDR_TH60
base.TH70           PAM_MODE_TEST\/12C_base_DDR_TH70
1C.4X.50ns.TH70     PAM_MODE_TEST\/1C_4X_CXL_50ns_1MBLLC_TH70
4C.4X.50ns.TH70     PAM_MODE_TEST\/4C_4X_CXL_50ns_1MBLLC_TH70
8C.4X.50ns.TH70     PAM_MODE_TEST\/8C_4X_CXL_50ns_1MBLLC_TH70
