[verilog]
include_paths = ["src", "rtl", "include"]

[option]
linter = true
