

================================================================
== Vitis HLS Report for 'Gamma_Pipeline_VITIS_LOOP_270_1'
================================================================
* Date:           Thu May  8 10:10:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.474 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  4.104 us|  4.104 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_270_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      25|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      25|      68|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln270_fu_148_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln270_fu_142_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   11|         22|
    |i_fu_52                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_cast_reg_191           |  11|   0|   64|         53|
    |i_fu_52                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   78|         53|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_270_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_270_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_270_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_270_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_270_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_270_1|  return value|
|gamma_lut_0_address0  |  out|   10|   ap_memory|                      gamma_lut_0|         array|
|gamma_lut_0_ce0       |  out|    1|   ap_memory|                      gamma_lut_0|         array|
|gamma_lut_0_q0        |   in|   16|   ap_memory|                      gamma_lut_0|         array|
|gamma_lut_1_address0  |  out|   10|   ap_memory|                      gamma_lut_1|         array|
|gamma_lut_1_ce0       |  out|    1|   ap_memory|                      gamma_lut_1|         array|
|gamma_lut_1_q0        |   in|   16|   ap_memory|                      gamma_lut_1|         array|
|gamma_lut_2_address0  |  out|   10|   ap_memory|                      gamma_lut_2|         array|
|gamma_lut_2_ce0       |  out|    1|   ap_memory|                      gamma_lut_2|         array|
|gamma_lut_2_q0        |   in|   16|   ap_memory|                      gamma_lut_2|         array|
|lut_0_V_0_address0    |  out|   10|   ap_memory|                        lut_0_V_0|         array|
|lut_0_V_0_ce0         |  out|    1|   ap_memory|                        lut_0_V_0|         array|
|lut_0_V_0_we0         |  out|    1|   ap_memory|                        lut_0_V_0|         array|
|lut_0_V_0_d0          |  out|   10|   ap_memory|                        lut_0_V_0|         array|
|lut_1_V_0_address0    |  out|   10|   ap_memory|                        lut_1_V_0|         array|
|lut_1_V_0_ce0         |  out|    1|   ap_memory|                        lut_1_V_0|         array|
|lut_1_V_0_we0         |  out|    1|   ap_memory|                        lut_1_V_0|         array|
|lut_1_V_0_d0          |  out|   10|   ap_memory|                        lut_1_V_0|         array|
|lut_2_V_0_address0    |  out|   10|   ap_memory|                        lut_2_V_0|         array|
|lut_2_V_0_ce0         |  out|    1|   ap_memory|                        lut_2_V_0|         array|
|lut_2_V_0_we0         |  out|    1|   ap_memory|                        lut_2_V_0|         array|
|lut_2_V_0_d0          |  out|   10|   ap_memory|                        lut_2_V_0|         array|
+----------------------+-----+-----+------------+---------------------------------+--------------+

