// Autogenerated Jamon proxy
// /nfs/site/disks/wdisk.53/kedunckl/p4wd/reg-main-1/shared/java/src/./com/fulcrummicro/hw/verification/chip/mgmt/registers/templates/VerilogRegMap.jamon

package com.fulcrummicro.hw.verification.chip.mgmt.registers.templates;

// 3, 1
import java.util.Collection;
// 4, 1
import com.fulcrummicro.util.misc.Utility;
// 5, 1
import com.fulcrummicro.hw.verification.chip.mgmt.registers.*;

@org.jamon.annotations.Template(
  signature = "F0FE0B649C2862B04CD576E197FE95D7",
  inheritanceDepth = 1,
  requiredArguments = {
    @org.jamon.annotations.Argument(name = "crossbarPorts", type = "Collection<RegisterCrossbarPort>"),
    @org.jamon.annotations.Argument(name = "bases", type = "Collection<RegisterBase>"),
    @org.jamon.annotations.Argument(name = "regs", type = "Collection<Register>"),
    @org.jamon.annotations.Argument(name = "chip", type = "String")},
  methods = {
    @org.jamon.annotations.Method(
      name = "timestamp"),
    @org.jamon.annotations.Method(
      name = "copyright_year",
      optionalArguments = {
        @org.jamon.annotations.Argument(name = "creationYear", type = "Integer")})})
public class VerilogRegMap
  extends com.fulcrummicro.util.jamon.timestamp
{
  
  public VerilogRegMap(org.jamon.TemplateManager p_manager)
  {
     super(p_manager);
  }
  
  protected VerilogRegMap(String p_path)
  {
    super(p_path);
  }
  
  public VerilogRegMap()
  {
     super("/com/fulcrummicro/hw/verification/chip/mgmt/registers/templates/VerilogRegMap");
  }
  
  public interface Intf
    extends com.fulcrummicro.util.jamon.timestamp.Intf
  {
    
    void renderNoFlush(final java.io.Writer jamonWriter) throws java.io.IOException;
    
  }
  public static class ImplData
    extends com.fulcrummicro.util.jamon.timestamp.ImplData
  {
    // 8, 1
    public void setCrossbarPorts(Collection<RegisterCrossbarPort> crossbarPorts)
    {
      // 8, 1
      m_crossbarPorts = crossbarPorts;
    }
    public Collection<RegisterCrossbarPort> getCrossbarPorts()
    {
      return m_crossbarPorts;
    }
    private Collection<RegisterCrossbarPort> m_crossbarPorts;
    // 9, 1
    public void setBases(Collection<RegisterBase> bases)
    {
      // 9, 1
      m_bases = bases;
    }
    public Collection<RegisterBase> getBases()
    {
      return m_bases;
    }
    private Collection<RegisterBase> m_bases;
    // 10, 1
    public void setRegs(Collection<Register> regs)
    {
      // 10, 1
      m_regs = regs;
    }
    public Collection<Register> getRegs()
    {
      return m_regs;
    }
    private Collection<Register> m_regs;
    // 11, 1
    public void setChip(String chip)
    {
      // 11, 1
      m_chip = chip;
    }
    public String getChip()
    {
      return m_chip;
    }
    private String m_chip;
  }
  @Override
  protected org.jamon.AbstractTemplateProxy.ImplData makeImplData()
  {
    return new ImplData();
  }
  @Override public ImplData getImplData()
  {
    return (ImplData) super.getImplData();
  }
  
  
  @Override
  public org.jamon.AbstractTemplateImpl constructImpl(Class<? extends org.jamon.AbstractTemplateImpl> p_class){
    try
    {
      return p_class
        .getConstructor(new Class [] { org.jamon.TemplateManager.class, ImplData.class })
        .newInstance(new Object [] { getTemplateManager(), getImplData()});
    }
    catch (RuntimeException e)
    {
      throw e;
    }
    catch (Exception e)
    {
      throw new RuntimeException(e);
    }
  }
  
  @Override
  protected org.jamon.AbstractTemplateImpl constructImpl(){
    return new VerilogRegMapImpl(getTemplateManager(), getImplData());
  }
  public org.jamon.Renderer makeRenderer(final Collection<RegisterCrossbarPort> crossbarPorts, final Collection<RegisterBase> bases, final Collection<Register> regs, final String chip)
  {
    return new org.jamon.AbstractRenderer() {
      @Override
      public void renderTo(final java.io.Writer jamonWriter)
        throws java.io.IOException
      {
        render(jamonWriter, crossbarPorts, bases, regs, chip);
      }
    };
  }
  
  public void render(final java.io.Writer jamonWriter, final Collection<RegisterCrossbarPort> crossbarPorts, final Collection<RegisterBase> bases, final Collection<Register> regs, final String chip)
    throws java.io.IOException
  {
    renderNoFlush(jamonWriter, crossbarPorts, bases, regs, chip);
    jamonWriter.flush();
  }
  public void renderNoFlush(final java.io.Writer jamonWriter, final Collection<RegisterCrossbarPort> crossbarPorts, final Collection<RegisterBase> bases, final Collection<Register> regs, final String chip)
    throws java.io.IOException
  {
    ImplData implData = getImplData();
    implData.setCrossbarPorts(crossbarPorts);
    implData.setBases(bases);
    implData.setRegs(regs);
    implData.setChip(chip);
    Intf instance = (Intf) getTemplateManager().constructImpl(this);
    instance.renderNoFlush(jamonWriter);
    reset();
  }
  
  public com.fulcrummicro.util.jamon.timestamp.ParentRenderer makeParentRenderer(final Collection<RegisterCrossbarPort> crossbarPorts, final Collection<RegisterBase> bases, final Collection<Register> regs, final String chip)
  {
    return new com.fulcrummicro.util.jamon.timestamp.ParentRenderer() {
      @Override protected void renderChild(final java.io.Writer jamonWriter)
        throws java.io.IOException
      {
        VerilogRegMap.this.renderNoFlush(jamonWriter, crossbarPorts, bases, regs, chip);
      }
    };
  }
  
}
