// Seed: 3812084155
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    output tri  id_2
);
  logic [1 : 1  ==  1] id_4 = -1;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wor id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input supply1 id_11,
    input wor id_12 id_14
);
  assign id_14 = -1;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
