<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CHK.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CP0.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CP0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="CPU.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="MDU.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NPC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="TC.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="isim.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637497856" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1637497856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639559091" xil_pn:in_ck="-3219152124937510260" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1639559091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="src/CP0.v"/>
      <outfile xil_pn:name="src/CPU.v"/>
      <outfile xil_pn:name="src/CTR.v"/>
      <outfile xil_pn:name="src/D2E.v"/>
      <outfile xil_pn:name="src/D_CMP.v"/>
      <outfile xil_pn:name="src/D_EXT.v"/>
      <outfile xil_pn:name="src/D_NPC.v"/>
      <outfile xil_pn:name="src/D_RF.v"/>
      <outfile xil_pn:name="src/E2M.v"/>
      <outfile xil_pn:name="src/E_ALU.v"/>
      <outfile xil_pn:name="src/E_MDU.v"/>
      <outfile xil_pn:name="src/F2D.v"/>
      <outfile xil_pn:name="src/F_IFU.v"/>
      <outfile xil_pn:name="src/M2W.v"/>
      <outfile xil_pn:name="src/M_CHK.v"/>
      <outfile xil_pn:name="src/M_DM.v"/>
      <outfile xil_pn:name="src/STL.v"/>
      <outfile xil_pn:name="src/const.v"/>
      <outfile xil_pn:name="src/mips.v"/>
      <outfile xil_pn:name="src/mips_tb.v"/>
      <outfile xil_pn:name="src/timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1639471839" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6247470219262508485" xil_pn:start_ts="1639471839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639471839" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5891769492316264291" xil_pn:start_ts="1639471839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638778782" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2024242787902185334" xil_pn:start_ts="1638778782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1639559091" xil_pn:in_ck="-3219152124937510260" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1639559091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="src/CP0.v"/>
      <outfile xil_pn:name="src/CPU.v"/>
      <outfile xil_pn:name="src/CTR.v"/>
      <outfile xil_pn:name="src/D2E.v"/>
      <outfile xil_pn:name="src/D_CMP.v"/>
      <outfile xil_pn:name="src/D_EXT.v"/>
      <outfile xil_pn:name="src/D_NPC.v"/>
      <outfile xil_pn:name="src/D_RF.v"/>
      <outfile xil_pn:name="src/E2M.v"/>
      <outfile xil_pn:name="src/E_ALU.v"/>
      <outfile xil_pn:name="src/E_MDU.v"/>
      <outfile xil_pn:name="src/F2D.v"/>
      <outfile xil_pn:name="src/F_IFU.v"/>
      <outfile xil_pn:name="src/M2W.v"/>
      <outfile xil_pn:name="src/M_CHK.v"/>
      <outfile xil_pn:name="src/M_DM.v"/>
      <outfile xil_pn:name="src/STL.v"/>
      <outfile xil_pn:name="src/const.v"/>
      <outfile xil_pn:name="src/mips.v"/>
      <outfile xil_pn:name="src/mips_tb.v"/>
      <outfile xil_pn:name="src/timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1639559096" xil_pn:in_ck="-3219152124937510260" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1224921198226451161" xil_pn:start_ts="1639559091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="isim.wdb"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1639559096" xil_pn:in_ck="7292123616249787051" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2047243927697981372" xil_pn:start_ts="1639559096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="isim.wdb"/>
      <outfile xil_pn:name="mips_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
