Fitter report for LP100
Tue May 14 10:48:03 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Tue May 14 10:48:03 2019      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; LP100                                      ;
; Top-level Entity Name              ; LP100                                      ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C16F484C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 421 / 15,408 ( 3 % )                       ;
;     Total combinational functions  ; 258 / 15,408 ( 2 % )                       ;
;     Dedicated logic registers      ; 302 / 15,408 ( 2 % )                       ;
; Total registers                    ; 302                                        ;
; Total pins                         ; 56 / 347 ( 16 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 3,072 / 516,096 ( < 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 3 / 112 ( 3 % )                            ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C16F484C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; ast_sink_error[1]   ; Incomplete set of assignments ;
; ast_source_data[0]  ; Incomplete set of assignments ;
; ast_source_data[1]  ; Incomplete set of assignments ;
; ast_source_data[2]  ; Incomplete set of assignments ;
; ast_source_data[3]  ; Incomplete set of assignments ;
; ast_source_data[4]  ; Incomplete set of assignments ;
; ast_source_data[5]  ; Incomplete set of assignments ;
; ast_source_data[6]  ; Incomplete set of assignments ;
; ast_source_data[7]  ; Incomplete set of assignments ;
; ast_source_data[8]  ; Incomplete set of assignments ;
; ast_source_data[9]  ; Incomplete set of assignments ;
; ast_source_data[10] ; Incomplete set of assignments ;
; ast_source_data[11] ; Incomplete set of assignments ;
; ast_source_data[12] ; Incomplete set of assignments ;
; ast_source_data[13] ; Incomplete set of assignments ;
; ast_source_data[14] ; Incomplete set of assignments ;
; ast_source_data[15] ; Incomplete set of assignments ;
; ast_source_data[16] ; Incomplete set of assignments ;
; ast_source_data[17] ; Incomplete set of assignments ;
; ast_source_data[18] ; Incomplete set of assignments ;
; ast_source_data[19] ; Incomplete set of assignments ;
; ast_source_data[20] ; Incomplete set of assignments ;
; ast_source_data[21] ; Incomplete set of assignments ;
; ast_source_data[22] ; Incomplete set of assignments ;
; ast_source_data[23] ; Incomplete set of assignments ;
; ast_source_valid    ; Incomplete set of assignments ;
; ast_source_error[0] ; Incomplete set of assignments ;
; ast_source_error[1] ; Incomplete set of assignments ;
; clk                 ; Incomplete set of assignments ;
; reset_n             ; Incomplete set of assignments ;
; ast_sink_valid      ; Incomplete set of assignments ;
; ast_sink_error[0]   ; Incomplete set of assignments ;
; ast_sink_data[0]    ; Incomplete set of assignments ;
; ast_sink_data[1]    ; Incomplete set of assignments ;
; ast_sink_data[2]    ; Incomplete set of assignments ;
; ast_sink_data[3]    ; Incomplete set of assignments ;
; ast_sink_data[4]    ; Incomplete set of assignments ;
; ast_sink_data[5]    ; Incomplete set of assignments ;
; ast_sink_data[6]    ; Incomplete set of assignments ;
; ast_sink_data[7]    ; Incomplete set of assignments ;
; ast_sink_data[8]    ; Incomplete set of assignments ;
; ast_sink_data[9]    ; Incomplete set of assignments ;
; ast_sink_data[10]   ; Incomplete set of assignments ;
; ast_sink_data[11]   ; Incomplete set of assignments ;
; ast_sink_data[12]   ; Incomplete set of assignments ;
; ast_sink_data[13]   ; Incomplete set of assignments ;
; ast_sink_data[14]   ; Incomplete set of assignments ;
; ast_sink_data[15]   ; Incomplete set of assignments ;
; ast_sink_data[16]   ; Incomplete set of assignments ;
; ast_sink_data[17]   ; Incomplete set of assignments ;
; ast_sink_data[18]   ; Incomplete set of assignments ;
; ast_sink_data[19]   ; Incomplete set of assignments ;
; ast_sink_data[20]   ; Incomplete set of assignments ;
; ast_sink_data[21]   ; Incomplete set of assignments ;
; ast_sink_data[22]   ; Incomplete set of assignments ;
; ast_sink_data[23]   ; Incomplete set of assignments ;
+---------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 713 ) ; 0.00 % ( 0 / 713 )         ; 0.00 % ( 0 / 713 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 713 ) ; 0.00 % ( 0 / 713 )         ; 0.00 % ( 0 / 713 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 703 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/13.1/LP100/output_files/LP100.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 421 / 15,408 ( 3 % )      ;
;     -- Combinational with no register       ; 119                       ;
;     -- Register only                        ; 163                       ;
;     -- Combinational with a register        ; 139                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 67                        ;
;     -- 3 input functions                    ; 74                        ;
;     -- <=2 input functions                  ; 117                       ;
;     -- Register only                        ; 163                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 126                       ;
;     -- arithmetic mode                      ; 132                       ;
;                                             ;                           ;
; Total registers*                            ; 302 / 17,068 ( 2 % )      ;
;     -- Dedicated logic registers            ; 302 / 15,408 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 1,660 ( 0 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 36 / 963 ( 4 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 56 / 347 ( 16 % )         ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 1 / 56 ( 2 % )            ;
; Total block memory bits                     ; 3,072 / 516,096 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 516,096 ( 2 % )   ;
; Embedded Multiplier 9-bit elements          ; 3 / 112 ( 3 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 2 / 20 ( 10 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 2% / 2% / 2%              ;
; Maximum fan-out                             ; 305                       ;
; Highest non-global fan-out                  ; 42                        ;
; Total fan-out                               ; 2100                      ;
; Average fan-out                             ; 2.59                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 421 / 15408 ( 3 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 119                 ; 0                              ;
;     -- Register only                        ; 163                 ; 0                              ;
;     -- Combinational with a register        ; 139                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 67                  ; 0                              ;
;     -- 3 input functions                    ; 74                  ; 0                              ;
;     -- <=2 input functions                  ; 117                 ; 0                              ;
;     -- Register only                        ; 163                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 126                 ; 0                              ;
;     -- arithmetic mode                      ; 132                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 302                 ; 0                              ;
;     -- Dedicated logic registers            ; 302 / 15408 ( 2 % ) ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 36 / 963 ( 4 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 56                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 3 / 112 ( 3 % )     ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 3072                ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; M9K                                         ; 1 / 56 ( 1 % )      ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )      ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2169                ; 5                              ;
;     -- Registered Connections               ; 898                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 29                  ; 0                              ;
;     -- Output Ports                         ; 27                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ast_sink_data[0]  ; E9    ; 8        ; 11           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[10] ; B10   ; 8        ; 16           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[11] ; A9    ; 8        ; 16           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[12] ; C8    ; 8        ; 9            ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[13] ; H10   ; 8        ; 9            ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[14] ; A10   ; 8        ; 16           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[15] ; D10   ; 8        ; 16           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[16] ; B9    ; 8        ; 14           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[17] ; B8    ; 8        ; 14           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[18] ; G11   ; 8        ; 14           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[19] ; G10   ; 8        ; 9            ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[1]  ; A7    ; 8        ; 11           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[20] ; B7    ; 8        ; 11           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[21] ; C10   ; 8        ; 14           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[22] ; E10   ; 8        ; 16           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[23] ; A8    ; 8        ; 14           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[2]  ; B6    ; 8        ; 11           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[3]  ; A6    ; 8        ; 11           ; 29           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[4]  ; G9    ; 8        ; 9            ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[5]  ; K7    ; 1        ; 0            ; 22           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[6]  ; K8    ; 1        ; 0            ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[7]  ; C7    ; 8        ; 9            ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[8]  ; J7    ; 1        ; 0            ; 22           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_data[9]  ; L8    ; 1        ; 0            ; 22           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_error[0] ; D21   ; 6        ; 41           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_error[1] ; G22   ; 6        ; 41           ; 15           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ast_sink_valid    ; G21   ; 6        ; 41           ; 15           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clk               ; G2    ; 1        ; 0            ; 14           ; 0            ; 305                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; reset_n           ; G1    ; 1        ; 0            ; 14           ; 7            ; 305                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ast_source_data[0]  ; AB13  ; 4        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[10] ; AB10  ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[11] ; F11   ; 7        ; 21           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[12] ; L15   ; 6        ; 41           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[13] ; AA10  ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[14] ; K19   ; 6        ; 41           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[15] ; B15   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[16] ; W10   ; 3        ; 19           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[17] ; L16   ; 6        ; 41           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[18] ; AA14  ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[19] ; E11   ; 7        ; 21           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[1]  ; H11   ; 8        ; 19           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[20] ; B13   ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[21] ; E13   ; 7        ; 23           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[22] ; A14   ; 7        ; 23           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[23] ; J16   ; 6        ; 41           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[2]  ; L21   ; 6        ; 41           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[3]  ; K15   ; 6        ; 41           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[4]  ; C13   ; 7        ; 23           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[5]  ; A13   ; 7        ; 21           ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[6]  ; AB14  ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[7]  ; E12   ; 7        ; 21           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[8]  ; G12   ; 7        ; 26           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_data[9]  ; B14   ; 7        ; 23           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_error[0] ; J17   ; 6        ; 41           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_error[1] ; P2    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ast_source_valid    ; A17   ; 7        ; 30           ; 29           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; L21      ; DIFFIO_R17p, CRC_ERROR                   ; Use as regular IO        ; ast_source_data[2]      ; Dual Purpose Pin          ;
; K22      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; A17      ; DIFFIO_T25n, PADD1                       ; Use as regular IO        ; ast_source_valid        ; Dual Purpose Pin          ;
; B15      ; DIFFIO_T20p, PADD6                       ; Use as regular IO        ; ast_source_data[15]     ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T19n, PADD7                       ; Use as regular IO        ; ast_source_data[4]      ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T18n, PADD9                       ; Use as regular IO        ; ast_source_data[22]     ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T18p, PADD10                      ; Use as regular IO        ; ast_source_data[9]      ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T17n, PADD11                      ; Use as regular IO        ; ast_source_data[5]      ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; ast_source_data[20]     ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T16n, PADD13                      ; Use as regular IO        ; ast_source_data[19]     ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T16p, PADD14                      ; Use as regular IO        ; ast_source_data[11]     ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T14p, PADD15                      ; Use as regular IO        ; ast_sink_data[10]       ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T13n, PADD16                      ; Use as regular IO        ; ast_sink_data[11]       ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; ast_sink_data[16]       ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO        ; ast_sink_data[23]       ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO        ; ast_sink_data[17]       ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO        ; ast_sink_data[1]        ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO        ; ast_sink_data[20]       ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T10n, PADD19                      ; Use as regular IO        ; ast_sink_data[3]        ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T10p, DATA15                      ; Use as regular IO        ; ast_sink_data[2]        ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; ast_sink_data[12]       ; Dual Purpose Pin          ;
; C7       ; DIFFIO_T9p, DATA13                       ; Use as regular IO        ; ast_sink_data[7]        ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 33 ( 30 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 48 ( 2 % )   ; 2.5V          ; --           ;
; 3        ; 3 / 46 ( 7 % )   ; 2.5V          ; --           ;
; 4        ; 3 / 41 ( 7 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 46 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 11 / 43 ( 26 % ) ; 2.5V          ; --           ;
; 7        ; 12 / 47 ( 26 % ) ; 2.5V          ; --           ;
; 8        ; 21 / 43 ( 49 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 350        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 336        ; 8        ; ast_sink_data[3]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 334        ; 8        ; ast_sink_data[1]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 332        ; 8        ; ast_sink_data[23]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 328        ; 8        ; ast_sink_data[11]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 326        ; 8        ; ast_sink_data[14]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; ast_source_data[5]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 312        ; 7        ; ast_source_data[22]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 298        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 296        ; 7        ; ast_source_valid                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 291        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA10     ; 132        ; 3        ; ast_source_data[13]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 140        ; 4        ; ast_source_data[18]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 151        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 178        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 133        ; 3        ; ast_source_data[10]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; ast_source_data[0]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 141        ; 4        ; ast_source_data[6]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 152        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 346        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 337        ; 8        ; ast_sink_data[2]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 335        ; 8        ; ast_sink_data[20]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 333        ; 8        ; ast_sink_data[17]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 329        ; 8        ; ast_sink_data[16]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 327        ; 8        ; ast_sink_data[10]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; ast_source_data[20]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 313        ; 7        ; ast_source_data[9]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 308        ; 7        ; ast_source_data[15]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 299        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 268        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 340        ; 8        ; ast_sink_data[7]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 339        ; 8        ; ast_sink_data[12]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; ast_sink_data[21]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; ast_source_data[4]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 267        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 266        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; ast_sink_data[15]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 261        ; 6        ; ast_sink_error[0]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; ast_sink_data[0]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 325        ; 8        ; ast_sink_data[22]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 317        ; 7        ; ast_source_data[19]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 316        ; 7        ; ast_source_data[7]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 311        ; 7        ; ast_source_data[21]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 294        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 255        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 347        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 318        ; 7        ; ast_source_data[11]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 302        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F14      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 276        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 272        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 262        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 251        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 250        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 39         ; 1        ; reset_n                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 38         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 353        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 342        ; 8        ; ast_sink_data[4]                                          ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 341        ; 8        ; ast_sink_data[19]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 331        ; 8        ; ast_sink_data[18]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 305        ; 7        ; ast_source_data[8]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 295        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 280        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 277        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 273        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 264        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; ast_sink_valid                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 225        ; 6        ; ast_sink_error[1]                                         ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 343        ; 8        ; ast_sink_data[13]                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 323        ; 8        ; ast_source_data[1]                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 304        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 303        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 288        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 287        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 259        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 265        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 253        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 246        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 245        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 22         ; 1        ; ast_sink_data[8]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 243        ; 6        ; ast_source_data[23]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 258        ; 6        ; ast_source_error[0]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 249        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; ast_sink_data[5]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 21         ; 1        ; ast_sink_data[6]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; ast_source_data[3]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K17      ; 247        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 248        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 237        ; 6        ; ast_source_data[14]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 20         ; 1        ; ast_sink_data[9]                                          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; ast_source_data[12]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 232        ; 6        ; ast_source_data[17]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; ast_source_data[2]                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 65         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 66         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 219        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 218        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 64         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 196        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 205        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 213        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 212        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 2        ; ast_source_error[1]                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 63         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 192        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 193        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 197        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 211        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 210        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 88         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 98         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 175        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ; 176        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 200        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 207        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 206        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 91         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 148        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 161        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T17      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 60         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U9       ; 112        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U15      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 187        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 202        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 201        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 62         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 61         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V9       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V11      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V12      ; 142        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V13      ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 158        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V16      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 198        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 110        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 114        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; ast_source_data[16]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W14      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                        ; Library Name ;
+-------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LP100                                                                  ; 421 (0)     ; 302 (0)                   ; 0 (0)         ; 3072        ; 1    ; 3            ; 1       ; 1         ; 56   ; 0            ; 119 (0)      ; 163 (0)           ; 139 (0)          ; |LP100                                                                                                                                                                     ; lp100        ;
;    |LP100_0002:lp100_inst|                                              ; 421 (0)     ; 302 (0)                   ; 0 (0)         ; 3072        ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 119 (0)      ; 163 (0)           ; 139 (0)          ; |LP100|LP100_0002:lp100_inst                                                                                                                                               ; lp100        ;
;       |LP100_0002_ast:LP100_0002_ast_inst|                              ; 421 (0)     ; 302 (0)                   ; 0 (0)         ; 3072        ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 119 (0)      ; 163 (0)           ; 139 (0)          ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst                                                                                                            ; lp100        ;
;          |LP100_0002_rtl:hpfircore|                                     ; 394 (312)   ; 275 (193)                 ; 0 (0)         ; 3072        ; 1    ; 3            ; 1       ; 1         ; 0    ; 0            ; 119 (119)    ; 137 (58)          ; 138 (138)        ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore                                                                                   ; lp100        ;
;             |altsyncram:u0_m0_wo0_wi0_delayr0_dmem|                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem                                             ; work         ;
;                |altsyncram_r7o3:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated              ; work         ;
;             |dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13                                      ; lp100        ;
;             |dspba_delay:d_u0_m0_wo0_compute_q_15|                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15                                              ; lp100        ;
;             |dspba_delay:d_u0_m0_wo0_compute_q_16|                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16                                              ; lp100        ;
;             |dspba_delay:d_xIn_0_13|                                    ; 72 (72)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 72 (72)           ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13                                                            ; lp100        ;
;             |dspba_delay:u0_m0_wo0_compute|                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute                                                     ; lp100        ;
;             |dspba_delay:u0_m0_wo0_memread|                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread                                                     ; lp100        ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component                         ; work         ;
;                |mult_t9u:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated ; work         ;
;             |lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component                         ; work         ;
;                |mult_hbu:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated ; work         ;
;          |auk_dspip_avalon_streaming_sink_hpfir:sink|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink                                                                 ; lp100        ;
;          |auk_dspip_avalon_streaming_source_hpfir:source|               ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 26 (26)           ; 0 (0)            ; |LP100|LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                             ; lp100        ;
+-------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; ast_sink_error[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_data[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_valid    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_error[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ast_source_error[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk                 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset_n             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ast_sink_valid      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; ast_sink_error[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[2]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[3]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ast_sink_data[4]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[5]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[8]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[9]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[10]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[11]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[12]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[13]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ast_sink_data[14]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ast_sink_data[15]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ast_sink_data[16]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ast_sink_data[17]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[18]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ast_sink_data[19]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[20]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[21]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[22]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ast_sink_data[23]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ast_sink_error[1]                                                                                                                           ;                   ;         ;
; clk                                                                                                                                         ;                   ;         ;
; reset_n                                                                                                                                     ;                   ;         ;
; ast_sink_valid                                                                                                                              ;                   ;         ;
; ast_sink_error[0]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|at_sink_error_int~0              ; 0                 ; 6       ;
; ast_sink_data[0]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]~feeder  ; 0                 ; 6       ;
; ast_sink_data[1]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]         ; 0                 ; 6       ;
; ast_sink_data[2]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]~feeder  ; 0                 ; 6       ;
; ast_sink_data[3]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][3]         ; 1                 ; 6       ;
; ast_sink_data[4]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]         ; 0                 ; 6       ;
; ast_sink_data[5]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]~feeder  ; 0                 ; 6       ;
; ast_sink_data[6]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][6]~feeder  ; 0                 ; 6       ;
; ast_sink_data[7]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]         ; 0                 ; 6       ;
; ast_sink_data[8]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][8]~feeder  ; 0                 ; 6       ;
; ast_sink_data[9]                                                                                                                            ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]~feeder  ; 0                 ; 6       ;
; ast_sink_data[10]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]        ; 0                 ; 6       ;
; ast_sink_data[11]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]~feeder ; 0                 ; 6       ;
; ast_sink_data[12]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]        ; 0                 ; 6       ;
; ast_sink_data[13]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]        ; 1                 ; 6       ;
; ast_sink_data[14]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]~feeder ; 1                 ; 6       ;
; ast_sink_data[15]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]        ; 1                 ; 6       ;
; ast_sink_data[16]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16]~feeder ; 1                 ; 6       ;
; ast_sink_data[17]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]~feeder ; 0                 ; 6       ;
; ast_sink_data[18]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]        ; 1                 ; 6       ;
; ast_sink_data[19]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]~feeder ; 0                 ; 6       ;
; ast_sink_data[20]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]        ; 0                 ; 6       ;
; ast_sink_data[21]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]~feeder ; 0                 ; 6       ;
; ast_sink_data[22]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]        ; 0                 ; 6       ;
; ast_sink_data[23]                                                                                                                           ;                   ;         ;
;      - LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]~feeder ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0                            ; LCCOMB_X16_Y21_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                              ; FF_X17_Y21_N13     ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]~0                            ; LCCOMB_X31_Y25_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~0                       ; LCCOMB_X39_Y24_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0] ; FF_X12_Y22_N9      ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]         ; FF_X31_Y25_N29     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]         ; FF_X32_Y25_N3      ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                ; FF_X31_Y25_N31     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                ; FF_X39_Y24_N23     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                ; FF_X16_Y21_N3      ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                 ; FF_X31_Y25_N3      ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]~5                                             ; LCCOMB_X31_Y25_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                ; FF_X32_Y25_N29     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                           ; FF_X39_Y24_N27     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]~9                                  ; LCCOMB_X15_Y22_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~18                                ; LCCOMB_X39_Y24_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]                                   ; FF_X38_Y25_N27     ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                ; PIN_G2             ; 305     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; reset_n                                                                                                                                            ; PIN_G1             ; 305     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                               ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk     ; PIN_G2   ; 305     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; reset_n ; PIN_G1   ; 305     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                                                                   ; 42      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]                                              ; 40      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[4]                                                                                    ; 35      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]                                                                                    ; 34      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                                                    ; 34      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]                                                                                    ; 32      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]                                                                                    ; 30      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[5]                                                                                    ; 30      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                              ; 19      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_memread|delay_signals[0][0]                                                     ; 17      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]                                                             ; 16      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[6]                                                                                    ; 12      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                                ; 11      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]                                                                        ; 11      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                                                              ; 10      ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                     ; 9       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                                      ; 8       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                                                     ; 8       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[24]                                                          ; 8       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_aseq_eq                                                                                     ; 8       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                                                      ; 7       ;
; ast_sink_valid~input                                                                                                                                                                    ; 4       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]~9                                                                       ; 4       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                         ; 4       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                                                                   ; 4       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                         ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~3                                                                                                ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                                ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]                                                                   ; 3       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~0                                                            ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[3]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[6]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q[0]                                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                                ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~18                                                                     ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                                                        ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[1]~5                                                                                  ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq~0                                                                                    ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~4                                                                                                ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[6]                                                                                    ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[5]                                                                                    ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[4]                                                                                    ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[3]                                                                                    ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[2]                                                                                    ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[1]                                                                                    ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_cm0_q[0]                                                                                    ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]~0                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~0                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1]                                                                   ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[1]                                                                   ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[16]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[0]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[4]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[7]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]                                                              ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~14                                                                                               ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~10                                                                                               ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]                                                                        ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]                                                                        ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]                                                                        ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]                                                                        ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]                                                                        ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                                                                         ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6]                                                                                ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[5]                                                                                ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                                                                ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]                                                                                ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                                                                ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]                                                                                ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]                                                             ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[38]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[37]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[36]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[35]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[33]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]                                                                                 ; 2       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15]                                                                                 ; 2       ;
; ast_sink_data[23]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[22]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[21]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[20]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[19]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[18]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[17]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[16]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[15]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[14]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[13]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[12]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[11]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[10]~input                                                                                                                                                                 ; 1       ;
; ast_sink_data[9]~input                                                                                                                                                                  ; 1       ;
; ast_sink_data[8]~input                                                                                                                                                                  ; 1       ;
; ast_sink_data[7]~input                                                                                                                                                                  ; 1       ;
; ast_sink_data[6]~input                                                                                                                                                                  ; 1       ;
; ast_sink_data[5]~input                                                                                                                                                                  ; 1       ;
; ast_sink_data[4]~input                                                                                                                                                                  ; 1       ;
; ast_sink_data[3]~input                                                                                                                                                                  ; 1       ;
; ast_sink_data[2]~input                                                                                                                                                                  ; 1       ;
; ast_sink_data[1]~input                                                                                                                                                                  ; 1       ;
; ast_sink_data[0]~input                                                                                                                                                                  ; 1       ;
; ast_sink_error[0]~input                                                                                                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6]~_wirecell                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]~_wirecell                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]~_wirecell                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~4_wirecell                                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~12_wirecell                                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~10_wirecell                                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~12_wirecell                                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~10_wirecell                                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]~0                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]~1                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]~20                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]~19                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]~16                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]~18                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~17                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~16                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~15                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~14                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~13                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~12                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_enable_q~0                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[1]                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]~0                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add2~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[1]                                                                        ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_q[0]                                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq~2                                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq~1                                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][8]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][6]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][3]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][1]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]~4                                                                       ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]~6                                                                       ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]~6                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][20]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[1][0]                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux2~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux2~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux2~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux3~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux3~4                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux3~3                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux3~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux3~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux3~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux4~7                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux4~6                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux4~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux4~4                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux4~3                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux4~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux4~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux4~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~10                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~9                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~8                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~7                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~6                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~13                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~4                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~3                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux5~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~11                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~10                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~9                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~8                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~7                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~6                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~4                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux6~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~10                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~9                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~8                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~7                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~6                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~4                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~3                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux7~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~12                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~11                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~10                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~9                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~8                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~7                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~6                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~3                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Mux8~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][16]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][12]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]                                                                        ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[2][0]                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Equal2~2                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Equal2~1                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Equal2~0                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Equal0~2                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Equal0~1                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Equal0~0                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[14]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[13]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[11]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[10]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[9]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[8]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[7]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[23]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[6]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[22]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[5]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[21]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[4]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[20]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[3]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[19]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[2]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[18]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[1]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[17]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[0]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[16]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[0]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[4]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[7]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]                                                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|at_sink_error_int~0                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_q[0]                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                                                   ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                                                         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                            ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                    ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~13                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~12                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~11                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~10                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~9                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~8                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~7                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~6                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~4                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~3                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add1~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~9                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~8                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~7                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~6                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~4                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~3                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add0~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~14                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~13                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~12                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~11                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~10                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~9                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~8                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~7                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~6                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~5                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~4                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~3                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~2                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add10~1                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[7]~16                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~15                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[6]~14                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~13                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[5]~12                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~11                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[4]~10                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~9                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[3]~8                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~7                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[2]~6                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]~17                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]~14                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~16                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]~15                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~13                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]~12                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~14                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]~13                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~11                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]~10                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~12                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]~11                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~8                                                                       ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~7                                                                       ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]~6                                                                       ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~10                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]~9                                                                       ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~8                                                                       ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]~7                                                                       ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~10                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[6]~14                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~9                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~8                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[5]~13                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[5]~12                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~7                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~6                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~4                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~3                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[4]~11                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[4]~10                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]~9                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[3]~8                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]~7                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[2]~6                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add6~0                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]~16                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~15                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]~14                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~13                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]~12                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~11                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]~10                                                                     ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~9                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]~8                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~7                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]~6                                                                      ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6]~17                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[5]~16                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[5]~15                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]~14                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]~13                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]~12                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[3]~11                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]~10                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]~9                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]~8                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[1]~7                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]                                                                        ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]                                                                        ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]                                                                        ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]                                                                        ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]                                                                        ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]                                                                        ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[1]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[2]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[3]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[4]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[5]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[6]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[7]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[10]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[11]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[13]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[14]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[17]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[18]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[19]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[20]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[21]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[22]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[23]                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[0]                           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~2         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~1         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~0         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT14 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT13 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT12 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT11 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT10 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT9  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT8  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT7  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT6  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT5  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT4  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT3  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT2  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1~DATAOUT1  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~9         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~8         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~7         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~6         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~5         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~4         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~3         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~2         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~1         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~0         ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT25 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT24 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT23 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT22 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT21 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT20 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT19 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT18 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT17 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT16 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT15 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT14 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT13 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT12 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT11 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT10 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT9  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT8  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT7  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT6  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT5  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT4  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT3  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT2  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1~DATAOUT1  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[14]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[13]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[12]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[11]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[10]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[9]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[8]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[7]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[6]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[5]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[4]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[3]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[2]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[1]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10]          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]           ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~16                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~15                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~14                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~13                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~12                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~11                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~10                                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~9                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~8                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~7                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~6                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~5                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~4                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~3                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~2                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add16~1                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[31]~43                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~42                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[30]~41                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~40                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[29]~39                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~38                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[28]~37                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~36                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[27]~35                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~34                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[26]~33                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~32                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[25]~31                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~30                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[24]~29                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~28                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[23]~27                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~26                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[22]~25                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~24                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[21]~23                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~22                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[20]~21                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~20                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[19]~19                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~18                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[18]~17                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~16                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[17]~15                                                          ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~16                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~15                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~14                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~13                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~12                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~11                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~10                                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~9                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~8                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~7                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~6                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~5                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~4                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~3                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~2                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|Add4~1                                                                                                ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[7]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[6]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[5]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[4]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[3]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~2                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[2]~1                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[38]~115                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[37]~114                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[37]~113                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[36]~112                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[36]~111                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[35]~110                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[35]~109                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34]~108                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34]~107                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[33]~106                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[33]~105                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32]~104                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[32]~103                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]~102                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]~101                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30]~100                                                                             ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[30]~99                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29]~98                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[29]~97                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]~96                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]~95                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]~94                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[27]~93                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]~92                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[26]~91                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25]~90                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[25]~89                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24]~88                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[24]~87                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23]~86                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[23]~85                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]~84                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[22]~83                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]~82                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[21]~81                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]~80                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]~79                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19]~78                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[19]~77                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18]~76                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[18]~75                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17]~74                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[17]~73                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]~72                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[16]~71                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15]~70                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[15]~69                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]~68                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]~67                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]~66                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]~65                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12]~64                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12]~63                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[11]~62                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[11]~61                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10]~60                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10]~59                                                                              ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[9]~58                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[9]~57                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[8]~56                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[8]~55                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[7]~54                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[7]~53                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[6]~52                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[6]~51                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5]~50                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5]~49                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[4]~48                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[4]~47                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[3]~46                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[3]~45                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[2]~44                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[2]~43                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1]~42                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1]~41                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0]~40                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0]~39                                                                               ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[0]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[1]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[2]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[3]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[4]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[5]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[6]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[7]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[8]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[9]                                                                                  ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[10]                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[11]                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[12]                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[13]                                                                                 ; 1       ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[14]                                                                                 ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                              ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 3072 ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1    ; None ; M9K_X13_Y22_N0 ; Old data             ; Old data        ; Old data        ; Yes           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 1           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 3           ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 2           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                             ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]    ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y19_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]    ; Simple Multiplier (9-bit)  ; DSPOUT_X18_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y18_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 401 / 47,787 ( < 1 % ) ;
; C16 interconnects     ; 11 / 1,804 ( < 1 % )   ;
; C4 interconnects      ; 173 / 31,272 ( < 1 % ) ;
; Direct links          ; 124 / 47,787 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )        ;
; Local interconnects   ; 226 / 15,408 ( 1 % )   ;
; R24 interconnects     ; 12 / 1,775 ( < 1 % )   ;
; R4 interconnects      ; 254 / 41,310 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.69) ; Number of LABs  (Total = 36) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 8                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
; 14                                          ; 1                            ;
; 15                                          ; 2                            ;
; 16                                          ; 14                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.36) ; Number of LABs  (Total = 36) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 35                           ;
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 8                            ;
; 1 Sync. load                       ; 5                            ;
; 2 Clock enables                    ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.78) ; Number of LABs  (Total = 36) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 5                            ;
; 17                                           ; 3                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 3                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 2                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.14) ; Number of LABs  (Total = 36) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 1                            ;
; 2                                               ; 3                            ;
; 3                                               ; 11                           ;
; 4                                               ; 2                            ;
; 5                                               ; 1                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 5                            ;
; 9                                               ; 1                            ;
; 10                                              ; 2                            ;
; 11                                              ; 0                            ;
; 12                                              ; 3                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.92) ; Number of LABs  (Total = 36) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 2                            ;
; 4                                           ; 3                            ;
; 5                                           ; 10                           ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 3                            ;
; 9                                           ; 1                            ;
; 10                                          ; 4                            ;
; 11                                          ; 2                            ;
; 12                                          ; 2                            ;
; 13                                          ; 1                            ;
; 14                                          ; 1                            ;
; 15                                          ; 2                            ;
; 16                                          ; 0                            ;
; 17                                          ; 0                            ;
; 18                                          ; 1                            ;
; 19                                          ; 0                            ;
; 20                                          ; 0                            ;
; 21                                          ; 1                            ;
; 22                                          ; 0                            ;
; 23                                          ; 0                            ;
; 24                                          ; 0                            ;
; 25                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 56        ; 0            ; 0            ; 56        ; 56        ; 0            ; 27           ; 0            ; 0            ; 29           ; 0            ; 27           ; 29           ; 0            ; 0            ; 0            ; 27           ; 0            ; 0            ; 0            ; 0            ; 0            ; 56        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 56           ; 56           ; 56           ; 56           ; 56           ; 0         ; 56           ; 56           ; 0         ; 0         ; 56           ; 29           ; 56           ; 56           ; 27           ; 56           ; 29           ; 27           ; 56           ; 56           ; 56           ; 29           ; 56           ; 56           ; 56           ; 56           ; 56           ; 0         ; 56           ; 56           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ast_sink_error[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[16] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[17] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[18] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[19] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[20] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[21] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[22] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_data[23] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_valid    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_error[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_source_error[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_valid      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_error[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[16]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[17]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[18]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[19]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[20]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[21]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[22]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ast_sink_data[23]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 1.1               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                  ; Destination Register                                                                                                ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------+
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0] ; 0.153             ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0] ; 0.153             ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0] ; 0.153             ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0] ; 0.153             ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0] ; 0.153             ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0] ; 0.153             ;
; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0] ; 0.153             ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP3C16F484C6 for design "LP100"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C40F484C6 is compatible
    Info (176445): Device EP3C55F484C6 is compatible
    Info (176445): Device EP3C80F484C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 56 pins of 56 total pins
    Info (169086): Pin ast_sink_error[1] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[0] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[1] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[2] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[3] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[4] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[5] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[6] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[7] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[8] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[9] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[10] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[11] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[12] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[13] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[14] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[15] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[16] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[17] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[18] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[19] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[20] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[21] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[22] not assigned to an exact location on the device
    Info (169086): Pin ast_source_data[23] not assigned to an exact location on the device
    Info (169086): Pin ast_source_valid not assigned to an exact location on the device
    Info (169086): Pin ast_source_error[0] not assigned to an exact location on the device
    Info (169086): Pin ast_source_error[1] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin reset_n not assigned to an exact location on the device
    Info (169086): Pin ast_sink_valid not assigned to an exact location on the device
    Info (169086): Pin ast_sink_error[0] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[0] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[1] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[2] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[3] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[4] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[5] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[6] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[7] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[8] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[9] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[10] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[11] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[12] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[13] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[14] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[15] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[16] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[17] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[18] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[19] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[20] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[21] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[22] not assigned to an exact location on the device
    Info (169086): Pin ast_sink_data[23] not assigned to an exact location on the device
Info (332104): Reading SDC File: 'LP100/LP100_0002.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN G2 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node reset_n~input (placed in PIN G1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 54 (unused VREF, 2.5V VCCIO, 27 input, 27 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.31 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/altera/13.1/LP100/output_files/LP100.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Tue May 14 10:48:04 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/13.1/LP100/output_files/LP100.fit.smsg.


