module mux4_1_4bits (a,b,c,d,sel,out);

	input a;
	input b;
	input c;
	input d;
	
	input [1:0] sel;
	
	output reg out;
	
	always @ (a or b or c or d or sel) begin
		case(sel)
			2'b00: out <= a;
			2'b01: out <= b;
			2'b10: out <= c;
			2'b11: out <= d;
		endcase
	end

endmodule