// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module BatchCluster_16(
  input          in_0_valid,
  input  [63:0]  in_0_bits_data,
  input  [7:0]   in_0_bits_coreid,
  input          in_1_valid,
  input  [63:0]  in_1_bits_data,
  input  [7:0]   in_1_bits_coreid,
  input          in_2_valid,
  input  [63:0]  in_2_bits_data,
  input  [7:0]   in_2_bits_coreid,
  output [639:0] out_data,
  output [15:0]  out_info,
  input  [10:0]  status_base_data_bytes,
  input  [5:0]   status_base_info_size,
  output [10:0]  status_sum_data_bytes,
  output [5:0]   status_sum_info_size
);

  wire [1:0]  _GEN = {1'h0, in_0_valid};
  wire [1:0]  _GEN_0 = {1'h0, in_1_valid};
  wire [1:0]  valid_sum_1 = 2'(_GEN + _GEN_0);
  wire [2:0]  _valid_sum_T_83 = 3'({1'h0, 2'(_GEN + _GEN_0)} + {2'h0, in_2_valid});
  wire [79:0] aligned_1 = {8'h1, in_1_bits_coreid, in_1_bits_data};
  wire [79:0] aligned_2 = {8'h2, in_2_bits_coreid, in_2_bits_data};
  assign out_data =
    {400'h0,
     valid_sum_1 == 2'h2 & in_2_valid ? aligned_2 : 80'h0,
     (in_0_valid & in_1_valid ? aligned_1 : 80'h0)
       | (valid_sum_1 == 2'h1 & in_2_valid ? aligned_2 : 80'h0),
     (in_0_valid ? {8'h0, in_0_bits_coreid, in_0_bits_data} : 80'h0)
       | (~in_0_valid & in_1_valid ? aligned_1 : 80'h0)
       | (valid_sum_1 == 2'h0 & in_2_valid ? aligned_2 : 80'h0)};
  assign out_info = (|_valid_sum_T_83) ? {13'h1E0, _valid_sum_T_83} : 16'h0;
  assign status_sum_data_bytes =
    11'(status_base_data_bytes
        + {4'h0,
           {1'h0,
            {1'h0,
             {1'h0, _valid_sum_T_83 == 3'h1 ? 4'hA : 4'h0}
               | (_valid_sum_T_83 == 3'h2 ? 5'h14 : 5'h0)
               | (_valid_sum_T_83 == 3'h3 ? 5'h1E : 5'h0)}
              | (_valid_sum_T_83 == 3'h4 ? 6'h28 : 6'h0)
              | (_valid_sum_T_83 == 3'h5 ? 6'h32 : 6'h0)
              | (_valid_sum_T_83 == 3'h6 ? 6'h3C : 6'h0)}
             | ((&_valid_sum_T_83) ? 7'h46 : 7'h0)});
  assign status_sum_info_size = 6'(status_base_info_size + {5'h0, |_valid_sum_T_83});
endmodule

