# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TE0712-02-100-2C3_V2.srcs/sources_1/new/SCOPE_FSM.vhd" \
"../../../../TE0712-02-100-2C3_V2.srcs/sim_1/new/tb_SCOPE.vhd" \

# Do not sort compile order
nosort
