/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "DMU_CD" of TriCore TC1130B (29 SFRs) */

#ifndef _HAVE_TRICORE_DMU_ADDRESSES_H_
#define _HAVE_TRICORE_DMU_ADDRESSES_H_

#define DMU_ID_ADDR           0xF8000408     /* "DMU Module Identification Register" */
#define DMU_SRAR0_ADDR        0xF8000410     /* "SRAM Redundancy Address" */
#define DMU_SRAR1_ADDR        0xF8000418     /* "SRAM Redundancy Address" */
#define DMU_SRAR2_ADDR        0xF8000420     /* "SRAM Redundancy Address" */
#define DMU_SRAR3_ADDR        0xF8000428     /* "SRAM Redundancy Address" */
#define DMU_SRAR4_ADDR        0xF8000430     /* "SRAM Redundancy Address" */
#define DMU_SRAR5_ADDR        0xF8000438     /* "SRAM Redundancy Address" */
#define DMU_SRAR6_ADDR        0xF8000440     /* "SRAM Redundancy Address" */
#define DMU_SRAR7_ADDR        0xF8000448     /* "SRAM Redundancy Address" */
#define DMU_SRAR8_ADDR        0xF8000450     /* "SRAM Redundancy Address" */
#define DMU_SRAR9_ADDR        0xF8000458     /* "SRAM Redundancy Address" */
#define DMU_SRAR10_ADDR       0xF8000460     /* "SRAM Redundancy Address" */
#define DMU_SRAR11_ADDR       0xF8000468     /* "SRAM Redundancy Address" */
#define DMU_SRAR12_ADDR       0xF8000470     /* "SRAM Redundancy Address" */
#define DMU_SRAR13_ADDR       0xF8000478     /* "SRAM Redundancy Address" */
#define DMU_SRAR14_ADDR       0xF8000480     /* "SRAM Redundancy Address" */
#define DMU_SRAR15_ADDR       0xF8000488     /* "SRAM Redundancy Address" */
#define DMU_CSCACTL_ADDR      0xF8000490     /* "CPU SRAM Configuration Bit Chain Control Register" */
#define DMU_CSCADIN_ADDR      0xF8000498     /* "CPU SRAM Configuration Bit Chain Data In Register" */
#define DMU_CSCADOUT_ADDR     0xF80004A0     /* "CPU SRAM Configuration Bit Chain Data Out Register" */
#define DMU_SETA_ADDR         0xF80004A8     /* "Soft-Error Trapped Address" */
#define DMU_SRAR16_ADDR       0xF80004B0     /* "SRAM Redundancy Address" */
#define DMU_SRAR17_ADDR       0xF80004B8     /* "SRAM Redundancy Address" */
#define DMU_SRAR18_ADDR       0xF80004C0     /* "SRAM Redundancy Address" */
#define DMU_SRAR19_ADDR       0xF80004C8     /* "SRAM Redundancy Address" */
#define DMU_SRAR20_ADDR       0xF80004D0     /* "SRAM Redundancy Address" */
#define DMU_SRAR21_ADDR       0xF80004D8     /* "SRAM Redundancy Address" */
#define DMU_SRAR22_ADDR       0xF80004E0     /* "SRAM Redundancy Address" */
#define DMU_SRAR23_ADDR       0xF80004E8     /* "SRAM Redundancy Address" */


#endif /* _HAVE_TRICORE_DMU_ADDRESSES_H_ (block "DMU_CD") */


