.include "macros.inc"
.file "OSUartExi.c"

# 0x00000000 - 0x00000250
.text
.balign 4

.fn InitializeUART, global
/* 00000000 00000040  7C 08 02 A6 */	mflr r0
/* 00000004 00000044  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000008 00000048  94 21 FF F8 */	stwu r1, -0x8(r1)
/* 0000000C 0000004C  48 00 00 01 */	bl OSGetConsoleType
/* 00000010 00000050  54 60 00 C7 */	rlwinm. r0, r3, 0, 3, 3
/* 00000014 00000054  40 82 00 14 */	bne .L_00000028
/* 00000018 00000058  38 00 00 00 */	li r0, 0x0
/* 0000001C 0000005C  90 00 00 00 */	stw r0, Enabled@sda21(r0)
/* 00000020 00000060  38 60 00 02 */	li r3, 0x2
/* 00000024 00000064  48 00 00 14 */	b .L_00000038
.L_00000028:
/* 00000028 00000068  3C 60 A5 FF */	lis r3, 0xa5ff
/* 0000002C 0000006C  38 03 00 5A */	addi r0, r3, 0x5a
/* 00000030 00000070  90 00 00 00 */	stw r0, Enabled@sda21(r0)
/* 00000034 00000074  38 60 00 00 */	li r3, 0x0
.L_00000038:
/* 00000038 00000078  80 01 00 0C */	lwz r0, 0xc(r1)
/* 0000003C 0000007C  38 21 00 08 */	addi r1, r1, 0x8
/* 00000040 00000080  7C 08 03 A6 */	mtlr r0
/* 00000044 00000084  4E 80 00 20 */	blr
.endfn InitializeUART

.fn ReadUARTN, global
/* 00000048 00000088  38 60 00 04 */	li r3, 0x4
/* 0000004C 0000008C  4E 80 00 20 */	blr
.endfn ReadUARTN

.fn WriteUARTN, global
/* 00000050 00000090  7C 08 02 A6 */	mflr r0
/* 00000054 00000094  90 01 00 04 */	stw r0, 0x4(r1)
/* 00000058 00000098  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 0000005C 0000009C  BF 41 00 18 */	stmw r26, 0x18(r1)
/* 00000060 000000A0  3B C3 00 00 */	addi r30, r3, 0x0
/* 00000064 000000A4  3B E4 00 00 */	addi r31, r4, 0x0
/* 00000068 000000A8  80 A0 00 00 */	lwz r5, Enabled@sda21(r0)
/* 0000006C 000000AC  3C 05 5A 01 */	addis r0, r5, 0x5a01
/* 00000070 000000B0  28 00 00 5A */	cmplwi r0, 0x5a
/* 00000074 000000B4  41 82 00 0C */	beq .L_00000080
/* 00000078 000000B8  38 60 00 02 */	li r3, 0x2
/* 0000007C 000000BC  48 00 01 C0 */	b .L_0000023C
.L_00000080:
/* 00000080 000000C0  38 60 00 00 */	li r3, 0x0
/* 00000084 000000C4  38 80 00 01 */	li r4, 0x1
/* 00000088 000000C8  38 A0 00 00 */	li r5, 0x0
/* 0000008C 000000CC  48 00 00 01 */	bl EXILock
/* 00000090 000000D0  2C 03 00 00 */	cmpwi r3, 0x0
/* 00000094 000000D4  40 82 00 0C */	bne .L_000000A0
/* 00000098 000000D8  38 60 00 00 */	li r3, 0x0
/* 0000009C 000000DC  48 00 01 A0 */	b .L_0000023C
.L_000000A0:
/* 000000A0 000000E0  38 9E 00 00 */	addi r4, r30, 0x0
/* 000000A4 000000E4  38 60 00 0D */	li r3, 0xd
/* 000000A8 000000E8  48 00 00 18 */	b .L_000000C0
.L_000000AC:
/* 000000AC 000000EC  88 04 00 00 */	lbz r0, 0x0(r4)
/* 000000B0 000000F0  2C 00 00 0A */	cmpwi r0, 0xa
/* 000000B4 000000F4  40 82 00 08 */	bne .L_000000BC
/* 000000B8 000000F8  98 64 00 00 */	stb r3, 0x0(r4)
.L_000000BC:
/* 000000BC 000000FC  38 84 00 01 */	addi r4, r4, 0x1
.L_000000C0:
/* 000000C0 00000100  7C 1E 20 50 */	subf r0, r30, r4
/* 000000C4 00000104  7C 00 F8 40 */	cmplw r0, r31
/* 000000C8 00000108  41 80 FF E4 */	blt .L_000000AC
/* 000000CC 0000010C  3C 00 A0 01 */	lis r0, 0xa001
/* 000000D0 00000110  90 01 00 14 */	stw r0, 0x14(r1)
/* 000000D4 00000114  3B 40 00 00 */	li r26, 0x0
/* 000000D8 00000118  3F A0 20 01 */	lis r29, 0x2001
/* 000000DC 0000011C  48 00 01 4C */	b .L_00000228
.L_000000E0:
/* 000000E0 00000120  38 60 00 00 */	li r3, 0x0
/* 000000E4 00000124  38 80 00 01 */	li r4, 0x1
/* 000000E8 00000128  38 A0 00 03 */	li r5, 0x3
/* 000000EC 0000012C  48 00 00 01 */	bl EXISelect
/* 000000F0 00000130  2C 03 00 00 */	cmpwi r3, 0x0
/* 000000F4 00000134  40 82 00 0C */	bne .L_00000100
/* 000000F8 00000138  38 00 FF FF */	li r0, -0x1
/* 000000FC 0000013C  48 00 00 5C */	b .L_00000158
.L_00000100:
/* 00000100 00000140  93 A1 00 10 */	stw r29, 0x10(r1)
/* 00000104 00000144  38 81 00 10 */	addi r4, r1, 0x10
/* 00000108 00000148  38 60 00 00 */	li r3, 0x0
/* 0000010C 0000014C  38 A0 00 04 */	li r5, 0x4
/* 00000110 00000150  38 C0 00 01 */	li r6, 0x1
/* 00000114 00000154  38 E0 00 00 */	li r7, 0x0
/* 00000118 00000158  48 00 00 01 */	bl EXIImm
/* 0000011C 0000015C  38 60 00 00 */	li r3, 0x0
/* 00000120 00000160  48 00 00 01 */	bl EXISync
/* 00000124 00000164  38 81 00 10 */	addi r4, r1, 0x10
/* 00000128 00000168  38 60 00 00 */	li r3, 0x0
/* 0000012C 0000016C  38 A0 00 01 */	li r5, 0x1
/* 00000130 00000170  38 C0 00 00 */	li r6, 0x0
/* 00000134 00000174  38 E0 00 00 */	li r7, 0x0
/* 00000138 00000178  48 00 00 01 */	bl EXIImm
/* 0000013C 0000017C  38 60 00 00 */	li r3, 0x0
/* 00000140 00000180  48 00 00 01 */	bl EXISync
/* 00000144 00000184  38 60 00 00 */	li r3, 0x0
/* 00000148 00000188  48 00 00 01 */	bl EXIDeselect
/* 0000014C 0000018C  80 01 00 10 */	lwz r0, 0x10(r1)
/* 00000150 00000190  54 00 46 3E */	srwi r0, r0, 24
/* 00000154 00000194  20 00 00 10 */	subfic r0, r0, 0x10
.L_00000158:
/* 00000158 00000198  2C 00 00 00 */	cmpwi r0, 0x0
/* 0000015C 0000019C  7C 1B 03 78 */	mr r27, r0
/* 00000160 000001A0  40 80 00 0C */	bge .L_0000016C
/* 00000164 000001A4  3B 40 FF FF */	li r26, -0x1
/* 00000168 000001A8  48 00 00 C8 */	b .L_00000230
.L_0000016C:
/* 0000016C 000001AC  2C 00 00 0C */	cmpwi r0, 0xc
/* 00000170 000001B0  40 80 00 0C */	bge .L_0000017C
/* 00000174 000001B4  7C 00 F8 40 */	cmplw r0, r31
/* 00000178 000001B8  41 80 00 B0 */	blt .L_00000228
.L_0000017C:
/* 0000017C 000001BC  38 60 00 00 */	li r3, 0x0
/* 00000180 000001C0  38 80 00 01 */	li r4, 0x1
/* 00000184 000001C4  38 A0 00 03 */	li r5, 0x3
/* 00000188 000001C8  48 00 00 01 */	bl EXISelect
/* 0000018C 000001CC  2C 03 00 00 */	cmpwi r3, 0x0
/* 00000190 000001D0  40 82 00 0C */	bne .L_0000019C
/* 00000194 000001D4  3B 40 FF FF */	li r26, -0x1
/* 00000198 000001D8  48 00 00 98 */	b .L_00000230
.L_0000019C:
/* 0000019C 000001DC  38 81 00 14 */	addi r4, r1, 0x14
/* 000001A0 000001E0  38 60 00 00 */	li r3, 0x0
/* 000001A4 000001E4  38 A0 00 04 */	li r5, 0x4
/* 000001A8 000001E8  38 C0 00 01 */	li r6, 0x1
/* 000001AC 000001EC  38 E0 00 00 */	li r7, 0x0
/* 000001B0 000001F0  48 00 00 01 */	bl EXIImm
/* 000001B4 000001F4  38 60 00 00 */	li r3, 0x0
/* 000001B8 000001F8  48 00 00 01 */	bl EXISync
/* 000001BC 000001FC  48 00 00 54 */	b .L_00000210
.L_000001C0:
/* 000001C0 00000200  2C 1B 00 04 */	cmpwi r27, 0x4
/* 000001C4 00000204  40 80 00 0C */	bge .L_000001D0
/* 000001C8 00000208  7C 1B F8 40 */	cmplw r27, r31
/* 000001CC 0000020C  41 80 00 54 */	blt .L_00000220
.L_000001D0:
/* 000001D0 00000210  28 1F 00 04 */	cmplwi r31, 0x4
/* 000001D4 00000214  40 80 00 0C */	bge .L_000001E0
/* 000001D8 00000218  7F FC FB 78 */	mr r28, r31
/* 000001DC 0000021C  48 00 00 08 */	b .L_000001E4
.L_000001E0:
/* 000001E0 00000220  3B 80 00 04 */	li r28, 0x4
.L_000001E4:
/* 000001E4 00000224  38 BC 00 00 */	addi r5, r28, 0x0
/* 000001E8 00000228  38 9E 00 00 */	addi r4, r30, 0x0
/* 000001EC 0000022C  38 60 00 00 */	li r3, 0x0
/* 000001F0 00000230  38 C0 00 01 */	li r6, 0x1
/* 000001F4 00000234  38 E0 00 00 */	li r7, 0x0
/* 000001F8 00000238  48 00 00 01 */	bl EXIImm
/* 000001FC 0000023C  7F DE E2 14 */	add r30, r30, r28
/* 00000200 00000240  7F FC F8 50 */	subf r31, r28, r31
/* 00000204 00000244  7F 7C D8 50 */	subf r27, r28, r27
/* 00000208 00000248  38 60 00 00 */	li r3, 0x0
/* 0000020C 0000024C  48 00 00 01 */	bl EXISync
.L_00000210:
/* 00000210 00000250  2C 1B 00 00 */	cmpwi r27, 0x0
/* 00000214 00000254  41 82 00 0C */	beq .L_00000220
/* 00000218 00000258  28 1F 00 00 */	cmplwi r31, 0x0
/* 0000021C 0000025C  40 82 FF A4 */	bne .L_000001C0
.L_00000220:
/* 00000220 00000260  38 60 00 00 */	li r3, 0x0
/* 00000224 00000264  48 00 00 01 */	bl EXIDeselect
.L_00000228:
/* 00000228 00000268  28 1F 00 00 */	cmplwi r31, 0x0
/* 0000022C 0000026C  40 82 FE B4 */	bne .L_000000E0
.L_00000230:
/* 00000230 00000270  38 60 00 00 */	li r3, 0x0
/* 00000234 00000274  48 00 00 01 */	bl EXIUnlock
/* 00000238 00000278  7F 43 D3 78 */	mr r3, r26
.L_0000023C:
/* 0000023C 0000027C  BB 41 00 18 */	lmw r26, 0x18(r1)
/* 00000240 00000280  80 01 00 34 */	lwz r0, 0x34(r1)
/* 00000244 00000284  38 21 00 30 */	addi r1, r1, 0x30
/* 00000248 00000288  7C 08 03 A6 */	mtlr r0
/* 0000024C 0000028C  4E 80 00 20 */	blr
.endfn WriteUARTN

# 0x00000000 - 0x00000008
.section .sbss, "wa", @nobits
.balign 8

.obj Enabled, local
	.skip 0x8
.endobj Enabled
