read -sv run_verilog_mid/adder_32b_9_83_65e124db11dab72af6f23151b46ab668.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_83_65e124db11dab72af6f23151b46ab668_yosys.v
