xrun: 23.03-s007: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	23.03-s007: Started on Nov 27, 2024 at 19:26:19 CET
xrun
	./SRC/and2_include_netlists.v
	-access +rwc
	-gui
file: ./SRC/and2_include_netlists.v
	module worklib.ACHCONX2LVT:v
		errors: 0, warnings: 0
	module worklib.ADDFHX1LVT:v
		errors: 0, warnings: 0
	module worklib.ADDFHX2LVT:v
		errors: 0, warnings: 0
	module worklib.ADDFHX4LVT:v
		errors: 0, warnings: 0
	module worklib.ADDFHXLLVT:v
		errors: 0, warnings: 0
	module worklib.ADDFX1LVT:v
		errors: 0, warnings: 0
	module worklib.ADDFX2LVT:v
		errors: 0, warnings: 0
	module worklib.ADDFX4LVT:v
		errors: 0, warnings: 0
	module worklib.ADDFXLLVT:v
		errors: 0, warnings: 0
	module worklib.ADDHX1LVT:v
		errors: 0, warnings: 0
	module worklib.ADDHX2LVT:v
		errors: 0, warnings: 0
	module worklib.ADDHX4LVT:v
		errors: 0, warnings: 0
	module worklib.ADDHXLLVT:v
		errors: 0, warnings: 0
	module worklib.AND2X1LVT:v
		errors: 0, warnings: 0
	module worklib.AND2X2LVT:v
		errors: 0, warnings: 0
	module worklib.AND2X4LVT:v
		errors: 0, warnings: 0
	module worklib.AND2X6LVT:v
		errors: 0, warnings: 0
	module worklib.AND2X8LVT:v
		errors: 0, warnings: 0
	module worklib.AND2XLLVT:v
		errors: 0, warnings: 0
	module worklib.AND3X1LVT:v
		errors: 0, warnings: 0
	module worklib.AND3X2LVT:v
		errors: 0, warnings: 0
	module worklib.AND3X4LVT:v
		errors: 0, warnings: 0
	module worklib.AND3X6LVT:v
		errors: 0, warnings: 0
	module worklib.AND3X8LVT:v
		errors: 0, warnings: 0
	module worklib.AND3XLLVT:v
		errors: 0, warnings: 0
	module worklib.AND4X1LVT:v
		errors: 0, warnings: 0
	module worklib.AND4X2LVT:v
		errors: 0, warnings: 0
	module worklib.AND4X4LVT:v
		errors: 0, warnings: 0
	module worklib.AND4X6LVT:v
		errors: 0, warnings: 0
	module worklib.AND4X8LVT:v
		errors: 0, warnings: 0
	module worklib.AND4XLLVT:v
		errors: 0, warnings: 0
	module worklib.ANTENNALVT:v
		errors: 0, warnings: 0
	module worklib.AO21X1LVT:v
		errors: 0, warnings: 0
	module worklib.AO21X2LVT:v
		errors: 0, warnings: 0
	module worklib.AO21X4LVT:v
		errors: 0, warnings: 0
	module worklib.AO21XLLVT:v
		errors: 0, warnings: 0
	module worklib.AO22X1LVT:v
		errors: 0, warnings: 0
	module worklib.AO22X2LVT:v
		errors: 0, warnings: 0
	module worklib.AO22X4LVT:v
		errors: 0, warnings: 0
	module worklib.AO22XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI211X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI211X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI211X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI211XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI21X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI21X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI21X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI21XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI221X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI221X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI221X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI221XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI222X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI222X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI222X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI222XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI22X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI22X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI22X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI22XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI2BB1X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI2BB1X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI2BB1X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI2BB1XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI2BB2X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI2BB2X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI2BB2X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI2BB2XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI31X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI31X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI31X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI31XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI32X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI32X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI32X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI32XLLVT:v
		errors: 0, warnings: 0
	module worklib.AOI33X1LVT:v
		errors: 0, warnings: 0
	module worklib.AOI33X2LVT:v
		errors: 0, warnings: 0
	module worklib.AOI33X4LVT:v
		errors: 0, warnings: 0
	module worklib.AOI33XLLVT:v
		errors: 0, warnings: 0
	module worklib.BMXIX2LVT:v
		errors: 0, warnings: 0
	module worklib.BMXIX4LVT:v
		errors: 0, warnings: 0
	module worklib.BUFX12LVT:v
		errors: 0, warnings: 0
	module worklib.BUFX16LVT:v
		errors: 0, warnings: 0
	module worklib.BUFX2LVT:v
		errors: 0, warnings: 0
	module worklib.BUFX20LVT:v
		errors: 0, warnings: 0
	module worklib.BUFX3LVT:v
		errors: 0, warnings: 0
	module worklib.BUFX4LVT:v
		errors: 0, warnings: 0
	module worklib.BUFX6LVT:v
		errors: 0, warnings: 0
	module worklib.BUFX8LVT:v
		errors: 0, warnings: 0
	module worklib.CLKAND2X12LVT:v
		errors: 0, warnings: 0
	module worklib.CLKAND2X2LVT:v
		errors: 0, warnings: 0
	module worklib.CLKAND2X3LVT:v
		errors: 0, warnings: 0
	module worklib.CLKAND2X4LVT:v
		errors: 0, warnings: 0
	module worklib.CLKAND2X6LVT:v
		errors: 0, warnings: 0
	module worklib.CLKAND2X8LVT:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX12LVT:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX16LVT:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX2LVT:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX20LVT:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX3LVT:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX4LVT:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX6LVT:v
		errors: 0, warnings: 0
	module worklib.CLKBUFX8LVT:v
		errors: 0, warnings: 0
	module worklib.CLKINVX1LVT:v
		errors: 0, warnings: 0
	module worklib.CLKINVX12LVT:v
		errors: 0, warnings: 0
	module worklib.CLKINVX16LVT:v
		errors: 0, warnings: 0
	module worklib.CLKINVX2LVT:v
		errors: 0, warnings: 0
	module worklib.CLKINVX20LVT:v
		errors: 0, warnings: 0
	module worklib.CLKINVX3LVT:v
		errors: 0, warnings: 0
	module worklib.CLKINVX4LVT:v
		errors: 0, warnings: 0
	module worklib.CLKINVX6LVT:v
		errors: 0, warnings: 0
	module worklib.CLKINVX8LVT:v
		errors: 0, warnings: 0
	module worklib.CLKMX2X12LVT:v
		errors: 0, warnings: 0
	module worklib.CLKMX2X2LVT:v
		errors: 0, warnings: 0
	module worklib.CLKMX2X3LVT:v
		errors: 0, warnings: 0
	module worklib.CLKMX2X4LVT:v
		errors: 0, warnings: 0
	module worklib.CLKMX2X6LVT:v
		errors: 0, warnings: 0
	module worklib.CLKMX2X8LVT:v
		errors: 0, warnings: 0
	module worklib.CLKXOR2X1LVT:v
		errors: 0, warnings: 0
	module worklib.CLKXOR2X2LVT:v
		errors: 0, warnings: 0
	module worklib.CLKXOR2X4LVT:v
		errors: 0, warnings: 0
	module worklib.CLKXOR2X8LVT:v
		errors: 0, warnings: 0
	module worklib.DFFHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.DFFNSRX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFNSRX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFNSRX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFNSRXLLVT:v
		errors: 0, warnings: 0
	module worklib.DFFQX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFQX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFQX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFQXLLVT:v
		errors: 0, warnings: 0
	module worklib.DFFRHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFRHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFRHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFRHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.DFFRX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFRX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFRX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFRXLLVT:v
		errors: 0, warnings: 0
	module worklib.DFFSHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSRHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSRHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSRHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSRHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSRX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSRX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSRX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSRXLLVT:v
		errors: 0, warnings: 0
	module worklib.DFFSX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFSXLLVT:v
		errors: 0, warnings: 0
	module worklib.DFFTRX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFTRX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFTRX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFTRXLLVT:v
		errors: 0, warnings: 0
	module worklib.DFFX1LVT:v
		errors: 0, warnings: 0
	module worklib.DFFX2LVT:v
		errors: 0, warnings: 0
	module worklib.DFFX4LVT:v
		errors: 0, warnings: 0
	module worklib.DFFXLLVT:v
		errors: 0, warnings: 0
	module worklib.DLY1X1LVT:v
		errors: 0, warnings: 0
	module worklib.DLY1X4LVT:v
		errors: 0, warnings: 0
	module worklib.DLY2X1LVT:v
		errors: 0, warnings: 0
	module worklib.DLY2X4LVT:v
		errors: 0, warnings: 0
	module worklib.DLY3X1LVT:v
		errors: 0, warnings: 0
	module worklib.DLY3X4LVT:v
		errors: 0, warnings: 0
	module worklib.DLY4X1LVT:v
		errors: 0, warnings: 0
	module worklib.DLY4X4LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFTRX1LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFTRX2LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFTRX4LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFTRXLLVT:v
		errors: 0, warnings: 0
	module worklib.EDFFX1LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFX2LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFX4LVT:v
		errors: 0, warnings: 0
	module worklib.EDFFXLLVT:v
		errors: 0, warnings: 0
	module worklib.HOLDX1LVT:v
		errors: 0, warnings: 0
	module worklib.INVX1LVT:v
		errors: 0, warnings: 0
	module worklib.INVX12LVT:v
		errors: 0, warnings: 0
	module worklib.INVX16LVT:v
		errors: 0, warnings: 0
	module worklib.INVX2LVT:v
		errors: 0, warnings: 0
	module worklib.INVX20LVT:v
		errors: 0, warnings: 0
	module worklib.INVX3LVT:v
		errors: 0, warnings: 0
	module worklib.INVX4LVT:v
		errors: 0, warnings: 0
	module worklib.INVX6LVT:v
		errors: 0, warnings: 0
	module worklib.INVX8LVT:v
		errors: 0, warnings: 0
	module worklib.INVXLLVT:v
		errors: 0, warnings: 0
	module worklib.MDFFHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.MDFFHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.MDFFHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.MDFFHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.MX2X1LVT:v
		errors: 0, warnings: 0
	module worklib.MX2X2LVT:v
		errors: 0, warnings: 0
	module worklib.MX2X4LVT:v
		errors: 0, warnings: 0
	module worklib.MX2X6LVT:v
		errors: 0, warnings: 0
	module worklib.MX2X8LVT:v
		errors: 0, warnings: 0
	module worklib.MX2XLLVT:v
		errors: 0, warnings: 0
	module worklib.MX3X1LVT:v
		errors: 0, warnings: 0
	module worklib.MX3X2LVT:v
		errors: 0, warnings: 0
	module worklib.MX3X4LVT:v
		errors: 0, warnings: 0
	module worklib.MX3XLLVT:v
		errors: 0, warnings: 0
	module worklib.MX4X1LVT:v
		errors: 0, warnings: 0
	module worklib.MX4X2LVT:v
		errors: 0, warnings: 0
	module worklib.MX4X4LVT:v
		errors: 0, warnings: 0
	module worklib.MX4XLLVT:v
		errors: 0, warnings: 0
	module worklib.MXI2X1LVT:v
		errors: 0, warnings: 0
	module worklib.MXI2X2LVT:v
		errors: 0, warnings: 0
	module worklib.MXI2X4LVT:v
		errors: 0, warnings: 0
	module worklib.MXI2X6LVT:v
		errors: 0, warnings: 0
	module worklib.MXI2X8LVT:v
		errors: 0, warnings: 0
	module worklib.MXI2XLLVT:v
		errors: 0, warnings: 0
	module worklib.MXI3X1LVT:v
		errors: 0, warnings: 0
	module worklib.MXI3X2LVT:v
		errors: 0, warnings: 0
	module worklib.MXI3X4LVT:v
		errors: 0, warnings: 0
	module worklib.MXI3XLLVT:v
		errors: 0, warnings: 0
	module worklib.MXI4X1LVT:v
		errors: 0, warnings: 0
	module worklib.MXI4X2LVT:v
		errors: 0, warnings: 0
	module worklib.MXI4X4LVT:v
		errors: 0, warnings: 0
	module worklib.MXI4XLLVT:v
		errors: 0, warnings: 0
	module worklib.NAND2BX1LVT:v
		errors: 0, warnings: 0
	module worklib.NAND2BX2LVT:v
		errors: 0, warnings: 0
	module worklib.NAND2BX4LVT:v
		errors: 0, warnings: 0
	module worklib.NAND2BXLLVT:v
		errors: 0, warnings: 0
	module worklib.NAND2X1LVT:v
		errors: 0, warnings: 0
	module worklib.NAND2X2LVT:v
		errors: 0, warnings: 0
	module worklib.NAND2X4LVT:v
		errors: 0, warnings: 0
	module worklib.NAND2X6LVT:v
		errors: 0, warnings: 0
	module worklib.NAND2X8LVT:v
		errors: 0, warnings: 0
	module worklib.NAND2XLLVT:v
		errors: 0, warnings: 0
	module worklib.NAND3BX1LVT:v
		errors: 0, warnings: 0
	module worklib.NAND3BX2LVT:v
		errors: 0, warnings: 0
	module worklib.NAND3BX4LVT:v
		errors: 0, warnings: 0
	module worklib.NAND3BXLLVT:v
		errors: 0, warnings: 0
	module worklib.NAND3X1LVT:v
		errors: 0, warnings: 0
	module worklib.NAND3X2LVT:v
		errors: 0, warnings: 0
	module worklib.NAND3X4LVT:v
		errors: 0, warnings: 0
	module worklib.NAND3X6LVT:v
		errors: 0, warnings: 0
	module worklib.NAND3X8LVT:v
		errors: 0, warnings: 0
	module worklib.NAND3XLLVT:v
		errors: 0, warnings: 0
	module worklib.NAND4BBX1LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4BBX2LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4BBX4LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4BBXLLVT:v
		errors: 0, warnings: 0
	module worklib.NAND4BX1LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4BX2LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4BX4LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4BXLLVT:v
		errors: 0, warnings: 0
	module worklib.NAND4X1LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4X2LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4X4LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4X6LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4X8LVT:v
		errors: 0, warnings: 0
	module worklib.NAND4XLLVT:v
		errors: 0, warnings: 0
	module worklib.NOR2BX1LVT:v
		errors: 0, warnings: 0
	module worklib.NOR2BX2LVT:v
		errors: 0, warnings: 0
	module worklib.NOR2BX4LVT:v
		errors: 0, warnings: 0
	module worklib.NOR2BXLLVT:v
		errors: 0, warnings: 0
	module worklib.NOR2X1LVT:v
		errors: 0, warnings: 0
	module worklib.NOR2X2LVT:v
		errors: 0, warnings: 0
	module worklib.NOR2X4LVT:v
		errors: 0, warnings: 0
	module worklib.NOR2X6LVT:v
		errors: 0, warnings: 0
	module worklib.NOR2X8LVT:v
		errors: 0, warnings: 0
	module worklib.NOR2XLLVT:v
		errors: 0, warnings: 0
	module worklib.NOR3BX1LVT:v
		errors: 0, warnings: 0
	module worklib.NOR3BX2LVT:v
		errors: 0, warnings: 0
	module worklib.NOR3BX4LVT:v
		errors: 0, warnings: 0
	module worklib.NOR3BXLLVT:v
		errors: 0, warnings: 0
	module worklib.NOR3X1LVT:v
		errors: 0, warnings: 0
	module worklib.NOR3X2LVT:v
		errors: 0, warnings: 0
	module worklib.NOR3X4LVT:v
		errors: 0, warnings: 0
	module worklib.NOR3X6LVT:v
		errors: 0, warnings: 0
	module worklib.NOR3X8LVT:v
		errors: 0, warnings: 0
	module worklib.NOR3XLLVT:v
		errors: 0, warnings: 0
	module worklib.NOR4BBX1LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4BBX2LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4BBX4LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4BBXLLVT:v
		errors: 0, warnings: 0
	module worklib.NOR4BX1LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4BX2LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4BX4LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4BXLLVT:v
		errors: 0, warnings: 0
	module worklib.NOR4X1LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4X2LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4X4LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4X6LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4X8LVT:v
		errors: 0, warnings: 0
	module worklib.NOR4XLLVT:v
		errors: 0, warnings: 0
	module worklib.OA21X1LVT:v
		errors: 0, warnings: 0
	module worklib.OA21X2LVT:v
		errors: 0, warnings: 0
	module worklib.OA21X4LVT:v
		errors: 0, warnings: 0
	module worklib.OA21XLLVT:v
		errors: 0, warnings: 0
	module worklib.OA22X1LVT:v
		errors: 0, warnings: 0
	module worklib.OA22X2LVT:v
		errors: 0, warnings: 0
	module worklib.OA22X4LVT:v
		errors: 0, warnings: 0
	module worklib.OA22XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI211X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI211X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI211X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI211XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI21X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI21X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI21X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI21XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI221X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI221X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI221X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI221XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI222X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI222X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI222X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI222XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI22X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI22X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI22X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI22XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI2BB1X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI2BB1X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI2BB1X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI2BB1XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI2BB2X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI2BB2X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI2BB2X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI2BB2XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI31X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI31X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI31X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI31XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI32X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI32X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI32X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI32XLLVT:v
		errors: 0, warnings: 0
	module worklib.OAI33X1LVT:v
		errors: 0, warnings: 0
	module worklib.OAI33X2LVT:v
		errors: 0, warnings: 0
	module worklib.OAI33X4LVT:v
		errors: 0, warnings: 0
	module worklib.OAI33XLLVT:v
		errors: 0, warnings: 0
	module worklib.OR2X1LVT:v
		errors: 0, warnings: 0
	module worklib.OR2X2LVT:v
		errors: 0, warnings: 0
	module worklib.OR2X4LVT:v
		errors: 0, warnings: 0
	module worklib.OR2X6LVT:v
		errors: 0, warnings: 0
	module worklib.OR2X8LVT:v
		errors: 0, warnings: 0
	module worklib.OR2XLLVT:v
		errors: 0, warnings: 0
	module worklib.OR3X1LVT:v
		errors: 0, warnings: 0
	module worklib.OR3X2LVT:v
		errors: 0, warnings: 0
	module worklib.OR3X4LVT:v
		errors: 0, warnings: 0
	module worklib.OR3X6LVT:v
		errors: 0, warnings: 0
	module worklib.OR3X8LVT:v
		errors: 0, warnings: 0
	module worklib.OR3XLLVT:v
		errors: 0, warnings: 0
	module worklib.OR4X1LVT:v
		errors: 0, warnings: 0
	module worklib.OR4X2LVT:v
		errors: 0, warnings: 0
	module worklib.OR4X4LVT:v
		errors: 0, warnings: 0
	module worklib.OR4X6LVT:v
		errors: 0, warnings: 0
	module worklib.OR4X8LVT:v
		errors: 0, warnings: 0
	module worklib.OR4XLLVT:v
		errors: 0, warnings: 0
	module worklib.SDFFHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFNSRX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFNSRX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFNSRX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFNSRXLLVT:v
		errors: 0, warnings: 0
	module worklib.SDFFQX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFQX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFQX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFQXLLVT:v
		errors: 0, warnings: 0
	module worklib.SDFFRHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFRHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFRHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFRHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFRX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFRX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFRX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFRXLLVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSRHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSRHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSRHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSRHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSRX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSRX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSRX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSRXLLVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFSXLLVT:v
		errors: 0, warnings: 0
	module worklib.SDFFTRX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFTRX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFTRX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFTRXLLVT:v
		errors: 0, warnings: 0
	module worklib.SDFFX1LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFX2LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFX4LVT:v
		errors: 0, warnings: 0
	module worklib.SDFFXLLVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFTRX1LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFTRX2LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFTRX4LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFTRXLLVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFX1LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFX2LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFX4LVT:v
		errors: 0, warnings: 0
	module worklib.SEDFFXLLVT:v
		errors: 0, warnings: 0
	module worklib.SMDFFHQX1LVT:v
		errors: 0, warnings: 0
	module worklib.SMDFFHQX2LVT:v
		errors: 0, warnings: 0
	module worklib.SMDFFHQX4LVT:v
		errors: 0, warnings: 0
	module worklib.SMDFFHQX8LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFX1LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFX12LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFX16LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFX2LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFX20LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFX3LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFX4LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFX6LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFX8LVT:v
		errors: 0, warnings: 0
	module worklib.TBUFXLLVT:v
		errors: 0, warnings: 0
	module worklib.TIEHILVT:v
		errors: 0, warnings: 0
	module worklib.TIELOLVT:v
		errors: 0, warnings: 0
	module worklib.TLATNCAX12LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNCAX16LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNCAX2LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNCAX20LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNCAX3LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNCAX4LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNCAX6LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNCAX8LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNSRX1LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNSRX2LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNSRX4LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNSRXLLVT:v
		errors: 0, warnings: 0
	module worklib.TLATNTSCAX12LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNTSCAX16LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNTSCAX2LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNTSCAX20LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNTSCAX3LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNTSCAX4LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNTSCAX6LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNTSCAX8LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNX1LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNX2LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNX4LVT:v
		errors: 0, warnings: 0
	module worklib.TLATNXLLVT:v
		errors: 0, warnings: 0
	module worklib.TLATSRX1LVT:v
		errors: 0, warnings: 0
	module worklib.TLATSRX2LVT:v
		errors: 0, warnings: 0
	module worklib.TLATSRX4LVT:v
		errors: 0, warnings: 0
	module worklib.TLATSRXLLVT:v
		errors: 0, warnings: 0
	module worklib.TLATX1LVT:v
		errors: 0, warnings: 0
	module worklib.TLATX2LVT:v
		errors: 0, warnings: 0
	module worklib.TLATX4LVT:v
		errors: 0, warnings: 0
	module worklib.TLATXLLVT:v
		errors: 0, warnings: 0
	module worklib.XNOR2X1LVT:v
		errors: 0, warnings: 0
	module worklib.XNOR2X2LVT:v
		errors: 0, warnings: 0
	module worklib.XNOR2X4LVT:v
		errors: 0, warnings: 0
	module worklib.XNOR2XLLVT:v
		errors: 0, warnings: 0
	module worklib.XNOR3X1LVT:v
		errors: 0, warnings: 0
	module worklib.XNOR3XLLVT:v
		errors: 0, warnings: 0
	module worklib.XOR2X1LVT:v
		errors: 0, warnings: 0
	module worklib.XOR2X2LVT:v
		errors: 0, warnings: 0
	module worklib.XOR2X4LVT:v
		errors: 0, warnings: 0
	module worklib.XOR2XLLVT:v
		errors: 0, warnings: 0
	module worklib.XOR3X1LVT:v
		errors: 0, warnings: 0
	module worklib.XOR3XLLVT:v
		errors: 0, warnings: 0
	primitive worklib.altos_latch:v
		errors: 0, warnings: 0
	primitive worklib.altos_dff_err:v
		errors: 0, warnings: 0
	primitive worklib.altos_dff:v
		errors: 0, warnings: 0
	primitive worklib.altos_dff_r_err:v
		errors: 0, warnings: 0
	primitive worklib.altos_dff_r:v
		errors: 0, warnings: 0
	primitive worklib.altos_dff_s_err:v
		errors: 0, warnings: 0
	primitive worklib.altos_dff_s:v
		errors: 0, warnings: 0
	primitive worklib.altos_dff_sr_err:v
		errors: 0, warnings: 0
	primitive worklib.altos_dff_sr_0:v
		errors: 0, warnings: 0
	primitive worklib.altos_dff_sr_1:v
		errors: 0, warnings: 0
	primitive worklib.altos_latch_r:v
		errors: 0, warnings: 0
	primitive worklib.altos_latch_s:v
		errors: 0, warnings: 0
	primitive worklib.altos_latch_sr_0:v
		errors: 0, warnings: 0
	primitive worklib.altos_latch_sr_1:v
		errors: 0, warnings: 0
	module worklib.PADDB:v
		errors: 0, warnings: 0
	module worklib.PADDI:v
		errors: 0, warnings: 0
	module worklib.PADDO:v
		errors: 0, warnings: 0
	module worklib.PADDOZ:v
		errors: 0, warnings: 0
	module worklib.IORINGDB:v
		errors: 0, warnings: 0
	module worklib.IORINGDI:v
		errors: 0, warnings: 0
	module worklib.IORINGDO:v
		errors: 0, warnings: 0
	module worklib.IORINGDOZ:v
		errors: 0, warnings: 0
	primitive worklib.udp_dff:v
		errors: 0, warnings: 0
	primitive worklib.udp_tlat:v
		errors: 0, warnings: 0
	primitive worklib.udp_rslat:v
		errors: 0, warnings: 0
	primitive worklib.udp_mux2:v
		errors: 0, warnings: 0
output [0:0] const0;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/inv_buf_passgate.v,14|18): Implicit net port (const0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.const0:v
		errors: 0, warnings: 1
output [0:0] const1;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/inv_buf_passgate.v,36|18): Implicit net port (const1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.const1:v
		errors: 0, warnings: 1
input [0:3] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,17|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,19|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,21|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,23|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_tapbuf_size4:v
		errors: 0, warnings: 4
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,113|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,115|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,117|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,119|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_tapbuf_size2:v
		errors: 0, warnings: 4
input [0:2] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,185|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,187|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,189|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,191|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_tapbuf_size3:v
		errors: 0, warnings: 4
input [0:59] in;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,269|14): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,271|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,273|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,275|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_size60:v
		errors: 0, warnings: 4
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1037|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1039|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1041|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1043|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_size2:v
		errors: 0, warnings: 4
input [0:63] in;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1110|14): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1112|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1114|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] lut5_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1116|20): Implicit net port (lut5_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] lut6_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1118|20): Implicit net port (lut6_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.frac_lut6_mux:v
		errors: 0, warnings: 5
input [0:63] sram;
                |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,22|16): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:63] sram_inv;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,24|20): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mode;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,26|15): Implicit net port (mode) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mode_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,28|19): Implicit net port (mode_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.frac_lut6:v
		errors: 0, warnings: 4
	module worklib.direct_interc:v
		errors: 0, warnings: 0
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,19|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,21|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,23|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,25|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:2] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,27|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:2] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,29|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_tapbuf_size4_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,87|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,89|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,91|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,93|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,95|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,97|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_tapbuf_size2_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,148|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,150|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,152|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,154|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,156|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,158|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_tapbuf_size3_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,209|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,211|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,213|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,215|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,217|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,219|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_size60_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,298|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,300|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,302|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,304|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,306|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,308|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.mux_tree_size2_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,359|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,361|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,363|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,365|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:64] mem_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,367|20): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:64] mem_outb;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,369|21): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.frac_lut6_DFFRX1LVT_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,861|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,863|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,865|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,867|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,869|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,871|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.PADDB_DFFRX1LVT_mem:v
		errors: 0, warnings: 6
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,20|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,22|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:0] gfpga_pad_PADDB_PAD;
                              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,24|30): Implicit net port (gfpga_pad_PADDB_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,28|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,32|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_io_mode_physical__iopad:v
		errors: 0, warnings: 5
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:0] gfpga_pad_PADDB_PAD;
                              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,25|30): Implicit net port (gfpga_pad_PADDB_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,29|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,33|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_io_mode_io_:v
		errors: 0, warnings: 5
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,20|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,22|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,26|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,32|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6:v
		errors: 0, warnings: 4
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,20|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,22|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,26|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,30|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic:v
		errors: 0, warnings: 4
input [0:0] set;
              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,19|14): Implicit net port (set) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] reset;
                |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,21|16): Implicit net port (reset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] clk;
              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,23|14): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff:v
		errors: 0, warnings: 3
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,24|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,26|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] set;
              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,28|14): Implicit net port (set) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] reset;
                |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,30|16): Implicit net port (reset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] clk;
              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,32|14): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,38|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,42|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric:v
		errors: 0, warnings: 7
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,24|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,26|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] set;
              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,28|14): Implicit net port (set) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] reset;
                |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,30|16): Implicit net port (reset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] clk;
              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,32|14): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,38|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,42|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_default__fle:v
		errors: 0, warnings: 7
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,24|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,26|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] set;
              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,28|14): Implicit net port (set) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] reset;
                |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,30|16): Implicit net port (reset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] clk;
              |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,32|14): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,38|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,42|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.logical_tile_clb_mode_clb_:v
		errors: 0, warnings: 7
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_PADDB_PAD;
                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,39|30): Implicit net port (gfpga_pad_PADDB_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,41|59): Implicit net port (bottom_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_1__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,43|59): Implicit net port (bottom_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_2__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,45|59): Implicit net port (bottom_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_3__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,47|59): Implicit net port (bottom_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_4__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,49|59): Implicit net port (bottom_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_5__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,51|59): Implicit net port (bottom_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_6__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,53|59): Implicit net port (bottom_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_7__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,55|59): Implicit net port (bottom_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,59|59): Implicit net port (bottom_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_1__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,61|59): Implicit net port (bottom_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_2__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,63|59): Implicit net port (bottom_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_3__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,65|59): Implicit net port (bottom_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_4__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,67|59): Implicit net port (bottom_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_5__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,69|59): Implicit net port (bottom_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_6__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,71|59): Implicit net port (bottom_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_7__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,73|59): Implicit net port (bottom_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_io_top:v
		errors: 0, warnings: 21
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_PADDB_PAD;
                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,39|30): Implicit net port (gfpga_pad_PADDB_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,41|57): Implicit net port (left_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_1__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,43|57): Implicit net port (left_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_2__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,45|57): Implicit net port (left_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_3__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,47|57): Implicit net port (left_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_4__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,49|57): Implicit net port (left_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_5__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,51|57): Implicit net port (left_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_6__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,53|57): Implicit net port (left_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_7__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,55|57): Implicit net port (left_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,59|57): Implicit net port (left_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_1__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,61|57): Implicit net port (left_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_2__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,63|57): Implicit net port (left_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_3__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,65|57): Implicit net port (left_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_4__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,67|57): Implicit net port (left_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_5__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,69|57): Implicit net port (left_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_6__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,71|57): Implicit net port (left_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_7__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,73|57): Implicit net port (left_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_io_right:v
		errors: 0, warnings: 21
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_PADDB_PAD;
                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,39|30): Implicit net port (gfpga_pad_PADDB_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,41|56): Implicit net port (top_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_1__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,43|56): Implicit net port (top_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_2__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,45|56): Implicit net port (top_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_3__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,47|56): Implicit net port (top_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_4__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,49|56): Implicit net port (top_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_5__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,51|56): Implicit net port (top_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_6__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,53|56): Implicit net port (top_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_7__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,55|56): Implicit net port (top_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_0__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,59|56): Implicit net port (top_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_1__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,61|56): Implicit net port (top_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_2__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,63|56): Implicit net port (top_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_3__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,65|56): Implicit net port (top_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_4__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,67|56): Implicit net port (top_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_5__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,69|56): Implicit net port (top_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_6__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,71|56): Implicit net port (top_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_7__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,73|56): Implicit net port (top_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_io_bottom:v
		errors: 0, warnings: 21
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_PADDB_PAD;
                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,39|30): Implicit net port (gfpga_pad_PADDB_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,41|58): Implicit net port (right_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_1__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,43|58): Implicit net port (right_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_2__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,45|58): Implicit net port (right_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_3__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,47|58): Implicit net port (right_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_4__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,49|58): Implicit net port (right_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_5__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,51|58): Implicit net port (right_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_6__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,53|58): Implicit net port (right_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_7__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,55|58): Implicit net port (right_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,59|58): Implicit net port (right_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_1__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,61|58): Implicit net port (right_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_2__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,63|58): Implicit net port (right_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_3__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,65|58): Implicit net port (right_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_4__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,67|58): Implicit net port (right_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_5__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,69|58): Implicit net port (right_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_6__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,71|58): Implicit net port (right_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_7__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,73|58): Implicit net port (right_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_io_left:v
		errors: 0, warnings: 21
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,82|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,84|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] set;
              |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,86|14): Implicit net port (set) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] reset;
                |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,88|16): Implicit net port (reset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] clk;
              |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,90|14): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_0_;
                                                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,92|51): Implicit net port (top_width_0_height_0_subtile_0__pin_I_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_4_;
                                                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,94|51): Implicit net port (top_width_0_height_0_subtile_0__pin_I_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_8_;
                                                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,96|51): Implicit net port (top_width_0_height_0_subtile_0__pin_I_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_12_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,98|52): Implicit net port (top_width_0_height_0_subtile_0__pin_I_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_16_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,100|52): Implicit net port (top_width_0_height_0_subtile_0__pin_I_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_20_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,102|52): Implicit net port (top_width_0_height_0_subtile_0__pin_I_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_24_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,104|52): Implicit net port (top_width_0_height_0_subtile_0__pin_I_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_28_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,106|52): Implicit net port (top_width_0_height_0_subtile_0__pin_I_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_32_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,108|52): Implicit net port (top_width_0_height_0_subtile_0__pin_I_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_I_36_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,110|52): Implicit net port (top_width_0_height_0_subtile_0__pin_I_36_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_clk_0_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,112|53): Implicit net port (top_width_0_height_0_subtile_0__pin_clk_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_1_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,114|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_5_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,116|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_9_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,118|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_13_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,120|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_17_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,122|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_21_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,124|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_25_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,126|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_29_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,128|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_33_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,130|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_37_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,132|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_37_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_2_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,134|54): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_6_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,136|54): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_10_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,138|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_14_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,140|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_18_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,142|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_22_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,144|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_26_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,146|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_30_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,148|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_34_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,150|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_38_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,152|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_38_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_3_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,154|52): Implicit net port (left_width_0_height_0_subtile_0__pin_I_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_7_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,156|52): Implicit net port (left_width_0_height_0_subtile_0__pin_I_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_11_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,158|53): Implicit net port (left_width_0_height_0_subtile_0__pin_I_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_15_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,160|53): Implicit net port (left_width_0_height_0_subtile_0__pin_I_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_19_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,162|53): Implicit net port (left_width_0_height_0_subtile_0__pin_I_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_23_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,164|53): Implicit net port (left_width_0_height_0_subtile_0__pin_I_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_27_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,166|53): Implicit net port (left_width_0_height_0_subtile_0__pin_I_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_31_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,168|53): Implicit net port (left_width_0_height_0_subtile_0__pin_I_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_35_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,170|53): Implicit net port (left_width_0_height_0_subtile_0__pin_I_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_I_39_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,172|53): Implicit net port (left_width_0_height_0_subtile_0__pin_I_39_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,174|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_0__pin_O_0_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,176|52): Implicit net port (top_width_0_height_0_subtile_0__pin_O_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_0__pin_O_4_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,178|52): Implicit net port (top_width_0_height_0_subtile_0__pin_O_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_0__pin_O_8_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,180|52): Implicit net port (top_width_0_height_0_subtile_0__pin_O_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_0__pin_O_12_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,182|53): Implicit net port (top_width_0_height_0_subtile_0__pin_O_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_0__pin_O_16_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,184|53): Implicit net port (top_width_0_height_0_subtile_0__pin_O_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_1_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,186|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_5_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,188|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_9_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,190|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_13_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,192|55): Implicit net port (right_width_0_height_0_subtile_0__pin_O_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_17_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,194|55): Implicit net port (right_width_0_height_0_subtile_0__pin_O_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_2_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,196|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_6_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,198|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_10_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,200|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_14_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,202|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_18_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,204|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_O_3_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,206|53): Implicit net port (left_width_0_height_0_subtile_0__pin_O_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_O_7_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,208|53): Implicit net port (left_width_0_height_0_subtile_0__pin_O_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_O_11_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,210|54): Implicit net port (left_width_0_height_0_subtile_0__pin_O_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_O_15_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,212|54): Implicit net port (left_width_0_height_0_subtile_0__pin_O_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_O_19_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,214|54): Implicit net port (left_width_0_height_0_subtile_0__pin_O_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,216|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.grid_clb:v
		errors: 0, warnings: 68
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,47|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,49|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chany_top_in;
                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,51|23): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,53|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,55|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,57|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,59|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,61|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,63|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,65|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,67|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,69|67): Implicit net port (top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,71|67): Implicit net port (top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,73|68): Implicit net port (top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,75|68): Implicit net port (top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,77|68): Implicit net port (top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chanx_right_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,79|25): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,81|69): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,83|69): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,85|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,87|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,89|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,91|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,93|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,95|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,97|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,99|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,101|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,103|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,105|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,107|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chany_top_out;
                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,109|25): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chanx_right_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,111|27): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,113|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sb_0__0_:v
		errors: 0, warnings: 34
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,47|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,49|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chanx_right_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,51|25): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,53|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,55|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,57|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,59|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,61|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,63|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,65|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,67|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,69|69): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,71|69): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,73|69): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,75|70): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,77|70): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chany_bottom_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,79|26): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,81|70): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,83|70): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,85|71): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,87|71): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,89|71): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,91|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,93|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,95|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,97|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,99|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,101|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,103|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,105|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,107|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chanx_right_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,109|27): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chany_bottom_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,111|28): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,113|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sb_0__1_:v
		errors: 0, warnings: 34
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,47|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,49|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chany_top_in;
                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,51|23): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,53|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,55|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,57|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,59|68): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,61|68): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,63|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,65|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,67|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,69|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,71|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,73|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,75|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,77|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chanx_left_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,79|24): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,81|68): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,83|68): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,85|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,87|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,89|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,91|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,93|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,95|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,97|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,99|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,101|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,103|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,105|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,107|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chany_top_out;
                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,109|25): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chanx_left_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,111|26): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,113|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sb_1__0_:v
		errors: 0, warnings: 34
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,47|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,49|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chany_bottom_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,51|26): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,53|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,55|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,57|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,59|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,61|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,63|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,65|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,67|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,69|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,71|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,73|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,75|71): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,77|71): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chanx_left_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,79|24): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,81|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,83|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,85|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,87|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,89|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,91|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,93|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,95|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,97|68): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,99|68): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_;
                                                                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,101|68): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,103|69): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,105|69): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,107|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chany_bottom_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,109|28): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chanx_left_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,111|26): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,113|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.sb_1__1_:v
		errors: 0, warnings: 34
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,39|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,41|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chanx_left_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,43|24): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chanx_right_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,45|25): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,47|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chanx_left_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,49|26): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chanx_right_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,51|27): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,53|64): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,55|64): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,57|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,59|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,61|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,63|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,65|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,67|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,69|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,71|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,73|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,75|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,77|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,79|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,81|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,83|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,85|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,87|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,89|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.cbx_1__0_:v
		errors: 0, warnings: 26
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,39|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,41|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chanx_left_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,43|24): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chanx_right_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,45|25): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,47|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chanx_left_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,49|26): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chanx_right_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,51|27): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,53|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,55|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,57|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,59|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,61|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,63|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,65|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,67|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,69|64): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,71|64): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,73|64): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,75|65): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,77|65): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,79|65): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,81|65): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,83|65): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,85|65): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,87|65): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,89|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.cbx_1__1_:v
		errors: 0, warnings: 26
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,39|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,41|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chany_bottom_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,43|26): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chany_top_in;
                       |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,45|23): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,47|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chany_bottom_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,49|28): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chany_top_out;
                         |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,51|25): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,53|64): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,55|64): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,57|65): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,59|65): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,61|65): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,63|65): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,65|65): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,67|65): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,69|65): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,71|65): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_I_39_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,73|69): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,75|69): Implicit net port (left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,77|69): Implicit net port (left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,79|69): Implicit net port (left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,81|69): Implicit net port (left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,83|69): Implicit net port (left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,85|69): Implicit net port (left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,87|69): Implicit net port (left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,89|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.cby_0__1_:v
		errors: 0, warnings: 26
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,39|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,41|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chany_bottom_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,43|26): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:9] chany_top_in;
                       |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,45|23): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,47|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chany_bottom_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,49|28): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:9] chany_top_out;
                         |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,51|25): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,53|69): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,55|69): Implicit net port (right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,57|69): Implicit net port (right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,59|69): Implicit net port (right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,61|69): Implicit net port (right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,63|69): Implicit net port (right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,65|69): Implicit net port (right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,67|69): Implicit net port (right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,69|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,71|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,73|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,75|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,77|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,79|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,81|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,83|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,85|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,87|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_37_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,89|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.cby_1__1_:v
		errors: 0, warnings: 26
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] set;
              |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,25|14): Implicit net port (set) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] reset;
                |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,27|16): Implicit net port (reset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] clk;
              |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,29|14): Implicit net port (clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:31] gfpga_pad_PADDB_PAD;
                               |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,31|31): Implicit net port (gfpga_pad_PADDB_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,33|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,35|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
	module worklib.fpga_top:v
		errors: 0, warnings: 8
	module worklib.and2:v
		errors: 0, warnings: 0
	module worklib.and2_autocheck_top_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		ACHCONX2LVT
		ADDFHX1LVT
		ADDFHX2LVT
		ADDFHX4LVT
		ADDFHXLLVT
		ADDFX1LVT
		ADDFX2LVT
		ADDFX4LVT
		ADDFXLLVT
		ADDHX1LVT
		ADDHX2LVT
		ADDHX4LVT
		ADDHXLLVT
		AND2X1LVT
		AND2X2LVT
		AND2X4LVT
		AND2X6LVT
		AND2X8LVT
		AND2XLLVT
		AND3X1LVT
		AND3X2LVT
		AND3X4LVT
		AND3X6LVT
		AND3X8LVT
		AND3XLLVT
		AND4X1LVT
		AND4X2LVT
		AND4X4LVT
		AND4X6LVT
		AND4X8LVT
		AND4XLLVT
		ANTENNALVT
		AO21X1LVT
		AO21X2LVT
		AO21X4LVT
		AO21XLLVT
		AO22X1LVT
		AO22X2LVT
		AO22X4LVT
		AO22XLLVT
		AOI211X1LVT
		AOI211X2LVT
		AOI211X4LVT
		AOI211XLLVT
		AOI21X1LVT
		AOI21X2LVT
		AOI21X4LVT
		AOI21XLLVT
		AOI221X1LVT
		AOI221X2LVT
		AOI221X4LVT
		AOI221XLLVT
		AOI222X1LVT
		AOI222X2LVT
		AOI222X4LVT
		AOI222XLLVT
		AOI22X1LVT
		AOI22X2LVT
		AOI22X4LVT
		AOI22XLLVT
		AOI2BB1X1LVT
		AOI2BB1X2LVT
		AOI2BB1X4LVT
		AOI2BB1XLLVT
		AOI2BB2X1LVT
		AOI2BB2X2LVT
		AOI2BB2X4LVT
		AOI2BB2XLLVT
		AOI31X1LVT
		AOI31X2LVT
		AOI31X4LVT
		AOI31XLLVT
		AOI32X1LVT
		AOI32X2LVT
		AOI32X4LVT
		AOI32XLLVT
		AOI33X1LVT
		AOI33X2LVT
		AOI33X4LVT
		AOI33XLLVT
		BMXIX2LVT
		BMXIX4LVT
		BUFX12LVT
		BUFX16LVT
		BUFX2LVT
		BUFX20LVT
		BUFX3LVT
		BUFX6LVT
		BUFX8LVT
		CLKAND2X12LVT
		CLKAND2X2LVT
		CLKAND2X3LVT
		CLKAND2X4LVT
		CLKAND2X6LVT
		CLKAND2X8LVT
		CLKBUFX12LVT
		CLKBUFX16LVT
		CLKBUFX2LVT
		CLKBUFX20LVT
		CLKBUFX3LVT
		CLKBUFX4LVT
		CLKBUFX6LVT
		CLKBUFX8LVT
		CLKINVX1LVT
		CLKINVX12LVT
		CLKINVX16LVT
		CLKINVX2LVT
		CLKINVX20LVT
		CLKINVX3LVT
		CLKINVX4LVT
		CLKINVX6LVT
		CLKINVX8LVT
		CLKMX2X12LVT
		CLKMX2X2LVT
		CLKMX2X3LVT
		CLKMX2X4LVT
		CLKMX2X6LVT
		CLKMX2X8LVT
		CLKXOR2X1LVT
		CLKXOR2X2LVT
		CLKXOR2X4LVT
		CLKXOR2X8LVT
		DFFHQX1LVT
		DFFHQX2LVT
		DFFHQX4LVT
		DFFHQX8LVT
		DFFNSRX1LVT
		DFFNSRX2LVT
		DFFNSRX4LVT
		DFFNSRXLLVT
		DFFQX1LVT
		DFFQX2LVT
		DFFQX4LVT
		DFFQXLLVT
		DFFRHQX1LVT
		DFFRHQX2LVT
		DFFRHQX4LVT
		DFFRHQX8LVT
		DFFRX2LVT
		DFFRX4LVT
		DFFRXLLVT
		DFFSHQX1LVT
		DFFSHQX2LVT
		DFFSHQX4LVT
		DFFSHQX8LVT
		DFFSRHQX2LVT
		DFFSRHQX4LVT
		DFFSRHQX8LVT
		DFFSRX1LVT
		DFFSRX2LVT
		DFFSRX4LVT
		DFFSRXLLVT
		DFFSX1LVT
		DFFSX2LVT
		DFFSX4LVT
		DFFSXLLVT
		DFFTRX1LVT
		DFFTRX2LVT
		DFFTRX4LVT
		DFFTRXLLVT
		DFFX1LVT
		DFFX2LVT
		DFFX4LVT
		DFFXLLVT
		DLY1X1LVT
		DLY1X4LVT
		DLY2X1LVT
		DLY2X4LVT
		DLY3X1LVT
		DLY3X4LVT
		DLY4X1LVT
		DLY4X4LVT
		EDFFHQX1LVT
		EDFFHQX2LVT
		EDFFHQX4LVT
		EDFFHQX8LVT
		EDFFTRX1LVT
		EDFFTRX2LVT
		EDFFTRX4LVT
		EDFFTRXLLVT
		EDFFX1LVT
		EDFFX2LVT
		EDFFX4LVT
		EDFFXLLVT
		HOLDX1LVT
		INVX12LVT
		INVX16LVT
		INVX2LVT
		INVX20LVT
		INVX3LVT
		INVX6LVT
		INVX8LVT
		INVXLLVT
		MDFFHQX1LVT
		MDFFHQX2LVT
		MDFFHQX4LVT
		MDFFHQX8LVT
		MX2X2LVT
		MX2X4LVT
		MX2X6LVT
		MX2X8LVT
		MX2XLLVT
		MX3X1LVT
		MX3X2LVT
		MX3X4LVT
		MX3XLLVT
		MX4X1LVT
		MX4X2LVT
		MX4X4LVT
		MX4XLLVT
		MXI2X1LVT
		MXI2X2LVT
		MXI2X4LVT
		MXI2X6LVT
		MXI2X8LVT
		MXI2XLLVT
		MXI3X1LVT
		MXI3X2LVT
		MXI3X4LVT
		MXI3XLLVT
		MXI4X1LVT
		MXI4X2LVT
		MXI4X4LVT
		MXI4XLLVT
		NAND2BX1LVT
		NAND2BX2LVT
		NAND2BX4LVT
		NAND2BXLLVT
		NAND2X1LVT
		NAND2X2LVT
		NAND2X4LVT
		NAND2X6LVT
		NAND2X8LVT
		NAND2XLLVT
		NAND3BX1LVT
		NAND3BX2LVT
		NAND3BX4LVT
		NAND3BXLLVT
		NAND3X1LVT
		NAND3X2LVT
		NAND3X4LVT
		NAND3X6LVT
		NAND3X8LVT
		NAND3XLLVT
		NAND4BBX1LVT
		NAND4BBX2LVT
		NAND4BBX4LVT
		NAND4BBXLLVT
		NAND4BX1LVT
		NAND4BX2LVT
		NAND4BX4LVT
		NAND4BXLLVT
		NAND4X1LVT
		NAND4X2LVT
		NAND4X4LVT
		NAND4X6LVT
		NAND4X8LVT
		NAND4XLLVT
		NOR2BX1LVT
		NOR2BX2LVT
		NOR2BX4LVT
		NOR2BXLLVT
		NOR2X1LVT
		NOR2X2LVT
		NOR2X4LVT
		NOR2X6LVT
		NOR2X8LVT
		NOR2XLLVT
		NOR3BX1LVT
		NOR3BX2LVT
		NOR3BX4LVT
		NOR3BXLLVT
		NOR3X1LVT
		NOR3X2LVT
		NOR3X4LVT
		NOR3X6LVT
		NOR3X8LVT
		NOR3XLLVT
		NOR4BBX1LVT
		NOR4BBX2LVT
		NOR4BBX4LVT
		NOR4BBXLLVT
		NOR4BX1LVT
		NOR4BX2LVT
		NOR4BX4LVT
		NOR4BXLLVT
		NOR4X1LVT
		NOR4X2LVT
		NOR4X4LVT
		NOR4X6LVT
		NOR4X8LVT
		NOR4XLLVT
		OA21X1LVT
		OA21X2LVT
		OA21X4LVT
		OA21XLLVT
		OA22X1LVT
		OA22X2LVT
		OA22X4LVT
		OA22XLLVT
		OAI211X1LVT
		OAI211X2LVT
		OAI211X4LVT
		OAI211XLLVT
		OAI21X1LVT
		OAI21X2LVT
		OAI21X4LVT
		OAI21XLLVT
		OAI221X1LVT
		OAI221X2LVT
		OAI221X4LVT
		OAI221XLLVT
		OAI222X1LVT
		OAI222X2LVT
		OAI222X4LVT
		OAI222XLLVT
		OAI22X1LVT
		OAI22X2LVT
		OAI22X4LVT
		OAI22XLLVT
		OAI2BB1X1LVT
		OAI2BB1X2LVT
		OAI2BB1X4LVT
		OAI2BB1XLLVT
		OAI2BB2X1LVT
		OAI2BB2X2LVT
		OAI2BB2X4LVT
		OAI2BB2XLLVT
		OAI31X1LVT
		OAI31X2LVT
		OAI31X4LVT
		OAI31XLLVT
		OAI32X1LVT
		OAI32X2LVT
		OAI32X4LVT
		OAI32XLLVT
		OAI33X1LVT
		OAI33X2LVT
		OAI33X4LVT
		OAI33XLLVT
		OR2X2LVT
		OR2X4LVT
		OR2X6LVT
		OR2X8LVT
		OR2XLLVT
		OR3X1LVT
		OR3X2LVT
		OR3X4LVT
		OR3X6LVT
		OR3X8LVT
		OR3XLLVT
		OR4X1LVT
		OR4X2LVT
		OR4X4LVT
		OR4X6LVT
		OR4X8LVT
		OR4XLLVT
		SDFFHQX1LVT
		SDFFHQX2LVT
		SDFFHQX4LVT
		SDFFHQX8LVT
		SDFFNSRX1LVT
		SDFFNSRX2LVT
		SDFFNSRX4LVT
		SDFFNSRXLLVT
		SDFFQX1LVT
		SDFFQX2LVT
		SDFFQX4LVT
		SDFFQXLLVT
		SDFFRHQX1LVT
		SDFFRHQX2LVT
		SDFFRHQX4LVT
		SDFFRHQX8LVT
		SDFFRX1LVT
		SDFFRX2LVT
		SDFFRX4LVT
		SDFFRXLLVT
		SDFFSHQX1LVT
		SDFFSHQX2LVT
		SDFFSHQX4LVT
		SDFFSHQX8LVT
		SDFFSRHQX1LVT
		SDFFSRHQX2LVT
		SDFFSRHQX4LVT
		SDFFSRHQX8LVT
		SDFFSRX1LVT
		SDFFSRX2LVT
		SDFFSRX4LVT
		SDFFSRXLLVT
		SDFFSX1LVT
		SDFFSX2LVT
		SDFFSX4LVT
		SDFFSXLLVT
		SDFFTRX1LVT
		SDFFTRX2LVT
		SDFFTRX4LVT
		SDFFTRXLLVT
		SDFFX1LVT
		SDFFX2LVT
		SDFFX4LVT
		SDFFXLLVT
		SEDFFHQX1LVT
		SEDFFHQX2LVT
		SEDFFHQX4LVT
		SEDFFHQX8LVT
		SEDFFTRX1LVT
		SEDFFTRX2LVT
		SEDFFTRX4LVT
		SEDFFTRXLLVT
		SEDFFX1LVT
		SEDFFX2LVT
		SEDFFX4LVT
		SEDFFXLLVT
		SMDFFHQX1LVT
		SMDFFHQX2LVT
		SMDFFHQX4LVT
		SMDFFHQX8LVT
		TBUFX1LVT
		TBUFX12LVT
		TBUFX16LVT
		TBUFX2LVT
		TBUFX20LVT
		TBUFX3LVT
		TBUFX4LVT
		TBUFX6LVT
		TBUFX8LVT
		TBUFXLLVT
		TIEHILVT
		TIELOLVT
		TLATNCAX12LVT
		TLATNCAX16LVT
		TLATNCAX2LVT
		TLATNCAX20LVT
		TLATNCAX3LVT
		TLATNCAX4LVT
		TLATNCAX6LVT
		TLATNCAX8LVT
		TLATNSRX1LVT
		TLATNSRX2LVT
		TLATNSRX4LVT
		TLATNSRXLLVT
		TLATNTSCAX12LVT
		TLATNTSCAX16LVT
		TLATNTSCAX2LVT
		TLATNTSCAX20LVT
		TLATNTSCAX3LVT
		TLATNTSCAX4LVT
		TLATNTSCAX6LVT
		TLATNTSCAX8LVT
		TLATNX1LVT
		TLATNX2LVT
		TLATNX4LVT
		TLATNXLLVT
		TLATSRX1LVT
		TLATSRX2LVT
		TLATSRX4LVT
		TLATSRXLLVT
		TLATX1LVT
		TLATX2LVT
		TLATX4LVT
		TLATXLLVT
		XNOR2X1LVT
		XNOR2X2LVT
		XNOR2X4LVT
		XNOR2XLLVT
		XNOR3X1LVT
		XNOR3XLLVT
		XOR2X1LVT
		XOR2X2LVT
		XOR2X4LVT
		XOR2XLLVT
		XOR3X1LVT
		XOR3XLLVT
		PADDI
		PADDO
		PADDOZ
		IORINGDB
		IORINGDI
		IORINGDO
		IORINGDOZ
		const0
		and2_autocheck_top_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.and2:v <0x315ef64f>
			streams:   0, words:     0
		worklib.cby_1__1_:v <0x44c62351>
			streams:   0, words:     0
		worklib.cby_0__1_:v <0x6d777f87>
			streams:   0, words:     0
		worklib.cbx_1__1_:v <0x717975a6>
			streams:   0, words:     0
		worklib.mux_tree_tapbuf_size4_mem:v <0x30a1ec14>
			streams:   0, words:     0
		worklib.cbx_1__0_:v <0x3eceec01>
			streams:   0, words:     0
		worklib.sb_1__1_:v <0x69b648ee>
			streams:   0, words:     0
		worklib.sb_1__0_:v <0x4767a030>
			streams:   0, words:     0
		worklib.sb_0__1_:v <0x09d2cbdc>
			streams:   0, words:     0
		worklib.mux_tree_tapbuf_size2_mem:v <0x7987f7cb>
			streams:   0, words:     0
		worklib.mux_tree_tapbuf_size3_mem:v <0x633094a2>
			streams:   0, words:     0
		worklib.sb_0__0_:v <0x27032302>
			streams:   0, words:     0
		worklib.mux_tree_size60_mem:v <0x42b33ca8>
			streams:   0, words:     0
		worklib.DFFSRHQX1LVT:v <0x31d56c85>
			streams:   0, words:     0
		worklib.direct_interc:v <0x577dba1f>
			streams:   0, words:     0
		worklib.mux_tree_size2_mem:v <0x2bda76d8>
			streams:   0, words:     0
		worklib.const1:v <0x174e1738>
			streams:   0, words:     0
		worklib.DFFRX1LVT:v <0x2b09cf51>
			streams:   0, words:     0
		worklib.frac_lut6_DFFRX1LVT_mem:v <0x6c8c981a>
			streams:   0, words:     0
		worklib.frac_lut6:v <0x6f6b74b6>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6:v <0x1141b184>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic:v <0x0b37712d>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric:v <0x0ccda33c>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle:v <0x7b45d9e1>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_clb_:v <0x207c68f3>
			streams:   0, words:     0
		worklib.grid_clb:v <0x18154632>
			streams:   0, words:     0
		worklib.direct_interc:v <0x583e4832>
			streams:   0, words:     0
		worklib.DFFRX1LVT:v <0x60353a65>
			streams:   0, words:     0
		worklib.PADDB_DFFRX1LVT_mem:v <0x5f770019>
			streams:   0, words:     0
		worklib.and2_autocheck_top_tb:v <0x58e3fd47>
			streams:  43, words: 3612411
		worklib.const0:v <0x2470f474>
			streams:   0, words:     0
		worklib.TLATXLLVT:v <0x276fc65d>
			streams:   0, words:     0
		worklib.TLATX4LVT:v <0x3d2ad3a1>
			streams:   0, words:     0
		worklib.TLATX2LVT:v <0x608e4c65>
			streams:   0, words:     0
		worklib.TLATX1LVT:v <0x38804217>
			streams:   0, words:     0
		worklib.TLATSRXLLVT:v <0x66c5e43b>
			streams:   0, words:     0
		worklib.TLATSRX4LVT:v <0x5c7a0d65>
			streams:   0, words:     0
		worklib.TLATSRX2LVT:v <0x35a8493c>
			streams:   0, words:     0
		worklib.TLATSRX1LVT:v <0x2cf9e830>
			streams:   0, words:     0
		worklib.TLATNXLLVT:v <0x4d5c40f4>
			streams:   0, words:     0
		worklib.TLATNX4LVT:v <0x7b2b9ba2>
			streams:   0, words:     0
		worklib.TLATNX2LVT:v <0x43cba2ce>
			streams:   0, words:     0
		worklib.TLATNX1LVT:v <0x04df7cc8>
			streams:   0, words:     0
		worklib.TLATNTSCAX8LVT:v <0x37805f67>
			streams:   0, words:     0
		worklib.TLATNTSCAX6LVT:v <0x48ef9fcf>
			streams:   0, words:     0
		worklib.TLATNTSCAX4LVT:v <0x237d6ab7>
			streams:   0, words:     0
		worklib.TLATNTSCAX3LVT:v <0x2a16cb73>
			streams:   0, words:     0
		worklib.TLATNTSCAX20LVT:v <0x4dac8c5b>
			streams:   0, words:     0
		worklib.TLATNTSCAX2LVT:v <0x44bb737f>
			streams:   0, words:     0
		worklib.TLATNTSCAX16LVT:v <0x033a263e>
			streams:   0, words:     0
		worklib.TLATNTSCAX12LVT:v <0x51037241>
			streams:   0, words:     0
		worklib.TLATNSRXLLVT:v <0x448d5a97>
			streams:   0, words:     0
		worklib.TLATNSRX4LVT:v <0x0f853f02>
			streams:   0, words:     0
		worklib.TLATNSRX2LVT:v <0x1b8bfa06>
			streams:   0, words:     0
		worklib.TLATNSRX1LVT:v <0x2750d914>
			streams:   0, words:     0
		worklib.TLATNCAX8LVT:v <0x05975f0e>
			streams:   0, words:     0
		worklib.TLATNCAX6LVT:v <0x2da9e92e>
			streams:   0, words:     0
		worklib.TLATNCAX4LVT:v <0x44e38f58>
			streams:   0, words:     0
		worklib.TLATNCAX3LVT:v <0x3d445768>
			streams:   0, words:     0
		worklib.TLATNCAX20LVT:v <0x476d7ad0>
			streams:   0, words:     0
		worklib.TLATNCAX2LVT:v <0x1285a6e3>
			streams:   0, words:     0
		worklib.TLATNCAX16LVT:v <0x4fb16987>
			streams:   0, words:     0
		worklib.TLATNCAX12LVT:v <0x6bc115b8>
			streams:   0, words:     0
		worklib.SMDFFHQX8LVT:v <0x68a16bd8>
			streams:   0, words:     0
		worklib.SMDFFHQX4LVT:v <0x19dddefd>
			streams:   0, words:     0
		worklib.SMDFFHQX2LVT:v <0x57bfc5ff>
			streams:   0, words:     0
		worklib.SMDFFHQX1LVT:v <0x065289ee>
			streams:   0, words:     0
		worklib.SEDFFXLLVT:v <0x4ca3f8e8>
			streams:   0, words:     0
		worklib.SEDFFX4LVT:v <0x0ab9d5e5>
			streams:   0, words:     0
		worklib.SEDFFX2LVT:v <0x74f034c2>
			streams:   0, words:     0
		worklib.SEDFFX1LVT:v <0x7d0885c1>
			streams:   0, words:     0
		worklib.SEDFFTRXLLVT:v <0x7a9dc1eb>
			streams:   0, words:     0
		worklib.SEDFFTRX4LVT:v <0x38b5d3ea>
			streams:   0, words:     0
		worklib.SEDFFTRX2LVT:v <0x1074c585>
			streams:   0, words:     0
		worklib.SEDFFTRX1LVT:v <0x29accd92>
			streams:   0, words:     0
		worklib.SEDFFHQX8LVT:v <0x7b59e04b>
			streams:   0, words:     0
		worklib.SEDFFHQX4LVT:v <0x6685e8f4>
			streams:   0, words:     0
		worklib.SEDFFHQX2LVT:v <0x686becab>
			streams:   0, words:     0
		worklib.SEDFFHQX1LVT:v <0x74782c34>
			streams:   0, words:     0
		worklib.SDFFXLLVT:v <0x472ec48b>
			streams:   0, words:     0
		worklib.SDFFX4LVT:v <0x2182ccdc>
			streams:   0, words:     0
		worklib.SDFFX2LVT:v <0x3a7a869f>
			streams:   0, words:     0
		worklib.SDFFX1LVT:v <0x2ce2610e>
			streams:   0, words:     0
		worklib.SDFFTRXLLVT:v <0x3dd0e8ea>
			streams:   0, words:     0
		worklib.SDFFTRX4LVT:v <0x13fb2aba>
			streams:   0, words:     0
		worklib.SDFFTRX2LVT:v <0x275ecf34>
			streams:   0, words:     0
		worklib.SDFFTRX1LVT:v <0x4bd07c63>
			streams:   0, words:     0
		worklib.SDFFSXLLVT:v <0x12d81b7c>
			streams:   0, words:     0
		worklib.SDFFSX4LVT:v <0x0b9dae7c>
			streams:   0, words:     0
		worklib.SDFFSX2LVT:v <0x67c24c29>
			streams:   0, words:     0
		worklib.SDFFSX1LVT:v <0x3c553e23>
			streams:   0, words:     0
		worklib.SDFFSRXLLVT:v <0x75d9791e>
			streams:   0, words:     0
		worklib.SDFFSRX4LVT:v <0x5abe8f5d>
			streams:   0, words:     0
		worklib.SDFFSRX2LVT:v <0x2e072ad7>
			streams:   0, words:     0
		worklib.SDFFSRX1LVT:v <0x39e37b32>
			streams:   0, words:     0
		worklib.SDFFSRHQX8LVT:v <0x52d6eb14>
			streams:   0, words:     0
		worklib.SDFFSRHQX4LVT:v <0x6052d4df>
			streams:   0, words:     0
		worklib.SDFFSRHQX2LVT:v <0x0fcc8aaa>
			streams:   0, words:     0
		worklib.SDFFSRHQX1LVT:v <0x4edfe400>
			streams:   0, words:     0
		worklib.SDFFSHQX8LVT:v <0x259f8e6b>
			streams:   0, words:     0
		worklib.SDFFSHQX4LVT:v <0x01f4dfbd>
			streams:   0, words:     0
		worklib.SDFFSHQX2LVT:v <0x3e79f476>
			streams:   0, words:     0
		worklib.SDFFSHQX1LVT:v <0x17632003>
			streams:   0, words:     0
		worklib.SDFFRXLLVT:v <0x2e840587>
			streams:   0, words:     0
		worklib.SDFFRX4LVT:v <0x37c1b087>
			streams:   0, words:     0
		worklib.SDFFRX2LVT:v <0x5b9e52d2>
			streams:   0, words:     0
		worklib.SDFFRX1LVT:v <0x000920d8>
			streams:   0, words:     0
		worklib.SDFFRHQX8LVT:v <0x3b2f0796>
			streams:   0, words:     0
		worklib.SDFFRHQX4LVT:v <0x1f445640>
			streams:   0, words:     0
		worklib.SDFFRHQX2LVT:v <0x20c97d8b>
			streams:   0, words:     0
		worklib.SDFFRHQX1LVT:v <0x09d3a9fe>
			streams:   0, words:     0
		worklib.SDFFQXLLVT:v <0x003fcd59>
			streams:   0, words:     0
		worklib.SDFFQX4LVT:v <0x3f7eecf3>
			streams:   0, words:     0
		worklib.SDFFQX2LVT:v <0x3c4451bb>
			streams:   0, words:     0
		worklib.SDFFQX1LVT:v <0x26bdcdaf>
			streams:   0, words:     0
		worklib.SDFFNSRXLLVT:v <0x3a25761e>
			streams:   0, words:     0
		worklib.SDFFNSRX4LVT:v <0x02c5a1b8>
			streams:   0, words:     0
		worklib.SDFFNSRX2LVT:v <0x0c2ba5e7>
			streams:   0, words:     0
		worklib.SDFFNSRX1LVT:v <0x10386578>
			streams:   0, words:     0
		worklib.SDFFHQX8LVT:v <0x44dbce3d>
			streams:   0, words:     0
		worklib.SDFFHQX4LVT:v <0x37a45593>
			streams:   0, words:     0
		worklib.SDFFHQX2LVT:v <0x0e1b9844>
			streams:   0, words:     0
		worklib.SDFFHQX1LVT:v <0x7f7cfd8f>
			streams:   0, words:     0
		worklib.MDFFHQX8LVT:v <0x5c07bbcc>
			streams:   0, words:     0
		worklib.MDFFHQX4LVT:v <0x2f782062>
			streams:   0, words:     0
		worklib.MDFFHQX2LVT:v <0x16c7edb5>
			streams:   0, words:     0
		worklib.MDFFHQX1LVT:v <0x67a0887e>
			streams:   0, words:     0
		worklib.EDFFXLLVT:v <0x0fce5cfc>
			streams:   0, words:     0
		worklib.EDFFX4LVT:v <0x216588c1>
			streams:   0, words:     0
		worklib.EDFFX2LVT:v <0x6ea85a50>
			streams:   0, words:     0
		worklib.EDFFX1LVT:v <0x64f63038>
			streams:   0, words:     0
		worklib.EDFFTRXLLVT:v <0x1776f37b>
			streams:   0, words:     0
		worklib.EDFFTRX4LVT:v <0x38110538>
			streams:   0, words:     0
		worklib.EDFFTRX2LVT:v <0x4ca8a0b2>
			streams:   0, words:     0
		worklib.EDFFTRX1LVT:v <0x5b4cf157>
			streams:   0, words:     0
		worklib.EDFFHQX8LVT:v <0x610f39cd>
			streams:   0, words:     0
		worklib.EDFFHQX4LVT:v <0x7701cbbe>
			streams:   0, words:     0
		worklib.EDFFHQX2LVT:v <0x11be31a7>
			streams:   0, words:     0
		worklib.EDFFHQX1LVT:v <0x0f594f8b>
			streams:   0, words:     0
		worklib.DFFXLLVT:v <0x1aac17d7>
			streams:   0, words:     0
		worklib.DFFX4LVT:v <0x5dc1b236>
			streams:   0, words:     0
		worklib.DFFX2LVT:v <0x78f3b2a9>
			streams:   0, words:     0
		worklib.DFFX1LVT:v <0x2a6ab2e6>
			streams:   0, words:     0
		worklib.DFFTRXLLVT:v <0x77c6b338>
			streams:   0, words:     0
		worklib.DFFTRX4LVT:v <0x60564050>
			streams:   0, words:     0
		worklib.DFFTRX2LVT:v <0x0cd218d7>
			streams:   0, words:     0
		worklib.DFFTRX1LVT:v <0x3a903494>
			streams:   0, words:     0
		worklib.DFFSXLLVT:v <0x79c94d46>
			streams:   0, words:     0
		worklib.DFFSX4LVT:v <0x5031dce1>
			streams:   0, words:     0
		worklib.DFFSX2LVT:v <0x1886e999>
			streams:   0, words:     0
		worklib.DFFSX1LVT:v <0x3cdd7325>
			streams:   0, words:     0
		worklib.DFFSRXLLVT:v <0x40bd0d05>
			streams:   0, words:     0
		worklib.DFFSRX4LVT:v <0x7ffc2caf>
			streams:   0, words:     0
		worklib.DFFSRX2LVT:v <0x7cc691e7>
			streams:   0, words:     0
		worklib.DFFSRX1LVT:v <0x663f0df3>
			streams:   0, words:     0
		worklib.DFFSRHQX8LVT:v <0x311f5803>
			streams:   0, words:     0
		worklib.DFFSRHQX4LVT:v <0x7a17856e>
			streams:   0, words:     0
		worklib.DFFSRHQX2LVT:v <0x722b68f8>
			streams:   0, words:     0
		worklib.DFFSHQX8LVT:v <0x2219aedd>
			streams:   0, words:     0
		worklib.DFFSHQX4LVT:v <0x6e78af8f>
			streams:   0, words:     0
		worklib.DFFSHQX2LVT:v <0x48482f26>
			streams:   0, words:     0
		worklib.DFFSHQX1LVT:v <0x36e8ec52>
			streams:   0, words:     0
		worklib.DFFRXLLVT:v <0x1538a6ca>
			streams:   0, words:     0
		worklib.DFFRX4LVT:v <0x3cc0376d>
			streams:   0, words:     0
		worklib.DFFRX2LVT:v <0x74770215>
			streams:   0, words:     0
		worklib.DFFRHQX8LVT:v <0x3133061d>
			streams:   0, words:     0
		worklib.DFFRHQX4LVT:v <0x7d52074f>
			streams:   0, words:     0
		worklib.DFFRHQX2LVT:v <0x5b6287e6>
			streams:   0, words:     0
		worklib.DFFRHQX1LVT:v <0x25c24492>
			streams:   0, words:     0
		worklib.DFFQXLLVT:v <0x2c956e0f>
			streams:   0, words:     0
		worklib.DFFQX4LVT:v <0x582076e3>
			streams:   0, words:     0
		worklib.DFFQX2LVT:v <0x0f1c9e6e>
			streams:   0, words:     0
		worklib.DFFQX1LVT:v <0x6482ea28>
			streams:   0, words:     0
		worklib.DFFNSRXLLVT:v <0x3ded491d>
			streams:   0, words:     0
		worklib.DFFNSRX4LVT:v <0x21873e63>
			streams:   0, words:     0
		worklib.DFFNSRX2LVT:v <0x4738c47a>
			streams:   0, words:     0
		worklib.DFFNSRX1LVT:v <0x59dfba56>
			streams:   0, words:     0
		worklib.DFFHQX8LVT:v <0x453adb88>
			streams:   0, words:     0
		worklib.DFFHQX4LVT:v <0x5a654258>
			streams:   0, words:     0
		worklib.DFFHQX2LVT:v <0x78720d90>
			streams:   0, words:     0
		worklib.DFFHQX1LVT:v <0x321d68c4>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                 13330     529
		UDPs:                     3224      18
		Primitives:              32013       7
		Timing outputs:          13624     423
		Registers:                1645     186
		Scalar wires:            19926       -
		Always blocks:               7       7
		Initial blocks:           4734    4734
		Cont. assignments:           8     131
		Pseudo assignments:          3       -
		Timing checks:           15355       -
		Delayed tcheck signals:   3526    2012
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.ACHCONX2LVT:v
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /eda/cadence/2023-24/RHELx86/XCELIUM_23.03.007/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm and2_autocheck_top_tb.c_fpga[0] and2_autocheck_top_tb.c_benchmark[0]
Created probe 1
xcelium> run
Simulation start
Simulation Succeed
Simulation complete via $finish(1) at time 14618 NS + 0
./SRC/and2_autocheck_top_tb.v:28628 	$finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun	23.03-s007: Exiting on Nov 27, 2024 at 19:27:24 CET  (total: 00:01:05)
