{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 20:19:13 2018 " "Info: Processing started: Thu Oct 25 20:19:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MY_SEL4 -c MY_SEL4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_SEL4 -c MY_SEL4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "s1 out 7.291 ns Longest " "Info: Longest tpd from source pin \"s1\" to destination pin \"out\" is 7.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns s1 1 PIN PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 's1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "MY_SEL4.bdf" "" { Schematic "D:/LKW_108/MY_SEL4/MY_SEL4.bdf" { { 72 152 320 88 "s1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.271 ns) 2.983 ns inst7~6 2 COMB LCCOMB_X61_Y3_N0 1 " "Info: 2: + IC(1.713 ns) + CELL(0.271 ns) = 2.983 ns; Loc. = LCCOMB_X61_Y3_N0; Fanout = 1; COMB Node = 'inst7~6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.984 ns" { s1 inst7~6 } "NODE_NAME" } } { "MY_SEL4.bdf" "" { Schematic "D:/LKW_108/MY_SEL4/MY_SEL4.bdf" { { 232 648 712 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.419 ns) 3.643 ns inst7~7 3 COMB LCCOMB_X61_Y3_N2 1 " "Info: 3: + IC(0.241 ns) + CELL(0.419 ns) = 3.643 ns; Loc. = LCCOMB_X61_Y3_N2; Fanout = 1; COMB Node = 'inst7~7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { inst7~6 inst7~7 } "NODE_NAME" } } { "MY_SEL4.bdf" "" { Schematic "D:/LKW_108/MY_SEL4/MY_SEL4.bdf" { { 232 648 712 312 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(2.818 ns) 7.291 ns out 4 PIN PIN_AE23 0 " "Info: 4: + IC(0.830 ns) + CELL(2.818 ns) = 7.291 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.648 ns" { inst7~7 out } "NODE_NAME" } } { "MY_SEL4.bdf" "" { Schematic "D:/LKW_108/MY_SEL4/MY_SEL4.bdf" { { 264 736 912 280 "out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.507 ns ( 61.82 % ) " "Info: Total cell delay = 4.507 ns ( 61.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.784 ns ( 38.18 % ) " "Info: Total interconnect delay = 2.784 ns ( 38.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.291 ns" { s1 inst7~6 inst7~7 out } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.291 ns" { s1 {} s1~combout {} inst7~6 {} inst7~7 {} out {} } { 0.000ns 0.000ns 1.713ns 0.241ns 0.830ns } { 0.000ns 0.999ns 0.271ns 0.419ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Peak virtual memory: 154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 20:19:15 2018 " "Info: Processing ended: Thu Oct 25 20:19:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
