# RISC-V RV32I Single-Cycle Processor - SystemVerilog RTL Implementation

## Architecture Overview
![RISCV ARCHITECTURE](https://github.com/user-attachments/assets/f9a596f0-9a32-4406-8403-595ba16ff130)

## Overview
I designed and implemented a fully functional RV32I RISC-V single-cycle processor from scratch in SystemVerilog. This processor fetches, decodes, and executes real RISC-V instructions and successfully runs assembly programs such as Fibonacci, Maximum Finder, and Bubble Sort. The project demonstrates end-to-end CPU design at the RTL level - from instruction decoding to datapath integration and waveform-level debugging.

## Microarchitecture   
The processor follows a classic single-cycle architecture where each instruction completes in one clock cycle.         
         
<img width="1058" height="428" alt="pipeline" src="https://github.com/user-attachments/assets/ab226992-3aa3-49a5-bc88-21a33afd2687" />   


## Microarchitecture Blocks Implemented  
### Instruction Memory (IF Stage)     
RTL Module <a href = "INSTRUCTION_MEMORY/INSTRUCTION_MEMORY.sv">instruction_memory.sv </a>    
Block Diagram <a href = "INSTRUCTION_MEMORY/INSTRUCTION_MEMORY_BLOCK.png"> instruction_memory_block </a>    
Internal Architecture <a href = "INSTRUCTION_MEMORY/INSTRUCTION_MEMORY_UNIT.png"> instruction_memory_unit </a>  

------------------------------------------------------------------------------------------------------------------   

### Instruction Fetch (IF Stage)              
RTL Module <a href = "FETCH/FETCH.sv"> fetch.sv </a>        
Block Diagram <a href = "FETCH/FETCH_BLOCK.png"> fetch_block </a>       
Internal Architecture <a href = "FETCH/FETCH_UNIT.png"> fetch_unit </a>       

------------------------------------------------------------------------------------------------------------------   

### Decode (ID Stage)               
RTL Module <a href = "DECODE/DECODE.sv"> Decode.sv </a>        
Block Diagram <a href = "DECODE/DECODE_STAGE_BLOCK.png"> Decode_block </a>       
Internal Architecture <a href = "DECODE/DECODE_BLOCK_UNIT.png"> Decode_unit </a>          

------------------------------------------------------------------------------------------------------------------   

### Register File (ID Stage)             
RTL Module <a href = "REGISTER_FILE/REGISTER_FILE.sv"> Register_file.sv </a>        
Block Diagram <a href = "REGISTER_FILE/REGISTER_FILE.png"> Register_file_block </a>       
Internal Architecture <a href = "REGISTER_FILE/REGISTER_FILE_UNIT.png"> Register_file_unit </a>          

------------------------------------------------------------------------------------------------------------------   

### Execute - (ALU) (EX Stage)            
RTL Module <a href = "ALU/ALU.sv"> ALU.sv </a>        
Block Diagram <a href = "ALU/ALU_BLOCK.png"> ALU_block </a>       
Internal Architecture <a href = "ALU/ALU_UNIT.png"> ALU_unit </a>          

------------------------------------------------------------------------------------------------------------------   

### Data Memory (EX Stage)      
RTL Module <a href = "DATA_MEMORY/DATA_MEMORY.sv"> Data_Memory.sv </a>        
Block Diagram <a href = "DATA_MEMORY/DATA_,MEMORY_BLOCK.png"> Data_Memory_block </a>       
Internal Architecture <a href = "DATA_MEMORY/DATA_,MEMORY_UNIT.png"> Data_Memory_unit </a>    

------------------------------------------------------------------------------------------------------------------   

### Branch Control (EX Stage)
RTL Module <a href = "BRANCH_CONTROL/BRANCH_CONTROL.sv"> Branch_Control.sv </a>        
Block Diagram <a href = "BRANCH_CONTROL/BRANCH_CONTROL_BLOCK.png"> Branch_Control_block </a>       
Internal Architecture <a href = "BRANCH_CONTROL/BRANCH_CONTROL_UNIT.png"> Branch_Control_unit </a>    

------------------------------------------------------------------------------------------------------------------   

### Control Unit
RTL Module <a href = "BRANCH_CONTROL/BRANCH_CONTROL.sv"> Branch_Control.sv </a>        
Block Diagram <a href = "BRANCH_CONTROL/BRANCH_CONTROL_BLOCK.png"> Branch_Control_block </a>       
Internal Architecture <a href = "BRANCH_CONTROL/BRANCH_CONTROL_UNIT.png"> Branch_Control_unit </a>    

 ------------------------------------------------------------------------------------------------------------------
  
Each module was designed, verified independently, and then integrated into a fully functional single-cycle RV32I processor.   

## Instruction Set Support (RV32I)  
![ISA](https://github.com/user-attachments/assets/169ee185-f026-4bfe-8b43-962e513d8f94)        
- R-Type: ADD, SUB, AND, OR, XOR, SLL, SRL
- I-Type: ADDI, Logical Immediate, Loads
- S-Type: SW
- B-Type: BEQ, BNE
- J-Type: JAL
Control logic generates correct signals for ALU operation, memory access, register writeback, and PC updates.  

## Verification Strategy
I developed a custom SystemVerilog testbench to verify:

- Instruction decoding correctness
- ALU functionality
- Register file updates
- Memory read/write behavior
- Branch decisions and PC redirection

Waveform debugging was performed in ModelSim to validate full instruction execution flow. Assembly programs executed successfully, confirming correct CPU behavior.  


## Technical Highlights   

- Clean modular RTL architecture
- Explicit separation of datapath and control
- Full ISA-level instruction decoding
- Deterministic single-cycle execution
- CPU-level integration and debug
- Strong alignment with RTL design and microarchitecture roles
    
## Tools    

- SystemVerilog
- ModelSim
- RISC-V Assembly


