# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sources_1/new/Up_Counter.vhd"
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sim_5/new/Up_Counter_TB.vhd"

# Do not sort compile order
nosort
