
*** Running vivado
    with args -log Kria_BD_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Kria_BD_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Kria_BD_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 458.398 ; gain = 163.930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 541.328 ; gain = 78.098
Command: link_design -top Kria_BD_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 1547.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_zynq_ultra_ps_e_0_0/Kria_BD_zynq_ultra_ps_e_0_0.xdc] for cell 'Kria_BD_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1670.996 ; gain = 35.605
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_zynq_ultra_ps_e_0_0/Kria_BD_zynq_ultra_ps_e_0_0.xdc] for cell 'Kria_BD_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1_board.xdc] for cell 'Kria_BD_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1_board.xdc] for cell 'Kria_BD_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1.xdc] for cell 'Kria_BD_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1.xdc] for cell 'Kria_BD_i/clk_wiz_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'Kria_BD_proc_sys_reset_0_0'. The XDC file c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_proc_sys_reset_0_0/Kria_BD_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'Kria_BD_proc_sys_reset_0_0'. The XDC file c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_proc_sys_reset_0_0/Kria_BD_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_proc_sys_reset_1_0/Kria_BD_proc_sys_reset_1_0_board.xdc] for cell 'Kria_BD_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_proc_sys_reset_1_0/Kria_BD_proc_sys_reset_1_0_board.xdc] for cell 'Kria_BD_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_proc_sys_reset_1_0/Kria_BD_proc_sys_reset_1_0.xdc] for cell 'Kria_BD_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_proc_sys_reset_1_0/Kria_BD_proc_sys_reset_1_0.xdc] for cell 'Kria_BD_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_intc_0_0/Kria_BD_axi_intc_0_0.xdc] for cell 'Kria_BD_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_intc_0_0/Kria_BD_axi_intc_0_0.xdc] for cell 'Kria_BD_i/axi_intc_0/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_iic_0_0/Kria_BD_axi_iic_0_0_board.xdc] for cell 'Kria_BD_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_iic_0_0/Kria_BD_axi_iic_0_0_board.xdc] for cell 'Kria_BD_i/axi_iic_0/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_0_0/Kria_BD_axi_gpio_0_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor0/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_0_0/Kria_BD_axi_gpio_0_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor0/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_0_0/Kria_BD_axi_gpio_0_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor0/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_0_0/Kria_BD_axi_gpio_0_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor0/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_1_0/Kria_BD_axi_gpio_1_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor1/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_1_0/Kria_BD_axi_gpio_1_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor1/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_1_0/Kria_BD_axi_gpio_1_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor1/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_1_0/Kria_BD_axi_gpio_1_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor1/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_2_0/Kria_BD_axi_gpio_2_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor2/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_2_0/Kria_BD_axi_gpio_2_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor2/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_2_0/Kria_BD_axi_gpio_2_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor2/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_2_0/Kria_BD_axi_gpio_2_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor2/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_3_0/Kria_BD_axi_gpio_3_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor3/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_3_0/Kria_BD_axi_gpio_3_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor3/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_3_0/Kria_BD_axi_gpio_3_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor3/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_3_0/Kria_BD_axi_gpio_3_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor3/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_4_0/Kria_BD_axi_gpio_4_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor4/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_4_0/Kria_BD_axi_gpio_4_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor4/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_4_0/Kria_BD_axi_gpio_4_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor4/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_4_0/Kria_BD_axi_gpio_4_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor4/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_5_0/Kria_BD_axi_gpio_5_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor5/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_5_0/Kria_BD_axi_gpio_5_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor5/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_5_0/Kria_BD_axi_gpio_5_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor5/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_5_0/Kria_BD_axi_gpio_5_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor5/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_6_0/Kria_BD_axi_gpio_6_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor6/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_6_0/Kria_BD_axi_gpio_6_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor6/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_6_0/Kria_BD_axi_gpio_6_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor6/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_6_0/Kria_BD_axi_gpio_6_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor6/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_7_0/Kria_BD_axi_gpio_7_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor7/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_7_0/Kria_BD_axi_gpio_7_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor7/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_7_0/Kria_BD_axi_gpio_7_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor7/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_7_0/Kria_BD_axi_gpio_7_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor7/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_8_0/Kria_BD_axi_gpio_8_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor8/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_8_0/Kria_BD_axi_gpio_8_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor8/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_8_0/Kria_BD_axi_gpio_8_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor8/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_8_0/Kria_BD_axi_gpio_8_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor8/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_9_0/Kria_BD_axi_gpio_9_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor9/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_9_0/Kria_BD_axi_gpio_9_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor9/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_9_0/Kria_BD_axi_gpio_9_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor9/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_9_0/Kria_BD_axi_gpio_9_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor9/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_10_0/Kria_BD_axi_gpio_10_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_10/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_10_0/Kria_BD_axi_gpio_10_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_10/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_10_0/Kria_BD_axi_gpio_10_0.xdc] for cell 'Kria_BD_i/axi_gpio_10/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_10_0/Kria_BD_axi_gpio_10_0.xdc] for cell 'Kria_BD_i/axi_gpio_10/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_11_0/Kria_BD_axi_gpio_11_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor11/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_11_0/Kria_BD_axi_gpio_11_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor11/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_11_0/Kria_BD_axi_gpio_11_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor11/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_11_0/Kria_BD_axi_gpio_11_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor11/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_12_0/Kria_BD_axi_gpio_12_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor12/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_12_0/Kria_BD_axi_gpio_12_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor12/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_12_0/Kria_BD_axi_gpio_12_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor12/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_12_0/Kria_BD_axi_gpio_12_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor12/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_13_0/Kria_BD_axi_gpio_13_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor13/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_13_0/Kria_BD_axi_gpio_13_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_motor13/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_13_0/Kria_BD_axi_gpio_13_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor13/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_13_0/Kria_BD_axi_gpio_13_0.xdc] for cell 'Kria_BD_i/axi_gpio_motor13/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_14_0/Kria_BD_axi_gpio_14_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_watchdog/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_14_0/Kria_BD_axi_gpio_14_0_board.xdc] for cell 'Kria_BD_i/axi_gpio_watchdog/U0'
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_14_0/Kria_BD_axi_gpio_14_0.xdc] for cell 'Kria_BD_i/axi_gpio_watchdog/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_gpio_14_0/Kria_BD_axi_gpio_14_0.xdc] for cell 'Kria_BD_i/axi_gpio_watchdog/U0'
Parsing XDC File [C:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.srcs/constrs_1/new/Kria_Constraints.xdc]
Finished Parsing XDC File [C:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.srcs/constrs_1/new/Kria_Constraints.xdc]
Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_intc_0_0/Kria_BD_axi_intc_0_0_clocks.xdc] for cell 'Kria_BD_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ip/Kria_BD_axi_intc_0_0/Kria_BD_axi_intc_0_0_clocks.xdc] for cell 'Kria_BD_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1995.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 28 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

12 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:26 . Memory (MB): peak = 1995.875 ; gain = 1454.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1995.875 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16a068b9e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.640 . Memory (MB): peak = 1995.875 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 12 inverter(s) to 311 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1be97b2e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.676 . Memory (MB): peak = 2355.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 118 cells and removed 541 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1be97b2e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.760 . Memory (MB): peak = 2355.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b93a1c98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2355.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1b93a1c98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2355.609 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bdfcda58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bdfcda58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.609 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             118  |             541  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               2  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2355.609 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bdfcda58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2355.609 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bdfcda58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2355.609 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bdfcda58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2355.609 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2355.609 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1bdfcda58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2355.609 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2355.609 ; gain = 359.734
INFO: [runtcl-4] Executing : report_drc -file Kria_BD_wrapper_drc_opted.rpt -pb Kria_BD_wrapper_drc_opted.pb -rpx Kria_BD_wrapper_drc_opted.rpx
Command: report_drc -file Kria_BD_wrapper_drc_opted.rpt -pb Kria_BD_wrapper_drc_opted.pb -rpx Kria_BD_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.runs/impl_1/Kria_BD_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 3999.695 ; gain = 1644.086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.runs/impl_1/Kria_BD_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15f1e41cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3999.695 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 156ce5fcd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e29b62cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e29b62cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e29b62cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1f67cc25e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1f67cc25e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1f67cc25e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 18fa0a070

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 18fa0a070

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 18fa0a070

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 18fa0a070

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18fa0a070

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18fa0a070

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e68f6bb0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 135 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 62 nets or LUTs. Breaked 0 LUT, combined 62 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 22 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 22 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3999.695 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             62  |                    62  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             62  |                    64  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21db029b0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1925cc1eb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1925cc1eb

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 274601872

Time (s): cpu = 00:01:30 ; elapsed = 00:00:58 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2ace2662b

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2726c81d3

Time (s): cpu = 00:01:56 ; elapsed = 00:01:12 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 21590c41b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:19 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1b68950ba

Time (s): cpu = 00:02:09 ; elapsed = 00:01:20 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 1b68950ba

Time (s): cpu = 00:02:10 ; elapsed = 00:01:20 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 1ef3872d2

Time (s): cpu = 00:02:38 ; elapsed = 00:01:35 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1bb259daf

Time (s): cpu = 00:02:38 ; elapsed = 00:01:35 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1a3deac48

Time (s): cpu = 00:02:38 ; elapsed = 00:01:35 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a3deac48

Time (s): cpu = 00:02:38 ; elapsed = 00:01:35 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16e9334e4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.819 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10ac2cfd1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 10ac2cfd1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.330 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16e9334e4

Time (s): cpu = 00:02:56 ; elapsed = 00:01:45 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.819. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b7a2a97b

Time (s): cpu = 00:02:56 ; elapsed = 00:01:45 . Memory (MB): peak = 3999.695 ; gain = 0.000

Time (s): cpu = 00:02:56 ; elapsed = 00:01:45 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b7a2a97b

Time (s): cpu = 00:02:56 ; elapsed = 00:01:45 . Memory (MB): peak = 3999.695 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2916de034

Time (s): cpu = 00:03:11 ; elapsed = 00:01:55 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2916de034

Time (s): cpu = 00:03:12 ; elapsed = 00:01:55 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2916de034

Time (s): cpu = 00:03:12 ; elapsed = 00:01:55 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3999.695 ; gain = 0.000

Time (s): cpu = 00:03:12 ; elapsed = 00:01:55 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25a174a9b

Time (s): cpu = 00:03:12 ; elapsed = 00:01:55 . Memory (MB): peak = 3999.695 ; gain = 0.000
Ending Placer Task | Checksum: 1a74061e6

Time (s): cpu = 00:03:12 ; elapsed = 00:01:55 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:20 ; elapsed = 00:01:59 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Kria_BD_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Kria_BD_wrapper_utilization_placed.rpt -pb Kria_BD_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Kria_BD_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.runs/impl_1/Kria_BD_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.runs/impl_1/Kria_BD_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a2d4bfbf ConstDB: 0 ShapeSum: 2aa06b6e RouteDB: d9cb36b9
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3999.695 ; gain = 0.000
Post Restoration Checksum: NetGraph: c969278 | NumContArr: b862ca0d | Constraints: fc400a1 | Timing: 0
Phase 1 Build RT Design | Checksum: d4bd5d26

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: d4bd5d26

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d4bd5d26

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 90d27086

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ee4fdc62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.851  | TNS=0.000  | WHS=0.006  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00260663 %
  Global Horizontal Routing Utilization  = 0.00169914 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7159
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6100
  Number of Partially Routed Nets     = 1059
  Number of Node Overlaps             = 125

Phase 2 Router Initialization | Checksum: 181c75e91

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 181c75e91

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 132c09caa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1035
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=-0.016 | THS=-0.029 |

Phase 4.1 Global Iteration 0 | Checksum: 14d728815

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 109cb9b5d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 109cb9b5d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c328a418

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=0.013  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 132ca9ad3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 132ca9ad3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 132ca9ad3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 132ca9ad3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e5a1a8ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.913  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15b47c54c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3999.695 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 15b47c54c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.569434 %
  Global Horizontal Routing Utilization  = 0.524232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c108cf06

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c108cf06

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c108cf06

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1c108cf06

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3999.695 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.913  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1c108cf06

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: a7b3a16e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3999.695 ; gain = 0.000

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3999.695 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Kria_BD_wrapper_drc_routed.rpt -pb Kria_BD_wrapper_drc_routed.pb -rpx Kria_BD_wrapper_drc_routed.rpx
Command: report_drc -file Kria_BD_wrapper_drc_routed.rpt -pb Kria_BD_wrapper_drc_routed.pb -rpx Kria_BD_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.runs/impl_1/Kria_BD_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Kria_BD_wrapper_methodology_drc_routed.rpt -pb Kria_BD_wrapper_methodology_drc_routed.pb -rpx Kria_BD_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Kria_BD_wrapper_methodology_drc_routed.rpt -pb Kria_BD_wrapper_methodology_drc_routed.pb -rpx Kria_BD_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.runs/impl_1/Kria_BD_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Kria_BD_wrapper_power_routed.rpt -pb Kria_BD_wrapper_power_summary_routed.pb -rpx Kria_BD_wrapper_power_routed.rpx
Command: report_power -file Kria_BD_wrapper_power_routed.rpt -pb Kria_BD_wrapper_power_summary_routed.pb -rpx Kria_BD_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Kria_BD_wrapper_route_status.rpt -pb Kria_BD_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Kria_BD_wrapper_timing_summary_routed.rpt -pb Kria_BD_wrapper_timing_summary_routed.pb -rpx Kria_BD_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Kria_BD_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Kria_BD_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Kria_BD_wrapper_bus_skew_routed.rpt -pb Kria_BD_wrapper_bus_skew_routed.pb -rpx Kria_BD_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/simba/Desktop/Kria_KR260_PMOD/Kria_KR260_Test.runs/impl_1/Kria_BD_wrapper_routed.dcp' has been generated.

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

Command: write_bitstream -force Kria_BD_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_0/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_1/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_10/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_11/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_12/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_13/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_2/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_3/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_4/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_5/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_6/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_7/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_8/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/clk_div is a gated clock net sourced by a combinational pin Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2/O, cell Kria_BD_i/motor_controller_9/inst/H_BR_DRV/pwm_gen/pwm_cntr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 14 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Kria_BD_wrapper.bit...
Writing bitstream ./Kria_BD_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 3999.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 14:25:41 2024...
