Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed Jul 13 16:27:12 2022
| Host         : HOME running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    22 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            7 |
| No           | No                    | Yes                    |              47 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------+------------------+------------------+----------------+
|      Clock Signal     |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+----------------------+------------------+------------------+----------------+
|  hz10/clk_out_reg     |                      | reset_IBUF       |                2 |              4 |
|  hz10/clk_out_reg     | digs/hundreds0       | reset_IBUF       |                2 |              4 |
|  hz10/clk_out_reg     | digs/n_0_tens[3]_i_1 | reset_IBUF       |                1 |              4 |
|  hz10/clk_out_reg     | digs/thousands0      | reset_IBUF       |                1 |              4 |
|  digs/E[0]            |                      |                  |                7 |              7 |
|  clk_100MHz_IBUF_BUFG |                      | reset_IBUF       |               13 |             43 |
+-----------------------+----------------------+------------------+------------------+----------------+


