#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000fe4d30 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
v000000000106a490_0 .var "car", 0 0;
v000000000106a8f0_0 .var "clk", 0 0;
v000000000106ae90_0 .var "hipass_out", 3 0;
v0000000001069f90_0 .net "out", 6 0, v0000000001069590_0;  1 drivers
v0000000001069950_0 .var "rst", 0 0;
v000000000106af30_0 .net "sound", 0 0, v00000000010699f0_0;  1 drivers
S_0000000000ffa5e0 .scope module, "uut" "top" 2 11, 3 3 0, S_0000000000fe4d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "car";
    .port_info 2 /INPUT 4 "hipass_out";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 7 "out";
    .port_info 5 /OUTPUT 1 "sound";
v000000000106a0d0_0 .net "car", 0 0, v000000000106a490_0;  1 drivers
v000000000106a2b0_0 .net "car_sync", 0 0, v00000000010674e0_0;  1 drivers
v00000000010693b0_0 .net "clk", 0 0, v000000000106a8f0_0;  1 drivers
v000000000106ac10_0 .net "en", 1 0, v0000000001068020_0;  1 drivers
v000000000106aa30_0 .var "hipass", 3 0;
v0000000001069450_0 .net "hipass_in", 3 0, v0000000000fe09c0_0;  1 drivers
v000000000106a350_0 .net "hipass_out", 3 0, v000000000106ae90_0;  1 drivers
v0000000001069d10_0 .net "hipass_sync", 3 0, v0000000001067120_0;  1 drivers
v000000000106adf0_0 .net "out", 6 0, v0000000001069590_0;  alias, 1 drivers
v000000000106acb0_0 .net "rst", 0 0, v0000000001069950_0;  1 drivers
v000000000106aad0_0 .net "sound", 0 0, v00000000010699f0_0;  alias, 1 drivers
E_0000000000fde160 .event edge, v0000000000fe09c0_0, v0000000001067120_0;
S_0000000000ffa770 .scope module, "counter" "counter" 3 52, 4 2 0, S_0000000000ffa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "en";
    .port_info 2 /INPUT 1 "car";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 4 "hipass_in";
v0000000000fe1280_0 .net "car", 0 0, v000000000106a490_0;  alias, 1 drivers
v0000000001067760_0 .net "clk", 0 0, v000000000106a8f0_0;  alias, 1 drivers
v0000000001068d40_0 .var "count", 2 0;
v00000000010679e0_0 .net "en", 1 0, v0000000001068020_0;  alias, 1 drivers
v0000000001068f20_0 .var "hipass", 3 0;
v0000000001068200_0 .net "hipass_in", 3 0, v0000000000fe09c0_0;  alias, 1 drivers
v0000000001068b60_0 .net "rst", 0 0, v0000000001069950_0;  alias, 1 drivers
E_0000000000fdde60 .event edge, v0000000001068d40_0;
E_0000000000fde1e0/0 .event edge, v0000000000fe0a60_0;
E_0000000000fde1e0/1 .event posedge, v00000000010679e0_0, v0000000000fe0880_0;
E_0000000000fde1e0 .event/or E_0000000000fde1e0/0, E_0000000000fde1e0/1;
S_0000000000ffa900 .scope module, "delay" "input_sig" 4 37, 5 2 0, S_0000000000ffa770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 4 "out";
v0000000000fe0880_0 .net "clk", 0 0, v000000000106a8f0_0;  alias, 1 drivers
v0000000000fe1460_0 .net "in", 3 0, v0000000001068f20_0;  1 drivers
v0000000000fe0f60_0 .var "in_d", 3 0;
v0000000000fe09c0_0 .var "out", 3 0;
v0000000000fe0a60_0 .net "rst", 0 0, v0000000001069950_0;  alias, 1 drivers
E_0000000000fdd920/0 .event edge, v0000000000fe0a60_0;
E_0000000000fdd920/1 .event posedge, v0000000000fe0880_0;
E_0000000000fdd920 .event/or E_0000000000fdd920/0, E_0000000000fdd920/1;
S_00000000000bd9c0 .scope module, "interface" "input_sync" 3 24, 6 2 0, S_0000000000ffa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "car";
    .port_info 2 /INPUT 4 "hipass_out";
    .port_info 3 /INPUT 4 "hipass_in";
    .port_info 4 /INPUT 2 "en";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 1 "car_sync";
    .port_info 7 /OUTPUT 4 "hipass_sync";
v0000000001067da0_0 .net *"_ivl_0", 31 0, L_0000000001069090;  1 drivers
L_0000000001450160 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001068340_0 .net/2s *"_ivl_10", 1 0, L_0000000001450160;  1 drivers
v00000000010683e0_0 .net *"_ivl_12", 1 0, L_0000000001069630;  1 drivers
L_0000000001450088 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001068660_0 .net *"_ivl_3", 27 0, L_0000000001450088;  1 drivers
L_00000000014500d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001067080_0 .net/2u *"_ivl_4", 31 0, L_00000000014500d0;  1 drivers
v0000000001067620_0 .net *"_ivl_6", 0 0, L_00000000010698b0;  1 drivers
L_0000000001450118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010685c0_0 .net/2s *"_ivl_8", 1 0, L_0000000001450118;  1 drivers
v0000000001068c00_0 .net "car", 0 0, v000000000106a490_0;  alias, 1 drivers
v0000000001067580_0 .var "car_d", 0 0;
v00000000010674e0_0 .var "car_sync", 0 0;
v0000000001067d00_0 .net "clk", 0 0, v000000000106a8f0_0;  alias, 1 drivers
v0000000001068520_0 .net "en", 1 0, v0000000001068020_0;  alias, 1 drivers
v00000000010678a0_0 .var "hipass_d", 3 0;
v0000000001067e40_0 .net "hipass_in", 3 0, v0000000000fe09c0_0;  alias, 1 drivers
v0000000001068de0_0 .net "hipass_on", 0 0, L_0000000001069770;  1 drivers
v0000000001067300_0 .net "hipass_out", 3 0, v000000000106ae90_0;  alias, 1 drivers
v0000000001067120_0 .var "hipass_sync", 3 0;
v0000000001068ac0_0 .net "rst", 0 0, v0000000001069950_0;  alias, 1 drivers
E_0000000000fdd9e0 .event posedge, v0000000001068de0_0;
E_0000000000fddc60 .event posedge, v0000000000fe1280_0;
E_0000000000fddba0/0 .event negedge, v0000000000fe0a60_0;
E_0000000000fddba0/1 .event posedge, v0000000000fe0a60_0, v0000000000fe0880_0;
E_0000000000fddba0 .event/or E_0000000000fddba0/0, E_0000000000fddba0/1;
L_0000000001069090 .concat [ 4 28 0 0], v000000000106ae90_0, L_0000000001450088;
L_00000000010698b0 .cmp/eq 32, L_0000000001069090, L_00000000014500d0;
L_0000000001069630 .functor MUXZ 2, L_0000000001450160, L_0000000001450118, L_00000000010698b0, C4<>;
L_0000000001069770 .part L_0000000001069630, 0, 1;
S_00000000000bdb50 .scope module, "moore" "main" 3 35, 7 2 0, S_0000000000ffa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "car";
    .port_info 3 /INPUT 4 "hipass";
    .port_info 4 /OUTPUT 2 "currentstate";
P_0000000000fe4ec0 .param/l "state_car" 0 7 16, C4<01>;
P_0000000000fe4ef8 .param/l "state_hipass" 0 7 17, C4<10>;
P_0000000000fe4f30 .param/l "state_initial" 0 7 15, C4<00>;
P_0000000000fe4f68 .param/l "state_output" 0 7 18, C4<11>;
v00000000010671c0_0 .net "car", 0 0, v00000000010674e0_0;  alias, 1 drivers
v0000000001068480_0 .net "clk", 0 0, v000000000106a8f0_0;  alias, 1 drivers
v0000000001068020_0 .var "currentstate", 1 0;
v00000000010676c0_0 .net "hipass", 3 0, v000000000106aa30_0;  1 drivers
v0000000001067800_0 .var "nextstate", 1 0;
v0000000001068160_0 .net "rst", 0 0, v0000000001069950_0;  alias, 1 drivers
S_00000000000bdce0 .scope module, "out_state" "out_state" 3 43, 8 2 0, S_0000000000ffa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "hipass";
    .port_info 3 /INPUT 2 "en";
    .port_info 4 /OUTPUT 7 "out";
    .port_info 5 /OUTPUT 1 "sound";
v00000000010688e0_0 .net "clk", 0 0, v000000000106a8f0_0;  alias, 1 drivers
v0000000001068980_0 .net "en", 1 0, v0000000001068020_0;  alias, 1 drivers
v0000000001068e80_0 .net "hipass", 3 0, v000000000106aa30_0;  alias, 1 drivers
v0000000001068a20_0 .net "hipass_sig", 3 0, v0000000001067c60_0;  1 drivers
v0000000001069590_0 .var "out", 6 0;
v000000000106ad50_0 .net "rst", 0 0, v0000000001069950_0;  alias, 1 drivers
v00000000010699f0_0 .var "sound", 0 0;
v000000000106ab70_0 .net "sound_end", 0 0, L_000000000106a5d0;  1 drivers
E_0000000000fddc20 .event edge, v0000000000fe0a60_0, v0000000000fe0880_0;
S_0000000000ff4620 .scope module, "count_sound" "counter_sound" 8 23, 9 2 0, S_00000000000bdce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "sound_end";
v0000000001068700_0 .net *"_ivl_0", 31 0, L_0000000001069db0;  1 drivers
L_0000000001450280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001067ee0_0 .net/2s *"_ivl_10", 1 0, L_0000000001450280;  1 drivers
v0000000001067260_0 .net *"_ivl_12", 1 0, L_000000000106a170;  1 drivers
L_00000000014501a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010687a0_0 .net *"_ivl_3", 27 0, L_00000000014501a8;  1 drivers
L_00000000014501f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000000001068ca0_0 .net/2u *"_ivl_4", 31 0, L_00000000014501f0;  1 drivers
v0000000001067f80_0 .net *"_ivl_6", 0 0, L_0000000001069130;  1 drivers
L_0000000001450238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001068840_0 .net/2s *"_ivl_8", 1 0, L_0000000001450238;  1 drivers
v00000000010673a0_0 .net "clk", 0 0, v000000000106a8f0_0;  alias, 1 drivers
v00000000010680c0_0 .var "count", 3 0;
v00000000010682a0_0 .net "en", 0 0, v00000000010699f0_0;  alias, 1 drivers
v0000000001067940_0 .net "sound_end", 0 0, L_000000000106a5d0;  alias, 1 drivers
E_0000000000fed6f0/0 .event edge, v0000000000fe0880_0;
E_0000000000fed6f0/1 .event posedge, v00000000010682a0_0;
E_0000000000fed6f0 .event/or E_0000000000fed6f0/0, E_0000000000fed6f0/1;
L_0000000001069db0 .concat [ 4 28 0 0], v00000000010680c0_0, L_00000000014501a8;
L_0000000001069130 .cmp/eq 32, L_0000000001069db0, L_00000000014501f0;
L_000000000106a170 .functor MUXZ 2, L_0000000001450280, L_0000000001450238, L_0000000001069130, C4<>;
L_000000000106a5d0 .part L_000000000106a170, 0, 1;
S_0000000000ff47b0 .scope module, "in_delay" "input_sig" 8 14, 5 2 0, S_00000000000bdce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 4 "out";
v0000000001067440_0 .net "clk", 0 0, v000000000106a8f0_0;  alias, 1 drivers
v0000000001067a80_0 .net "in", 3 0, v000000000106aa30_0;  alias, 1 drivers
v0000000001067b20_0 .var "in_d", 3 0;
v0000000001067c60_0 .var "out", 3 0;
v0000000001067bc0_0 .net "rst", 0 0, v0000000001069950_0;  alias, 1 drivers
    .scope S_00000000000bd9c0;
T_0 ;
    %wait E_0000000000fddba0;
    %load/vec4 v0000000001068ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010674e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001067580_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001068520_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000001067580_0;
    %assign/vec4 v00000000010674e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001067580_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010674e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000000bd9c0;
T_1 ;
    %wait E_0000000000fdd920;
    %load/vec4 v0000000001068ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010678a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001067120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001068520_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001067e40_0;
    %pad/u 32;
    %pushi/vec4 1111, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000010678a0_0;
    %assign/vec4 v0000000001067120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010678a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001067120_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000000bd9c0;
T_2 ;
    %wait E_0000000000fddc60;
    %load/vec4 v0000000001068c00_0;
    %assign/vec4 v0000000001067580_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000000bd9c0;
T_3 ;
    %wait E_0000000000fdd9e0;
    %load/vec4 v0000000001067300_0;
    %assign/vec4 v00000000010678a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000000bdb50;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001067800_0, 0, 2;
    %end;
    .thread T_4;
    .scope S_00000000000bdb50;
T_5 ;
    %wait E_0000000000fdd920;
    %load/vec4 v0000000001068160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001068020_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001068020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000001067800_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000000010671c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000001067800_0, 0;
T_5.7 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000000010676c0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000001067800_0, 0;
T_5.9 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000001067800_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %load/vec4 v0000000001067800_0;
    %assign/vec4 v0000000001068020_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000ff47b0;
T_6 ;
    %wait E_0000000000fdd920;
    %load/vec4 v0000000001067bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001067c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001067b20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000001067a80_0;
    %assign/vec4 v0000000001067b20_0, 0;
    %load/vec4 v0000000001067b20_0;
    %assign/vec4 v0000000001067c60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000ff4620;
T_7 ;
    %wait E_0000000000fed6f0;
    %load/vec4 v00000000010682a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000010680c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000010680c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010680c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000000bdce0;
T_8 ;
    %wait E_0000000000fddc20;
    %load/vec4 v000000000106ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000001068980_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 21, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 11, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 31, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 22, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 12, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 23, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 13, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_8.20, 4;
    %pushi/vec4 33, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
T_8.21 ;
T_8.19 ;
T_8.17 ;
T_8.15 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000001069590_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000000bdce0;
T_9 ;
    %wait E_0000000000fddc20;
    %load/vec4 v000000000106ad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010699f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000001068a20_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010699f0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000000010699f0_0;
    %load/vec4 v000000000106ab70_0;
    %and;
    %assign/vec4 v00000000010699f0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000ffa900;
T_10 ;
    %wait E_0000000000fdd920;
    %load/vec4 v0000000000fe0a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000fe09c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000fe0f60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000000fe1460_0;
    %assign/vec4 v0000000000fe0f60_0, 0;
    %load/vec4 v0000000000fe0f60_0;
    %assign/vec4 v0000000000fe09c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000ffa770;
T_11 ;
    %wait E_0000000000fde1e0;
    %load/vec4 v0000000001068b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001068d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001068f20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000010679e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0000000000fe1280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001068f20_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000000001068d40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000001068d40_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001068d40_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000ffa770;
T_12 ;
    %wait E_0000000000fdde60;
    %load/vec4 v0000000001068d40_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 15, 0, 4;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0000000001068f20_0, 0, 4;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000ffa5e0;
T_13 ;
    %wait E_0000000000fde160;
    %load/vec4 v0000000001069450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0000000001069d10_0;
    %store/vec4 v000000000106aa30_0, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000001069450_0;
    %store/vec4 v000000000106aa30_0, 0, 4;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000fe4d30;
T_14 ;
    %vpi_call 2 22 "$dumpfile", "top_out.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000fe4d30 {0 0 0};
    %vpi_call 2 24 "$display", "next" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000000000fe4d30;
T_15 ;
    %delay 1000, 0;
    %load/vec4 v000000000106a8f0_0;
    %inv;
    %store/vec4 v000000000106a8f0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000000fe4d30;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001069950_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000106ae90_0, 0, 4;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000000000106ae90_0, 0, 4;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000106ae90_0, 0, 4;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001069950_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000000000106ae90_0, 0, 4;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000106ae90_0, 0, 4;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000000000106ae90_0, 0, 4;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000106ae90_0, 0, 4;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106a490_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "top.v";
    "counter.v";
    "input_sig.v";
    "input_sync.v";
    "main.v";
    "output_state.v";
    "counter_sound.v";
