-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity calculateLayer34_calculateLayer4_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    Layer4_Neurons_CPU : IN STD_LOGIC_VECTOR (63 downto 0);
    Layer3_Neurons_CPU_622_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Layer3_Neurons_CPU_623_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Layer3_Neurons_CPU_623_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Layer3_Neurons_CPU_624_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Layer3_Neurons_CPU_624_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_generic_tanh_double_s_fu_147_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_generic_tanh_double_s_fu_147_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_generic_tanh_double_s_fu_147_p_ce : OUT STD_LOGIC;
    grp_generic_tanh_double_s_fu_147_p_start : OUT STD_LOGIC;
    grp_generic_tanh_double_s_fu_147_p_ready : IN STD_LOGIC;
    grp_generic_tanh_double_s_fu_147_p_done : IN STD_LOGIC;
    grp_generic_tanh_double_s_fu_147_p_idle : IN STD_LOGIC;
    grp_fu_154_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_154_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_154_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_154_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_154_p_ce : OUT STD_LOGIC;
    grp_fu_169_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_169_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_169_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_169_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_169_p_ce : OUT STD_LOGIC;
    grp_fu_173_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_173_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_173_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_173_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_173_p_ce : OUT STD_LOGIC;
    grp_fu_177_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_177_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_177_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_177_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_177_p_ce : OUT STD_LOGIC;
    grp_fu_158_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_158_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_158_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_158_p_ce : OUT STD_LOGIC;
    grp_fu_181_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_181_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_181_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_181_p_ce : OUT STD_LOGIC;
    grp_fu_185_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_185_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_185_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_185_p_ce : OUT STD_LOGIC;
    grp_fu_189_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_189_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_189_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_189_p_ce : OUT STD_LOGIC;
    grp_fu_193_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_193_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_193_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_193_p_ce : OUT STD_LOGIC;
    grp_fu_162_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_162_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_162_p_ce : OUT STD_LOGIC;
    grp_fu_165_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_165_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_165_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_165_p_ce : OUT STD_LOGIC;
    grp_fu_197_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_197_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_197_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_197_p_ce : OUT STD_LOGIC );
end;


architecture behav of calculateLayer34_calculateLayer4_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv64_3FE55555571F7693 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100101010101010101010101010111000111110111011010010011";
    constant ap_const_lv64_3FFB74538EF34D6A : STD_LOGIC_VECTOR (63 downto 0) := "0011111111111011011101000101001110001110111100110100110101101010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv17_4E3 : STD_LOGIC_VECTOR (16 downto 0) := "00000010011100011";
    constant ap_const_lv17_4DE : STD_LOGIC_VECTOR (16 downto 0) := "00000010011011110";
    constant ap_const_lv17_4DF : STD_LOGIC_VECTOR (16 downto 0) := "00000010011011111";
    constant ap_const_lv17_4E0 : STD_LOGIC_VECTOR (16 downto 0) := "00000010011100000";
    constant ap_const_lv17_4E1 : STD_LOGIC_VECTOR (16 downto 0) := "00000010011100001";
    constant ap_const_lv17_4E2 : STD_LOGIC_VECTOR (16 downto 0) := "00000010011100010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal Layer3_Weights_CPU_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal Layer3_Weights_CPU_ce0 : STD_LOGIC;
    signal Layer3_Weights_CPU_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer3_Weights_CPU_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal Layer3_Weights_CPU_ce1 : STD_LOGIC;
    signal Layer3_Weights_CPU_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer3_Weights_CPU_address2 : STD_LOGIC_VECTOR (16 downto 0);
    signal Layer3_Weights_CPU_ce2 : STD_LOGIC;
    signal Layer3_Weights_CPU_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer3_Weights_CPU_address3 : STD_LOGIC_VECTOR (16 downto 0);
    signal Layer3_Weights_CPU_ce3 : STD_LOGIC;
    signal Layer3_Weights_CPU_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer3_Weights_CPU_address4 : STD_LOGIC_VECTOR (16 downto 0);
    signal Layer3_Weights_CPU_ce4 : STD_LOGIC;
    signal Layer3_Weights_CPU_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_blk_n_AW : STD_LOGIC;
    signal gmem1_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp0_iter65 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln81_reg_400 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal i_reg_177 : STD_LOGIC_VECTOR (6 downto 0);
    signal phi_mul_reg_188 : STD_LOGIC_VECTOR (16 downto 0);
    signal phi_mul_reg_188_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter46 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter47 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter48 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter49 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter50 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter51 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter52 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter53 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter54 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter55 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter56 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter57 : BOOLEAN;
    signal ap_block_state60_pp0_stage0_iter58 : BOOLEAN;
    signal ap_block_state61_pp0_stage0_iter59 : BOOLEAN;
    signal ap_block_state62_pp0_stage0_iter60 : BOOLEAN;
    signal ap_block_state63_pp0_stage0_iter61 : BOOLEAN;
    signal ap_block_state64_pp0_stage0_iter62 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter63 : BOOLEAN;
    signal ap_block_state66_pp0_stage0_iter64 : BOOLEAN;
    signal ap_block_state67_pp0_stage0_iter65 : BOOLEAN;
    signal ap_block_state67_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal phi_mul_reg_188_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln81_fu_289_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln81_fu_295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln81_reg_400_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln88_5_fu_301_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_5_reg_404 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal grp_fu_227_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_49_4_reg_439 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_49_4_1_reg_444 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln88_3_fu_350_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_3_reg_454 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_3_reg_454_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_3_reg_454_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_4_fu_356_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_4_reg_459 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_4_reg_459_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_4_reg_459_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_4_reg_459_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_4_reg_459_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_4_reg_459_pp0_iter8_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal grp_fu_237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_49_4_2_reg_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add23_le_le_reg_479 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal grp_fu_242_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_49_4_3_reg_499 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_215_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add25_le_le_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal grp_fu_247_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul1_49_4_4_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_219_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add27_le_le_reg_529 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_223_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add29_le_le_reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_fu_255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_reg_539 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_258_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_assign_reg_544 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_generic_tanh_double_s_fu_200_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_549 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_263_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_reg_554 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_252_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_reg_559 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter59 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter61 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter62 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter64 : STD_LOGIC := '0';
    signal grp_generic_tanh_double_s_fu_200_ap_start : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_200_ap_done : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_200_ap_idle : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_200_ap_ready : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_200_ap_ce : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_200_t_in : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state2_pp0_stage0_iter0_ignore_call39 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1_ignore_call39 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2_ignore_call39 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3_ignore_call39 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4_ignore_call39 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5_ignore_call39 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6_ignore_call39 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7_ignore_call39 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8_ignore_call39 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9_ignore_call39 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10_ignore_call39 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11_ignore_call39 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter12_ignore_call39 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter13_ignore_call39 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter14_ignore_call39 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter15_ignore_call39 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter16_ignore_call39 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter17_ignore_call39 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter18_ignore_call39 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter19_ignore_call39 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter20_ignore_call39 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter21_ignore_call39 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter22_ignore_call39 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter23_ignore_call39 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter24_ignore_call39 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter25_ignore_call39 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter26_ignore_call39 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter27_ignore_call39 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter28_ignore_call39 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter29_ignore_call39 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter30_ignore_call39 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter31_ignore_call39 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter32_ignore_call39 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter33_ignore_call39 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter34_ignore_call39 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter35_ignore_call39 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter36_ignore_call39 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter37_ignore_call39 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter38_ignore_call39 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter39_ignore_call39 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter40_ignore_call39 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter41_ignore_call39 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter42_ignore_call39 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter43_ignore_call39 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter44_ignore_call39 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter45_ignore_call39 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter46_ignore_call39 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter47_ignore_call39 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter48_ignore_call39 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter49_ignore_call39 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter50_ignore_call39 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter51_ignore_call39 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter52_ignore_call39 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter53_ignore_call39 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter54_ignore_call39 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter55_ignore_call39 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter56_ignore_call39 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter57_ignore_call39 : BOOLEAN;
    signal ap_block_state60_pp0_stage0_iter58_ignore_call39 : BOOLEAN;
    signal ap_block_state61_pp0_stage0_iter59_ignore_call39 : BOOLEAN;
    signal ap_block_state62_pp0_stage0_iter60_ignore_call39 : BOOLEAN;
    signal ap_block_state63_pp0_stage0_iter61_ignore_call39 : BOOLEAN;
    signal ap_block_state64_pp0_stage0_iter62_ignore_call39 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter63_ignore_call39 : BOOLEAN;
    signal ap_block_state66_pp0_stage0_iter64_ignore_call39 : BOOLEAN;
    signal ap_block_state67_pp0_stage0_iter65_ignore_call39 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp144 : BOOLEAN;
    signal ap_phi_mux_phi_mul_phi_fu_192_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_generic_tanh_double_s_fu_200_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln88_fu_313_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln88_1_fu_324_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln88_2_fu_345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln88_3_fu_367_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln88_4_fu_376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln81_fu_278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_211_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_211_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_215_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_215_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_219_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_219_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_223_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_223_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_227_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_227_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_232_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_242_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_242_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_247_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_252_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_258_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_258_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_263_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_263_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_268_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln88_fu_307_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_1_fu_318_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_2_fu_339_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_211_ce : STD_LOGIC;
    signal grp_fu_215_ce : STD_LOGIC;
    signal grp_fu_219_ce : STD_LOGIC;
    signal grp_fu_223_ce : STD_LOGIC;
    signal grp_fu_227_ce : STD_LOGIC;
    signal grp_fu_232_ce : STD_LOGIC;
    signal grp_fu_237_ce : STD_LOGIC;
    signal grp_fu_242_ce : STD_LOGIC;
    signal grp_fu_247_ce : STD_LOGIC;
    signal grp_fu_252_ce : STD_LOGIC;
    signal grp_fu_258_ce : STD_LOGIC;
    signal grp_fu_263_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component calculateLayer34_generic_tanh_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calculateLayer34_fadd_32ns_32ns_32_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component calculateLayer34_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component calculateLayer34_fptrunc_64ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component calculateLayer34_fpext_32ns_64_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calculateLayer34_dmul_64ns_64ns_64_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component calculateLayer34_calculateLayer4_1_Layer3_Weights_CPU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    Layer3_Weights_CPU_U : component calculateLayer34_calculateLayer4_1_Layer3_Weights_CPU
    generic map (
        DataWidth => 32,
        AddressRange => 125100,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Layer3_Weights_CPU_address0,
        ce0 => Layer3_Weights_CPU_ce0,
        q0 => Layer3_Weights_CPU_q0,
        address1 => Layer3_Weights_CPU_address1,
        ce1 => Layer3_Weights_CPU_ce1,
        q1 => Layer3_Weights_CPU_q1,
        address2 => Layer3_Weights_CPU_address2,
        ce2 => Layer3_Weights_CPU_ce2,
        q2 => Layer3_Weights_CPU_q2,
        address3 => Layer3_Weights_CPU_address3,
        ce3 => Layer3_Weights_CPU_ce3,
        q3 => Layer3_Weights_CPU_q3,
        address4 => Layer3_Weights_CPU_address4,
        ce4 => Layer3_Weights_CPU_ce4,
        q4 => Layer3_Weights_CPU_q4);

    fpext_32ns_64_1_no_dsp_1_U68 : component calculateLayer34_fpext_32ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => add29_le_le_reg_534,
        dout => conv_fu_255_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter59 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter60 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter61 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter62 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter63 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter64 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
                elsif ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_tanh_double_s_fu_200_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_tanh_double_s_fu_200_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (icmp_ln81_reg_400_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_generic_tanh_double_s_fu_200_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_tanh_double_s_fu_200_ap_ready = ap_const_logic_1)) then 
                    grp_generic_tanh_double_s_fu_200_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_177_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_177 <= ap_const_lv7_0;
            elsif (((icmp_ln81_fu_295_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_reg_177 <= add_ln81_fu_289_p2;
            end if; 
        end if;
    end process;

    phi_mul_reg_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_188 <= ap_const_lv17_0;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln81_reg_400 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                phi_mul_reg_188 <= add_ln88_5_reg_404;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add23_le_le_reg_479 <= grp_fu_154_p_dout0;
                mul1_49_4_2_reg_474 <= grp_fu_185_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add25_le_le_reg_504 <= grp_fu_169_p_dout0;
                mul1_49_4_3_reg_499 <= grp_fu_189_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add27_le_le_reg_529 <= grp_fu_173_p_dout0;
                mul1_49_4_4_reg_524 <= grp_fu_193_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add29_le_le_reg_534 <= grp_fu_177_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln88_3_reg_454 <= add_ln88_3_fu_350_p2;
                add_ln88_4_reg_459 <= add_ln88_4_fu_356_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln88_3_reg_454_pp0_iter4_reg <= add_ln88_3_reg_454;
                add_ln88_3_reg_454_pp0_iter5_reg <= add_ln88_3_reg_454_pp0_iter4_reg;
                add_ln88_4_reg_459_pp0_iter4_reg <= add_ln88_4_reg_459;
                add_ln88_4_reg_459_pp0_iter5_reg <= add_ln88_4_reg_459_pp0_iter4_reg;
                add_ln88_4_reg_459_pp0_iter6_reg <= add_ln88_4_reg_459_pp0_iter5_reg;
                add_ln88_4_reg_459_pp0_iter7_reg <= add_ln88_4_reg_459_pp0_iter6_reg;
                add_ln88_4_reg_459_pp0_iter8_reg <= add_ln88_4_reg_459_pp0_iter7_reg;
                icmp_ln81_reg_400_pp0_iter10_reg <= icmp_ln81_reg_400_pp0_iter9_reg;
                icmp_ln81_reg_400_pp0_iter11_reg <= icmp_ln81_reg_400_pp0_iter10_reg;
                icmp_ln81_reg_400_pp0_iter12_reg <= icmp_ln81_reg_400_pp0_iter11_reg;
                icmp_ln81_reg_400_pp0_iter13_reg <= icmp_ln81_reg_400_pp0_iter12_reg;
                icmp_ln81_reg_400_pp0_iter14_reg <= icmp_ln81_reg_400_pp0_iter13_reg;
                icmp_ln81_reg_400_pp0_iter15_reg <= icmp_ln81_reg_400_pp0_iter14_reg;
                icmp_ln81_reg_400_pp0_iter16_reg <= icmp_ln81_reg_400_pp0_iter15_reg;
                icmp_ln81_reg_400_pp0_iter17_reg <= icmp_ln81_reg_400_pp0_iter16_reg;
                icmp_ln81_reg_400_pp0_iter18_reg <= icmp_ln81_reg_400_pp0_iter17_reg;
                icmp_ln81_reg_400_pp0_iter19_reg <= icmp_ln81_reg_400_pp0_iter18_reg;
                icmp_ln81_reg_400_pp0_iter20_reg <= icmp_ln81_reg_400_pp0_iter19_reg;
                icmp_ln81_reg_400_pp0_iter21_reg <= icmp_ln81_reg_400_pp0_iter20_reg;
                icmp_ln81_reg_400_pp0_iter22_reg <= icmp_ln81_reg_400_pp0_iter21_reg;
                icmp_ln81_reg_400_pp0_iter23_reg <= icmp_ln81_reg_400_pp0_iter22_reg;
                icmp_ln81_reg_400_pp0_iter24_reg <= icmp_ln81_reg_400_pp0_iter23_reg;
                icmp_ln81_reg_400_pp0_iter25_reg <= icmp_ln81_reg_400_pp0_iter24_reg;
                icmp_ln81_reg_400_pp0_iter26_reg <= icmp_ln81_reg_400_pp0_iter25_reg;
                icmp_ln81_reg_400_pp0_iter27_reg <= icmp_ln81_reg_400_pp0_iter26_reg;
                icmp_ln81_reg_400_pp0_iter28_reg <= icmp_ln81_reg_400_pp0_iter27_reg;
                icmp_ln81_reg_400_pp0_iter29_reg <= icmp_ln81_reg_400_pp0_iter28_reg;
                icmp_ln81_reg_400_pp0_iter2_reg <= icmp_ln81_reg_400_pp0_iter1_reg;
                icmp_ln81_reg_400_pp0_iter30_reg <= icmp_ln81_reg_400_pp0_iter29_reg;
                icmp_ln81_reg_400_pp0_iter31_reg <= icmp_ln81_reg_400_pp0_iter30_reg;
                icmp_ln81_reg_400_pp0_iter32_reg <= icmp_ln81_reg_400_pp0_iter31_reg;
                icmp_ln81_reg_400_pp0_iter33_reg <= icmp_ln81_reg_400_pp0_iter32_reg;
                icmp_ln81_reg_400_pp0_iter34_reg <= icmp_ln81_reg_400_pp0_iter33_reg;
                icmp_ln81_reg_400_pp0_iter35_reg <= icmp_ln81_reg_400_pp0_iter34_reg;
                icmp_ln81_reg_400_pp0_iter36_reg <= icmp_ln81_reg_400_pp0_iter35_reg;
                icmp_ln81_reg_400_pp0_iter37_reg <= icmp_ln81_reg_400_pp0_iter36_reg;
                icmp_ln81_reg_400_pp0_iter38_reg <= icmp_ln81_reg_400_pp0_iter37_reg;
                icmp_ln81_reg_400_pp0_iter39_reg <= icmp_ln81_reg_400_pp0_iter38_reg;
                icmp_ln81_reg_400_pp0_iter3_reg <= icmp_ln81_reg_400_pp0_iter2_reg;
                icmp_ln81_reg_400_pp0_iter40_reg <= icmp_ln81_reg_400_pp0_iter39_reg;
                icmp_ln81_reg_400_pp0_iter41_reg <= icmp_ln81_reg_400_pp0_iter40_reg;
                icmp_ln81_reg_400_pp0_iter42_reg <= icmp_ln81_reg_400_pp0_iter41_reg;
                icmp_ln81_reg_400_pp0_iter43_reg <= icmp_ln81_reg_400_pp0_iter42_reg;
                icmp_ln81_reg_400_pp0_iter44_reg <= icmp_ln81_reg_400_pp0_iter43_reg;
                icmp_ln81_reg_400_pp0_iter45_reg <= icmp_ln81_reg_400_pp0_iter44_reg;
                icmp_ln81_reg_400_pp0_iter46_reg <= icmp_ln81_reg_400_pp0_iter45_reg;
                icmp_ln81_reg_400_pp0_iter47_reg <= icmp_ln81_reg_400_pp0_iter46_reg;
                icmp_ln81_reg_400_pp0_iter48_reg <= icmp_ln81_reg_400_pp0_iter47_reg;
                icmp_ln81_reg_400_pp0_iter49_reg <= icmp_ln81_reg_400_pp0_iter48_reg;
                icmp_ln81_reg_400_pp0_iter4_reg <= icmp_ln81_reg_400_pp0_iter3_reg;
                icmp_ln81_reg_400_pp0_iter50_reg <= icmp_ln81_reg_400_pp0_iter49_reg;
                icmp_ln81_reg_400_pp0_iter51_reg <= icmp_ln81_reg_400_pp0_iter50_reg;
                icmp_ln81_reg_400_pp0_iter52_reg <= icmp_ln81_reg_400_pp0_iter51_reg;
                icmp_ln81_reg_400_pp0_iter53_reg <= icmp_ln81_reg_400_pp0_iter52_reg;
                icmp_ln81_reg_400_pp0_iter54_reg <= icmp_ln81_reg_400_pp0_iter53_reg;
                icmp_ln81_reg_400_pp0_iter55_reg <= icmp_ln81_reg_400_pp0_iter54_reg;
                icmp_ln81_reg_400_pp0_iter56_reg <= icmp_ln81_reg_400_pp0_iter55_reg;
                icmp_ln81_reg_400_pp0_iter57_reg <= icmp_ln81_reg_400_pp0_iter56_reg;
                icmp_ln81_reg_400_pp0_iter58_reg <= icmp_ln81_reg_400_pp0_iter57_reg;
                icmp_ln81_reg_400_pp0_iter59_reg <= icmp_ln81_reg_400_pp0_iter58_reg;
                icmp_ln81_reg_400_pp0_iter5_reg <= icmp_ln81_reg_400_pp0_iter4_reg;
                icmp_ln81_reg_400_pp0_iter60_reg <= icmp_ln81_reg_400_pp0_iter59_reg;
                icmp_ln81_reg_400_pp0_iter61_reg <= icmp_ln81_reg_400_pp0_iter60_reg;
                icmp_ln81_reg_400_pp0_iter62_reg <= icmp_ln81_reg_400_pp0_iter61_reg;
                icmp_ln81_reg_400_pp0_iter63_reg <= icmp_ln81_reg_400_pp0_iter62_reg;
                icmp_ln81_reg_400_pp0_iter64_reg <= icmp_ln81_reg_400_pp0_iter63_reg;
                icmp_ln81_reg_400_pp0_iter6_reg <= icmp_ln81_reg_400_pp0_iter5_reg;
                icmp_ln81_reg_400_pp0_iter7_reg <= icmp_ln81_reg_400_pp0_iter6_reg;
                icmp_ln81_reg_400_pp0_iter8_reg <= icmp_ln81_reg_400_pp0_iter7_reg;
                icmp_ln81_reg_400_pp0_iter9_reg <= icmp_ln81_reg_400_pp0_iter8_reg;
                phi_mul_reg_188_pp0_iter2_reg <= phi_mul_reg_188_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_fu_295_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln88_5_reg_404 <= add_ln88_5_fu_301_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter63_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                conv1_reg_559 <= grp_fu_162_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                conv_reg_539 <= conv_fu_255_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln81_reg_400 <= icmp_ln81_fu_295_p2;
                icmp_ln81_reg_400_pp0_iter1_reg <= icmp_ln81_reg_400;
                phi_mul_reg_188_pp0_iter1_reg <= phi_mul_reg_188;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul1_49_4_1_reg_444 <= grp_fu_181_p_dout0;
                mul1_49_4_reg_439 <= grp_fu_158_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter61_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                mul_reg_554 <= grp_fu_197_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter57_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_549 <= grp_generic_tanh_double_s_fu_147_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln81_reg_400_pp0_iter18_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                x_assign_reg_544 <= grp_fu_165_p_dout0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem1_AWREADY, m_axi_gmem1_BVALID, ap_enable_reg_pp0_iter65, ap_CS_fsm_state72, ap_enable_reg_pp0_iter0, icmp_ln81_fu_295_p2, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter64)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln81_fu_295_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter64 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter65 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter64 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter65 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln81_fu_295_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state68;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                if (((m_axi_gmem1_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    Layer3_Weights_CPU_address0 <= zext_ln88_4_fu_376_p1(17 - 1 downto 0);
    Layer3_Weights_CPU_address1 <= zext_ln88_3_fu_367_p1(17 - 1 downto 0);
    Layer3_Weights_CPU_address2 <= zext_ln88_2_fu_345_p1(17 - 1 downto 0);
    Layer3_Weights_CPU_address3 <= zext_ln88_1_fu_324_p1(17 - 1 downto 0);
    Layer3_Weights_CPU_address4 <= zext_ln88_fu_313_p1(17 - 1 downto 0);

    Layer3_Weights_CPU_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            Layer3_Weights_CPU_ce0 <= ap_const_logic_1;
        else 
            Layer3_Weights_CPU_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Layer3_Weights_CPU_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            Layer3_Weights_CPU_ce1 <= ap_const_logic_1;
        else 
            Layer3_Weights_CPU_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Layer3_Weights_CPU_ce2_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            Layer3_Weights_CPU_ce2 <= ap_const_logic_1;
        else 
            Layer3_Weights_CPU_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    Layer3_Weights_CPU_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            Layer3_Weights_CPU_ce3 <= ap_const_logic_1;
        else 
            Layer3_Weights_CPU_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    Layer3_Weights_CPU_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            Layer3_Weights_CPU_ce4 <= ap_const_logic_1;
        else 
            Layer3_Weights_CPU_ce4 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln81_fu_289_p2 <= std_logic_vector(unsigned(i_reg_177) + unsigned(ap_const_lv7_1));
    add_ln88_1_fu_318_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_mul_phi_fu_192_p4) + unsigned(ap_const_lv17_4DF));
    add_ln88_2_fu_339_p2 <= std_logic_vector(unsigned(phi_mul_reg_188_pp0_iter2_reg) + unsigned(ap_const_lv17_4E0));
    add_ln88_3_fu_350_p2 <= std_logic_vector(unsigned(phi_mul_reg_188_pp0_iter2_reg) + unsigned(ap_const_lv17_4E1));
    add_ln88_4_fu_356_p2 <= std_logic_vector(unsigned(phi_mul_reg_188_pp0_iter2_reg) + unsigned(ap_const_lv17_4E2));
    add_ln88_5_fu_301_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_mul_phi_fu_192_p4) + unsigned(ap_const_lv17_4E3));
    add_ln88_fu_307_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_mul_phi_fu_192_p4) + unsigned(ap_const_lv17_4DE));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state72 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter65, ap_block_state67_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state67_io) and (ap_enable_reg_pp0_iter65 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp144_assign_proc : process(ap_enable_reg_pp0_iter65, ap_block_state67_io)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp144 <= ((ap_const_boolean_1 = ap_block_state67_io) and (ap_enable_reg_pp0_iter65 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter65, ap_block_state67_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state67_io) and (ap_enable_reg_pp0_iter65 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter11_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter12_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter13_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter14_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter15_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter16_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter17_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter18_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter19_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter20_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter21_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter22_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter23_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter24_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter25_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter26_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter27_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter28_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter29_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter30_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter31_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter32_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter33_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter34_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter35_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter36_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter37_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter38_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter39_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter40_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter41_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter42_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter43_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter44_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter45_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter46_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter47_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter48_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter49_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter50_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter51_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter52_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter53_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter54_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter55_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter56_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage0_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage0_iter57_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage0_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage0_iter58_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage0_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage0_iter59_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage0_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage0_iter60_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage0_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage0_iter61_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage0_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage0_iter62_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage0_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage0_iter63_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage0_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage0_iter64_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state67_io_assign_proc : process(m_axi_gmem1_WREADY, icmp_ln81_reg_400_pp0_iter64_reg)
    begin
                ap_block_state67_io <= ((m_axi_gmem1_WREADY = ap_const_logic_0) and (icmp_ln81_reg_400_pp0_iter64_reg = ap_const_lv1_0));
    end process;

        ap_block_state67_pp0_stage0_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage0_iter65_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7_ignore_call39 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln81_fu_295_p2)
    begin
        if ((icmp_ln81_fu_295_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem1_BVALID, ap_CS_fsm_state72)
    begin
        if ((((m_axi_gmem1_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter65, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter60, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter63, ap_enable_reg_pp0_iter64)
    begin
        if (((ap_enable_reg_pp0_iter64 = ap_const_logic_0) and (ap_enable_reg_pp0_iter63 = ap_const_logic_0) and (ap_enable_reg_pp0_iter62 = ap_const_logic_0) and (ap_enable_reg_pp0_iter61 = ap_const_logic_0) and (ap_enable_reg_pp0_iter60 = ap_const_logic_0) and (ap_enable_reg_pp0_iter59 = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter57 = ap_const_logic_0) and (ap_enable_reg_pp0_iter56 = ap_const_logic_0) and (ap_enable_reg_pp0_iter55 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter65 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_phi_mul_phi_fu_192_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln81_reg_400, phi_mul_reg_188, ap_CS_fsm_pp0_stage0, add_ln88_5_reg_404, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln81_reg_400 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_phi_mul_phi_fu_192_p4 <= add_ln88_5_reg_404;
        else 
            ap_phi_mux_phi_mul_phi_fu_192_p4 <= phi_mul_reg_188;
        end if; 
    end process;


    ap_ready_assign_proc : process(m_axi_gmem1_BVALID, ap_CS_fsm_state72)
    begin
        if (((m_axi_gmem1_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_blk_n_AW_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem1_AWREADY)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            gmem1_blk_n_AW <= m_axi_gmem1_AWREADY;
        else 
            gmem1_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_B_assign_proc : process(m_axi_gmem1_BVALID, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            gmem1_blk_n_B <= m_axi_gmem1_BVALID;
        else 
            gmem1_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_blk_n_W_assign_proc : process(m_axi_gmem1_WREADY, ap_enable_reg_pp0_iter65, ap_block_pp0_stage0, icmp_ln81_reg_400_pp0_iter64_reg)
    begin
        if (((icmp_ln81_reg_400_pp0_iter64_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter65 = ap_const_logic_1))) then 
            gmem1_blk_n_W <= m_axi_gmem1_WREADY;
        else 
            gmem1_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_154_p_ce <= grp_fu_211_ce;
    grp_fu_154_p_din0 <= mul1_49_4_reg_439;
    grp_fu_154_p_din1 <= mul1_49_4_1_reg_444;
    grp_fu_154_p_opcode <= ap_const_lv2_0;
    grp_fu_158_p_ce <= grp_fu_227_ce;
    grp_fu_158_p_din0 <= Layer3_Weights_CPU_q4;
    grp_fu_158_p_din1 <= Layer3_Neurons_CPU_622_1;
    grp_fu_162_p_ce <= grp_fu_252_ce;
    grp_fu_162_p_din0 <= mul_reg_554;
    grp_fu_165_p_ce <= grp_fu_258_ce;
    grp_fu_165_p_din0 <= conv_reg_539;
    grp_fu_165_p_din1 <= ap_const_lv64_3FE55555571F7693;
    grp_fu_169_p_ce <= grp_fu_215_ce;
    grp_fu_169_p_din0 <= add23_le_le_reg_479;
    grp_fu_169_p_din1 <= mul1_49_4_2_reg_474;
    grp_fu_169_p_opcode <= ap_const_lv2_0;
    grp_fu_173_p_ce <= grp_fu_219_ce;
    grp_fu_173_p_din0 <= add25_le_le_reg_504;
    grp_fu_173_p_din1 <= mul1_49_4_3_reg_499;
    grp_fu_173_p_opcode <= ap_const_lv2_0;
    grp_fu_177_p_ce <= grp_fu_223_ce;
    grp_fu_177_p_din0 <= add27_le_le_reg_529;
    grp_fu_177_p_din1 <= mul1_49_4_4_reg_524;
    grp_fu_177_p_opcode <= ap_const_lv2_0;
    grp_fu_181_p_ce <= grp_fu_232_ce;
    grp_fu_181_p_din0 <= Layer3_Weights_CPU_q3;
    grp_fu_181_p_din1 <= Layer3_Neurons_CPU_623_0;
    grp_fu_185_p_ce <= grp_fu_237_ce;
    grp_fu_185_p_din0 <= Layer3_Weights_CPU_q2;
    grp_fu_185_p_din1 <= Layer3_Neurons_CPU_623_1;
    grp_fu_189_p_ce <= grp_fu_242_ce;
    grp_fu_189_p_din0 <= Layer3_Weights_CPU_q1;
    grp_fu_189_p_din1 <= Layer3_Neurons_CPU_624_0;
    grp_fu_193_p_ce <= grp_fu_247_ce;
    grp_fu_193_p_din0 <= Layer3_Weights_CPU_q0;
    grp_fu_193_p_din1 <= Layer3_Neurons_CPU_624_1;
    grp_fu_197_p_ce <= grp_fu_263_ce;
    grp_fu_197_p_din0 <= tmp_reg_549;
    grp_fu_197_p_din1 <= ap_const_lv64_3FFB74538EF34D6A;

    grp_fu_211_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_211_ce <= ap_const_logic_1;
        else 
            grp_fu_211_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_211_p0 <= mul1_49_4_reg_439;
    grp_fu_211_p1 <= mul1_49_4_1_reg_444;
    grp_fu_211_p2 <= grp_fu_154_p_dout0;

    grp_fu_215_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_215_ce <= ap_const_logic_1;
        else 
            grp_fu_215_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_215_p0 <= add23_le_le_reg_479;
    grp_fu_215_p1 <= mul1_49_4_2_reg_474;
    grp_fu_215_p2 <= grp_fu_169_p_dout0;

    grp_fu_219_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_219_ce <= ap_const_logic_1;
        else 
            grp_fu_219_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_219_p0 <= add25_le_le_reg_504;
    grp_fu_219_p1 <= mul1_49_4_3_reg_499;
    grp_fu_219_p2 <= grp_fu_173_p_dout0;

    grp_fu_223_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_223_ce <= ap_const_logic_1;
        else 
            grp_fu_223_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_223_p0 <= add27_le_le_reg_529;
    grp_fu_223_p1 <= mul1_49_4_4_reg_524;
    grp_fu_223_p2 <= grp_fu_177_p_dout0;

    grp_fu_227_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_227_ce <= ap_const_logic_1;
        else 
            grp_fu_227_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_227_p0 <= Layer3_Weights_CPU_q4;
    grp_fu_227_p1 <= Layer3_Neurons_CPU_622_1;
    grp_fu_227_p2 <= grp_fu_158_p_dout0;

    grp_fu_232_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_232_ce <= ap_const_logic_1;
        else 
            grp_fu_232_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_232_p0 <= Layer3_Weights_CPU_q3;
    grp_fu_232_p1 <= Layer3_Neurons_CPU_623_0;
    grp_fu_232_p2 <= grp_fu_181_p_dout0;

    grp_fu_237_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_237_ce <= ap_const_logic_1;
        else 
            grp_fu_237_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_237_p0 <= Layer3_Weights_CPU_q2;
    grp_fu_237_p1 <= Layer3_Neurons_CPU_623_1;
    grp_fu_237_p2 <= grp_fu_185_p_dout0;

    grp_fu_242_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_242_ce <= ap_const_logic_1;
        else 
            grp_fu_242_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_242_p0 <= Layer3_Weights_CPU_q1;
    grp_fu_242_p1 <= Layer3_Neurons_CPU_624_0;
    grp_fu_242_p2 <= grp_fu_189_p_dout0;

    grp_fu_247_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_247_ce <= ap_const_logic_1;
        else 
            grp_fu_247_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_247_p0 <= Layer3_Weights_CPU_q0;
    grp_fu_247_p1 <= Layer3_Neurons_CPU_624_1;
    grp_fu_247_p2 <= grp_fu_193_p_dout0;

    grp_fu_252_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_252_ce <= ap_const_logic_1;
        else 
            grp_fu_252_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_252_p0 <= mul_reg_554;
    grp_fu_252_p1 <= grp_fu_162_p_dout0;

    grp_fu_258_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_258_ce <= ap_const_logic_1;
        else 
            grp_fu_258_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_258_p0 <= conv_reg_539;
    grp_fu_258_p1 <= ap_const_lv64_3FE55555571F7693;
    grp_fu_258_p2 <= grp_fu_165_p_dout0;

    grp_fu_263_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_263_ce <= ap_const_logic_1;
        else 
            grp_fu_263_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_263_p0 <= tmp_reg_549;
    grp_fu_263_p1 <= ap_const_lv64_3FFB74538EF34D6A;
    grp_fu_263_p2 <= grp_fu_197_p_dout0;
    grp_generic_tanh_double_s_fu_147_p_ce <= grp_generic_tanh_double_s_fu_200_ap_ce;
    grp_generic_tanh_double_s_fu_147_p_din1 <= x_assign_reg_544;
    grp_generic_tanh_double_s_fu_147_p_start <= grp_generic_tanh_double_s_fu_200_ap_start_reg;

    grp_generic_tanh_double_s_fu_200_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp144)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp144))) then 
            grp_generic_tanh_double_s_fu_200_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_tanh_double_s_fu_200_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_tanh_double_s_fu_200_ap_done <= grp_generic_tanh_double_s_fu_147_p_done;
    grp_generic_tanh_double_s_fu_200_ap_idle <= grp_generic_tanh_double_s_fu_147_p_idle;
    grp_generic_tanh_double_s_fu_200_ap_ready <= grp_generic_tanh_double_s_fu_147_p_ready;
    grp_generic_tanh_double_s_fu_200_ap_return <= grp_generic_tanh_double_s_fu_147_p_dout0;
    grp_generic_tanh_double_s_fu_200_ap_start <= grp_generic_tanh_double_s_fu_200_ap_start_reg;
    grp_generic_tanh_double_s_fu_200_t_in <= x_assign_reg_544;
    icmp_ln81_fu_295_p2 <= "1" when (i_reg_177 = ap_const_lv7_64) else "0";
    m_axi_gmem1_ARADDR <= ap_const_lv64_0;
    m_axi_gmem1_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_ARID <= ap_const_lv1_0;
    m_axi_gmem1_ARLEN <= ap_const_lv32_0;
    m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_ARUSER <= ap_const_lv1_0;
    m_axi_gmem1_ARVALID <= ap_const_logic_0;
    m_axi_gmem1_AWADDR <= sext_ln81_fu_278_p1;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_64;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;

    m_axi_gmem1_AWVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, m_axi_gmem1_AWREADY)
    begin
        if ((not(((m_axi_gmem1_AWREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem1_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem1_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem1_BREADY_assign_proc : process(m_axi_gmem1_BVALID, ap_CS_fsm_state72)
    begin
        if (((m_axi_gmem1_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            m_axi_gmem1_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem1_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_RREADY <= ap_const_logic_0;
    m_axi_gmem1_WDATA <= conv1_reg_559;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_F;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;

    m_axi_gmem1_WVALID_assign_proc : process(ap_enable_reg_pp0_iter65, icmp_ln81_reg_400_pp0_iter64_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln81_reg_400_pp0_iter64_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter65 = ap_const_logic_1))) then 
            m_axi_gmem1_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem1_WVALID <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln81_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_268_p4),64));

    trunc_ln_fu_268_p4 <= Layer4_Neurons_CPU(63 downto 2);
    zext_ln88_1_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln88_1_fu_318_p2),64));
    zext_ln88_2_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln88_2_fu_339_p2),64));
    zext_ln88_3_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln88_3_reg_454_pp0_iter5_reg),64));
    zext_ln88_4_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln88_4_reg_459_pp0_iter8_reg),64));
    zext_ln88_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln88_fu_307_p2),64));
end behav;
