cocci_test_suite() {
	u16 cocci_id/* drivers/gpu/drm/radeon/cik.c 9505 */;
	enum pci_bus_speed cocci_id/* drivers/gpu/drm/radeon/cik.c 9502 */;
	struct pci_dev *cocci_id/* drivers/gpu/drm/radeon/cik.c 9501 */;
	struct atom_clock_dividers cocci_id/* drivers/gpu/drm/radeon/cik.c 9428 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/radeon/cik.c 9384 */;
	struct dce8_wm_params cocci_id/* drivers/gpu/drm/radeon/cik.c 9251 */;
	fixed20_12 cocci_id/* drivers/gpu/drm/radeon/cik.c 9083 */;
	struct dce8_wm_params *cocci_id/* drivers/gpu/drm/radeon/cik.c 9058 */;
	struct dce8_wm_params {
		u32 dram_channels;
		u32 yclk;
		u32 sclk;
		u32 disp_clk;
		u32 src_width;
		u32 active_time;
		u32 blank_time;
		bool interlaced;
		fixed20_12 vsc;
		u32 num_heads;
		u32 bytes_per_pixel;
		u32 lb_size;
		u32 vtaps;
	} cocci_id/* drivers/gpu/drm/radeon/cik.c 8915 */;
	struct radeon_crtc *cocci_id/* drivers/gpu/drm/radeon/cik.c 8818 */;
	struct radeon_connector *cocci_id/* drivers/gpu/drm/radeon/cik.c 8752 */;
	enum radeon_connector_dither cocci_id/* drivers/gpu/drm/radeon/cik.c 8749 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/radeon/cik.c 8746 */;
	struct radeon_encoder *cocci_id/* drivers/gpu/drm/radeon/cik.c 8744 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/radeon/cik.c 8742 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/radeon/cik.c 8740 */;
	u8 cocci_id/* drivers/gpu/drm/radeon/cik.c 7556 */;
	const struct cs_extent_def *cocci_id/* drivers/gpu/drm/radeon/cik.c 6714 */;
	const struct cs_section_def *cocci_id/* drivers/gpu/drm/radeon/cik.c 6713 */;
	volatile u32 *cocci_id/* drivers/gpu/drm/radeon/cik.c 6710 */;
	const struct rlc_firmware_header_v1_0 *cocci_id/* drivers/gpu/drm/radeon/cik.c 5951 */;
	char cocci_id/* drivers/gpu/drm/radeon/cik.c 5666 */[5];
	struct radeon_ib *cocci_id/* drivers/gpu/drm/radeon/cik.c 5601 */;
	unsigned long long cocci_id/* drivers/gpu/drm/radeon/cik.c 5534 */;
	bool cocci_id/* drivers/gpu/drm/radeon/cik.c 5219 */;
	struct kv_reset_save_regs cocci_id/* drivers/gpu/drm/radeon/cik.c 5149 */;
	struct evergreen_mc_save cocci_id/* drivers/gpu/drm/radeon/cik.c 5148 */;
	struct kv_reset_save_regs *cocci_id/* drivers/gpu/drm/radeon/cik.c 5074 */;
	struct kv_reset_save_regs {
		u32 gmcon_reng_execute;
		u32 gmcon_misc;
		u32 gmcon_misc3;
	} cocci_id/* drivers/gpu/drm/radeon/cik.c 5055 */;
	void **cocci_id/* drivers/gpu/drm/radeon/cik.c 4597 */;
	struct bonaire_mqd cocci_id/* drivers/gpu/drm/radeon/cik.c 4575 */;
	struct bonaire_mqd *cocci_id/* drivers/gpu/drm/radeon/cik.c 4528 */;
	u64 cocci_id/* drivers/gpu/drm/radeon/cik.c 4523 */;
	struct bonaire_mqd {
		u32 header;
		u32 dispatch_initiator;
		u32 dimensions[3];
		u32 start_idx[3];
		u32 num_threads[3];
		u32 pipeline_stat_enable;
		u32 perf_counter_enable;
		u32 pgm[2];
		u32 tba[2];
		u32 tma[2];
		u32 pgm_rsrc[2];
		u32 vmid;
		u32 resource_limits;
		u32 static_thread_mgmt01[2];
		u32 tmp_ring_size;
		u32 static_thread_mgmt23[2];
		u32 restart[3];
		u32 thread_trace_enable;
		u32 reserved1;
		u32 user_data[16];
		u32 vgtcs_invoke_count[2];
		struct hqd_registers queue_state;
		u32 dequeue_cntr;
		u32 interrupt_queue[64];
	} cocci_id/* drivers/gpu/drm/radeon/cik.c 4481 */;
	struct hqd_registers {
		u32 cp_mqd_base_addr;
		u32 cp_mqd_base_addr_hi;
		u32 cp_hqd_active;
		u32 cp_hqd_vmid;
		u32 cp_hqd_persistent_state;
		u32 cp_hqd_pipe_priority;
		u32 cp_hqd_queue_priority;
		u32 cp_hqd_quantum;
		u32 cp_hqd_pq_base;
		u32 cp_hqd_pq_base_hi;
		u32 cp_hqd_pq_rptr;
		u32 cp_hqd_pq_rptr_report_addr;
		u32 cp_hqd_pq_rptr_report_addr_hi;
		u32 cp_hqd_pq_wptr_poll_addr;
		u32 cp_hqd_pq_wptr_poll_addr_hi;
		u32 cp_hqd_pq_doorbell_control;
		u32 cp_hqd_pq_wptr;
		u32 cp_hqd_pq_control;
		u32 cp_hqd_ib_base_addr;
		u32 cp_hqd_ib_base_addr_hi;
		u32 cp_hqd_ib_rptr;
		u32 cp_hqd_ib_control;
		u32 cp_hqd_iq_timer;
		u32 cp_hqd_iq_rptr;
		u32 cp_hqd_dequeue_request;
		u32 cp_hqd_dma_offload;
		u32 cp_hqd_sema_cmd;
		u32 cp_hqd_msg_type;
		u32 cp_hqd_atomic0_preop_lo;
		u32 cp_hqd_atomic0_preop_hi;
		u32 cp_hqd_atomic1_preop_lo;
		u32 cp_hqd_atomic1_preop_hi;
		u32 cp_hqd_hq_scheduler0;
		u32 cp_hqd_hq_scheduler1;
		u32 cp_mqd_control;
	} cocci_id/* drivers/gpu/drm/radeon/cik.c 4442 */;
	const struct gfx_firmware_header_v1_0 *cocci_id/* drivers/gpu/drm/radeon/cik.c 4266 */;
	void cocci_id/* drivers/gpu/drm/radeon/cik.c 4186 */;
	struct radeon_ring *cocci_id/* drivers/gpu/drm/radeon/cik.c 4150 */;
	uint32_t cocci_id/* drivers/gpu/drm/radeon/cik.c 3782 */;
	struct radeon_ib cocci_id/* drivers/gpu/drm/radeon/cik.c 3781 */;
	struct radeon_sync cocci_id/* drivers/gpu/drm/radeon/cik.c 3661 */;
	struct dma_resv *cocci_id/* drivers/gpu/drm/radeon/cik.c 3658 */;
	unsigned cocci_id/* drivers/gpu/drm/radeon/cik.c 3657 */;
	uint64_t cocci_id/* drivers/gpu/drm/radeon/cik.c 3656 */;
	struct radeon_fence *cocci_id/* drivers/gpu/drm/radeon/cik.c 3655 */;
	struct radeon_semaphore *cocci_id/* drivers/gpu/drm/radeon/cik.c 3623 */;
	u32 cocci_id/* drivers/gpu/drm/radeon/cik.c 213 */;
	struct radeon_device *cocci_id/* drivers/gpu/drm/radeon/cik.c 211 */;
	int cocci_id/* drivers/gpu/drm/radeon/cik.c 211 */;
	char cocci_id/* drivers/gpu/drm/radeon/cik.c 1982 */[30];
	size_t cocci_id/* drivers/gpu/drm/radeon/cik.c 1979 */;
	const char *cocci_id/* drivers/gpu/drm/radeon/cik.c 1977 */;
	unsigned long cocci_id/* drivers/gpu/drm/radeon/cik.c 190 */;
	const struct mc_firmware_header_v1_0 *cocci_id/* drivers/gpu/drm/radeon/cik.c 1882 */;
	u32 *cocci_id/* drivers/gpu/drm/radeon/cik.c 1874 */;
	const __le32 *cocci_id/* drivers/gpu/drm/radeon/cik.c 1872 */;
	const __be32 *cocci_id/* drivers/gpu/drm/radeon/cik.c 1871 */;
	const u32 cocci_id/* drivers/gpu/drm/radeon/cik.c 1810 */[HAWAII_IO_MC_REGS_SIZE][2];
	const u32 cocci_id/* drivers/gpu/drm/radeon/cik.c 1768 */[BONAIRE_IO_MC_REGS_SIZE][2];
	const u32 cocci_id/* drivers/gpu/drm/radeon/cik.c 1634 */;
	void cocci_id/* drivers/gpu/drm/radeon/cik.c 149 */(struct radeon_device *rdev,
							    bool enable);
	void cocci_id/* drivers/gpu/drm/radeon/cik.c 148 */(struct radeon_device *rdev);
	int cocci_id/* drivers/gpu/drm/radeon/cik.c 138 */(struct radeon_device *rdev);
	u32 cocci_id/* drivers/gpu/drm/radeon/cik.c 137 */(struct radeon_device *rdev,
							   u32 se, u32 sh);
	void cocci_id/* drivers/gpu/drm/radeon/cik.c 134 */(struct radeon_device *rdev,
							    struct radeon_mc *mc);
	bool cocci_id/* drivers/gpu/drm/radeon/cik.c 131 */(struct radeon_device *rdev);
	void cocci_id/* drivers/gpu/drm/radeon/cik.c 130 */(struct radeon_device *rdev,
							    struct evergreen_mc_save *save);
	const u32 cocci_id/* drivers/gpu/drm/radeon/cik.c 1048 */[];
}
