

================================================================
== Synthesis Summary Report of 'pointwise_conv'
================================================================
+ General Information: 
    * Date:           Tue Feb 10 14:53:04 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        point
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |                    Modules                   | Issue|      |       Latency       | Iteration|         | Trip |          |         |        |           |           |     |
    |                    & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ pointwise_conv                              |     -|  0.00|   569415|  5.694e+06|         -|   569416|     -|        no|  2 (~0%)|  8 (3%)|  3808 (3%)|  4848 (9%)|    -|
    | o VITIS_LOOP_24_1                            |     -|  7.30|   569408|  5.694e+06|     17794|        -|    32|        no|        -|       -|          -|          -|    -|
    |  o VITIS_LOOP_25_2                           |     -|  7.30|    17792|  1.779e+05|       556|        -|    32|        no|        -|       -|          -|          -|    -|
    |   + pointwise_conv_Pipeline_VITIS_LOOP_26_3  |     -|  0.00|      529|  5.290e+03|         -|      528|     -|    rewind|        -|  8 (3%)|  1272 (1%)|  1909 (3%)|    -|
    |    o VITIS_LOOP_26_3                         |    II|  7.30|      527|  5.270e+03|        32|       16|    32|       yes|        -|       -|          -|          -|    -|
    +----------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | weights_1  | 0x1c   | 32    | W      | Data signal of weights           |                                                                      |
| s_axi_control | weights_2  | 0x20   | 32    | W      | Data signal of weights           |                                                                      |
| s_axi_control | output_r_1 | 0x28   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x2c   | 32    | W      | Data signal of output_r          |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| input    | inout     | ap_int<8>* |
| weights  | inout     | ap_int<8>* |
| output   | inout     | ap_int<8>* |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+--------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                              |
+----------+---------------+-----------+----------+--------------------------------------+
| input    | m_axi_gmem    | interface |          | channel=0                            |
| input    | s_axi_control | register  | offset   | name=input_r_1 offset=0x10 range=32  |
| input    | s_axi_control | register  | offset   | name=input_r_2 offset=0x14 range=32  |
| weights  | m_axi_gmem    | interface |          | channel=0                            |
| weights  | s_axi_control | register  | offset   | name=weights_1 offset=0x1c range=32  |
| weights  | s_axi_control | register  | offset   | name=weights_2 offset=0x20 range=32  |
| output   | m_axi_gmem    | interface |          | channel=0                            |
| output   | s_axi_control | register  | offset   | name=output_r_1 offset=0x28 range=32 |
| output   | s_axi_control | register  | offset   | name=output_r_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location       |
+--------------+-----------+--------+-------+-----------------+---------------------+
| m_axi_gmem   | write     | 32768  | 8     | VITIS_LOOP_24_1 | pointwise.cpp:24:19 |
+--------------+-----------+--------+-------+-----------------+---------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location     | Direction | Burst Status | Length | Loop            | Loop Location       | Resolution | Problem                                                                                              |
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmem   |          | pointwise.cpp:24:19 | read      | Fail         |        |                 |                     | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.               |
| m_axi_gmem   | input    | pointwise.cpp:24:19 | read      | Widen Fail   |        | VITIS_LOOP_25_2 | pointwise.cpp:25:26 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | input    | pointwise.cpp:24:19 | read      | Inferred     | 16384  | VITIS_LOOP_24_1 | pointwise.cpp:24:19 |            |                                                                                                      |
| m_axi_gmem   | weights  | pointwise.cpp:34:42 | read      | Widen Fail   |        | VITIS_LOOP_26_3 | pointwise.cpp:26:30 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | weights  | pointwise.cpp:34:42 | read      | Fail         |        | VITIS_LOOP_25_2 | pointwise.cpp:25:26 | 214-229    | Could not analyze pattern                                                                            |
| m_axi_gmem   | weights  | pointwise.cpp:34:42 | read      | Inferred     | 512    | VITIS_LOOP_26_3 | pointwise.cpp:26:30 |            |                                                                                                      |
| m_axi_gmem   | output   | pointwise.cpp:38:33 | write     | Widen Fail   |        | VITIS_LOOP_26_3 | pointwise.cpp:26:30 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output   | pointwise.cpp:38:33 | write     | Inferred     | 32768  | VITIS_LOOP_24_1 | pointwise.cpp:24:19 |            |                                                                                                      |
+--------------+----------+---------------------+-----------+--------------+--------+-----------------+---------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+-------------+-------+-----------+---------+
| Name                                       | DSP | Pragma | Variable    | Op    | Impl      | Latency |
+--------------------------------------------+-----+--------+-------------+-------+-----------+---------+
| + pointwise_conv                           | 8   |        |             |       |           |         |
|   icmp_ln24_fu_213_p2                      |     |        | icmp_ln24   | seteq | auto      | 0       |
|   add_ln24_fu_219_p2                       |     |        | add_ln24    | add   | fabric    | 0       |
|   icmp_ln25_fu_421_p2                      |     |        | icmp_ln25   | seteq | auto      | 0       |
|   add_ln25_fu_427_p2                       |     |        | add_ln25    | add   | fabric    | 0       |
|   tmp_fu_449_p2                            |     |        | tmp         | add   | fabric    | 0       |
|   empty_20_fu_454_p2                       |     |        | empty_20    | add   | fabric    | 0       |
|   empty_21_fu_465_p2                       |     |        | empty_21    | add   | fabric    | 0       |
|   empty_22_fu_476_p2                       |     |        | empty_22    | add   | fabric    | 0       |
|   empty_23_fu_487_p2                       |     |        | empty_23    | add   | fabric    | 0       |
|   empty_24_fu_498_p2                       |     |        | empty_24    | add   | fabric    | 0       |
|   empty_25_fu_509_p2                       |     |        | empty_25    | add   | fabric    | 0       |
|   empty_26_fu_520_p2                       |     |        | empty_26    | add   | fabric    | 0       |
|   empty_27_fu_531_p2                       |     |        | empty_27    | add   | fabric    | 0       |
|   empty_28_fu_542_p2                       |     |        | empty_28    | add   | fabric    | 0       |
|   empty_29_fu_553_p2                       |     |        | empty_29    | add   | fabric    | 0       |
|   empty_30_fu_564_p2                       |     |        | empty_30    | add   | fabric    | 0       |
|   empty_31_fu_575_p2                       |     |        | empty_31    | add   | fabric    | 0       |
|   empty_32_fu_586_p2                       |     |        | empty_32    | add   | fabric    | 0       |
|   empty_33_fu_597_p2                       |     |        | empty_33    | add   | fabric    | 0       |
|   empty_34_fu_608_p2                       |     |        | empty_34    | add   | fabric    | 0       |
|   empty_35_fu_619_p2                       |     |        | empty_35    | add   | fabric    | 0       |
|  + pointwise_conv_Pipeline_VITIS_LOOP_26_3 | 8   |        |             |       |           |         |
|    icmp_ln26_fu_270_p2                     |     |        | icmp_ln26   | seteq | auto      | 0       |
|    add_ln26_fu_276_p2                      |     |        | add_ln26    | add   | fabric    | 0       |
|    add_ln34_fu_304_p2                      |     |        | add_ln34    | add   | fabric    | 0       |
|    add_ln34_1_fu_332_p2                    |     |        | add_ln34_1  | add   | fabric    | 0       |
|    add_ln34_2_fu_354_p2                    |     |        | add_ln34_2  | add   | fabric    | 0       |
|    add_ln34_3_fu_376_p2                    |     |        | add_ln34_3  | add   | fabric    | 0       |
|    add_ln34_4_fu_398_p2                    |     |        | add_ln34_4  | add   | fabric    | 0       |
|    add_ln34_5_fu_420_p2                    |     |        | add_ln34_5  | add   | fabric    | 0       |
|    add_ln34_6_fu_442_p2                    |     |        | add_ln34_6  | add   | fabric    | 0       |
|    add_ln34_7_fu_464_p2                    |     |        | add_ln34_7  | add   | fabric    | 0       |
|    add_ln34_8_fu_486_p2                    |     |        | add_ln34_8  | add   | fabric    | 0       |
|    add_ln34_9_fu_508_p2                    |     |        | add_ln34_9  | add   | fabric    | 0       |
|    add_ln34_10_fu_530_p2                   |     |        | add_ln34_10 | add   | fabric    | 0       |
|    add_ln34_11_fu_596_p2                   |     |        | add_ln34_11 | add   | fabric    | 0       |
|    add_ln34_12_fu_607_p2                   |     |        | add_ln34_12 | add   | fabric    | 0       |
|    add_ln34_13_fu_618_p2                   |     |        | add_ln34_13 | add   | fabric    | 0       |
|    add_ln34_14_fu_629_p2                   |     |        | add_ln34_14 | add   | fabric    | 0       |
|    add_ln34_15_fu_640_p2                   |     |        | add_ln34_15 | add   | fabric    | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U16          | 1   |        | mul_ln34    | mul   | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U8                      |     |        | mul_ln34_1  | mul   | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U15          | 1   |        | mul_ln34_2  | mul   | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U7                      |     |        | mul_ln34_3  | mul   | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U14          | 1   |        | mul_ln34_4  | mul   | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U6                      |     |        | mul_ln34_5  | mul   | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U13          | 1   |        | mul_ln34_6  | mul   | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U5                      |     |        | mul_ln34_7  | mul   | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U12          | 1   |        | mul_ln34_8  | mul   | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U4                      |     |        | mul_ln34_9  | mul   | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U11          | 1   |        | mul_ln34_10 | mul   | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U3                      |     |        | mul_ln34_11 | mul   | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U10          | 1   |        | mul_ln34_12 | mul   | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U2                      |     |        | mul_ln34_13 | mul   | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U9           | 1   |        | mul_ln34_14 | mul   | dsp_slice | 3       |
|    mul_8s_8s_8_1_1_U1                      |     |        | mul_ln34_15 | mul   | auto      | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U9           | 1   |        | add_ln34_16 | add   | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U10          | 1   |        | add_ln34_17 | add   | dsp_slice | 3       |
|    add_ln34_18_fu_671_p2                   |     |        | add_ln34_18 | add   | fabric    | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U11          | 1   |        | add_ln34_19 | add   | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U12          | 1   |        | add_ln34_20 | add   | dsp_slice | 3       |
|    add_ln34_21_fu_685_p2                   |     |        | add_ln34_21 | add   | fabric    | 0       |
|    mac_muladd_8s_8s_8ns_8_4_1_U13          | 1   |        | add_ln34_23 | add   | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U14          | 1   |        | add_ln34_24 | add   | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U15          | 1   |        | add_ln34_26 | add   | dsp_slice | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U16          | 1   |        | add_ln34_27 | add   | dsp_slice | 3       |
|    add_ln34_28_fu_699_p2                   |     |        | add_ln34_28 | add   | fabric    | 0       |
+--------------------------------------------+-----+--------+-------------+-------+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + pointwise_conv  |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 2    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+--------------+---------+-------------------------------------------------------------------------------+------------------------------+
| Type         | Options | Location                                                                      | Inferred From                |
+--------------+---------+-------------------------------------------------------------------------------+------------------------------+
| LOOP_FLATTEN | 0       | loop VITIS_LOOP_25_2 (pointwise.cpp:25:26) in pointwise_conv pointwise.cpp:25 | performance pointwise.cpp:25 |
+--------------+---------+-------------------------------------------------------------------------------+------------------------------+

* Valid Pragma Syntax
+-----------+---------------------------------------------+---------------------------------------------+
| Type      | Options                                     | Location                                    |
+-----------+---------------------------------------------+---------------------------------------------+
| INTERFACE | m_axi port=input offset=slave bundle=gmem   | pointwise.cpp:15 in pointwise_conv, input   |
| INTERFACE | m_axi port=weights offset=slave bundle=gmem | pointwise.cpp:16 in pointwise_conv, weights |
| INTERFACE | m_axi port=output offset=slave bundle=gmem  | pointwise.cpp:17 in pointwise_conv, output  |
| INTERFACE | s_axilite port=input                        | pointwise.cpp:19 in pointwise_conv, input   |
| INTERFACE | s_axilite port=weights                      | pointwise.cpp:20 in pointwise_conv, weights |
| INTERFACE | s_axilite port=output                       | pointwise.cpp:21 in pointwise_conv, output  |
| INTERFACE | s_axilite port=return                       | pointwise.cpp:22 in pointwise_conv, return  |
| PIPELINE  | ii=1                                        | pointwise.cpp:27 in pointwise_conv          |
| UNROLL    | factor=4                                    | pointwise.cpp:31 in pointwise_conv          |
+-----------+---------------------------------------------+---------------------------------------------+


