INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/branch_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/branch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/forward_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/jump_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/mux_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/mux_alu_input1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu_input1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/mux_alu_input2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_alu_input2
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/mux_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/pc_add_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add_4
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/reg_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/reg_write_data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_write_data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/labs111/lab06/lab06.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
