{"files":[{"patch":"@@ -3188,1 +3188,2 @@\n-      assert_different_registers(obj, addr.base(), tmp, rscratch1, dst);\n+      assert_different_registers(obj, addr.base(), tmp, rscratch1);\n+      assert_different_registers(dst, addr.base(), tmp, rscratch1);\n","filename":"src\/hotspot\/cpu\/aarch64\/c1_LIRAssembler_aarch64.cpp","additions":2,"deletions":1,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -3022,2 +3022,7 @@\n-      const Register Robj = data->as_register();\n-      assert_different_registers(Rptr, Rold, Robj);\n+      Register Robj = data->as_register();\n+      assert_different_registers(Rptr, Rold, Rtmp);\n+      assert_different_registers(Rptr, Robj, Rtmp);\n+      if (Robj == Rold) { \/\/ May happen with ZGC.\n+        __ mr(Rtmp, Robj);\n+        Robj = Rtmp;\n+      }\n","filename":"src\/hotspot\/cpu\/ppc\/c1_LIRAssembler_ppc.cpp","additions":7,"deletions":2,"binary":false,"changes":9,"status":"modified"},{"patch":"@@ -1970,1 +1970,2 @@\n-        assert_different_registers(obj, addr.base(), tmp, dst);\n+        assert_different_registers(obj, addr.base(), tmp);\n+        assert_different_registers(dst, addr.base(), tmp);\n","filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp","additions":2,"deletions":1,"binary":false,"changes":3,"status":"modified"}]}