$date
  Wed Nov 18 15:02:13 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module risingedge_dflipflop_tb $end
$var reg 1 ! input $end
$var reg 1 " output $end
$var reg 1 # clock $end
$scope module uut $end
$var reg 1 $ q $end
$var reg 1 % clk $end
$var reg 1 & d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
U"
0#
U$
0%
0&
#5000000
0"
1#
0$
1%
#10000000
0#
0%
#15000000
1#
1%
#20000000
1!
0#
0%
1&
#25000000
1"
1#
1$
1%
#30000000
0#
0%
#35000000
1#
1%
#40000000
0!
0#
0%
0&
#45000000
0"
1#
0$
1%
#50000000
0#
0%
#55000000
1#
1%
#60000000
0#
0%
#65000000
1#
1%
#70000000
0#
0%
#75000000
1#
1%
#80000000
0#
0%
#85000000
1#
1%
#90000000
0#
0%
#95000000
1#
1%
#100000000
0#
0%
