<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Haridarshan R | Portfolio</title>
  <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;500;700&display=swap" rel="stylesheet">
  <style>
    body {
      margin: 0;
      font-family: 'Poppins', sans-serif;
      background: #f4f7f8;
      color: #333;
    }
    header {
      background: linear-gradient(135deg, #1a1a40, #2d2d6f);
      color: white;
      padding: 60px 20px;
      text-align: center;
    }
    header h1 {
      margin: 0;
      font-size: 3em;
    }
    header p {
      font-size: 1.2em;
      margin-top: 10px;
    }
    section {
      padding: 40px 20px;
      max-width: 900px;
      margin: auto;
    }
    h2 {
      border-bottom: 2px solid #eee;
      padding-bottom: 10px;
      margin-bottom: 20px;
      color: #1a1a40;
    }
    .timeline {
      border-left: 4px solid #1a1a40;
      padding-left: 20px;
    }
    .timeline div {
      margin-bottom: 20px;
    }
    .project, .experience {
      background: white;
      border-radius: 8px;
      padding: 20px;
      box-shadow: 0 2px 8px rgba(0, 0, 0, 0.05);
      margin-bottom: 20px;
    }
    footer {
      background: #1a1a40;
      color: white;
      text-align: center;
      padding: 20px;
    }
    .skills, .courses {
      display: flex;
      flex-wrap: wrap;
      gap: 10px;
    }
    .skills div, .courses div {
      background: #e3e3f5;
      padding: 10px 15px;
      border-radius: 6px;
    }
  </style>
</head>

<body>
  <header>
    <h1>Haridarshan R</h1>
    <p>Electrical Engineering Undergraduate @ IIT Dharwad</p>
    <p>Email: 220020025@iitdh.ac.in | Phone: +91 9789640535 | <a href="https://www.linkedin.com/in/haridarshan-r-261160266" style="color: #aad8ff;">LinkedIn</a></p>
  </header>

  <section>
    <h2>About Me</h2>
    <p>I am currently pursuing my B.Tech in Electrical Engineering at IIT Dharwad, with a strong focus on digital design, communication systems, and VLSI. I enjoy building robust and scalable systems, particularly in early-stage design and predictive analysis.</p>
  </section>

  <section>
    <h2>Education</h2>
    <div class="timeline">
      <div><strong>IIT Dharwad</strong> â€“ B.Tech, Electrical Engineering (2022â€“Present) â€“ CPI: 9.25</div>
      <div><strong>Suguna PIP</strong> â€“ 12th Grade (2020â€“2022) â€“ 94%</div>
      <div><strong>Maharishi Vidya Mandir</strong> â€“ 10th Grade (2016â€“2020) â€“ 94.25%</div>
    </div>
  </section>

  <section>
    <h2>Internship</h2>
    <div class="experience">
      <strong>Texas Instruments (Mayâ€“July 2025)</strong><br>
      <em>IR Drop Prediction at Early Design Cycle</em>
      <p>Worked on modeling and predicting IR drop issues in chip design using simulations and scripting. Helped improve design-time decisions by predicting power integrity issues early in the design cycle.</p>
    </div>
  </section>

  <section>
    <h2>Projects</h2>
    <div class="project">
      <strong>PAM-4 Communication Protocol (Aug 2024 â€“ Present)</strong>
      <p>Developed a high-speed communication interface using PAM-4 for enhanced bandwidth. Designed packet structure, implemented routing, and added CRC error correction.</p>
    </div>
    <div class="project">
      <strong>Text Transmission System (Apr â€“ Jul 2024)</strong>
      <p>Built a digital communication model using Huffman/Fano compression, block codes, and sinc-pulse modulation. Full pipeline: Source Encoding â†’ Modulation â†’ Transmission â†’ Decoding.</p>
    </div>
  </section>

  <section>
    <h2>Technical Skills</h2>
    <div class="skills">
      <div>C</div>
      <div>Python</div>
      <div>Verilog</div>
      <div>8085 Assembly</div>
      <div>MATLAB</div>
      <div>Proteus</div>
      <div>LTspice</div>
      <div>ngspice</div>
      <div>VS Code</div>
    </div>
  </section>

  <section>
    <h2>Key Courses</h2>
    <div class="courses">
      <div>Electronic Devices</div>
      <div>Analog Circuits</div>
      <div>Network Theory</div>
      <div>Digital Systems</div>
      <div>VLSI Design</div>
      <div>Microprocessors</div>
      <div>Digital Signal Processing</div>
      <div>Signals and Systems</div>
      <div>Communication Systems</div>
    </div>
  </section>

  <section>
    <h2>Achievements</h2>
    <ul>
      <li>JEE Advanced Category Rank: 3686</li>
      <li>Held leadership positions: School Pupil Leader, House Captain</li>
    </ul>
  </section>

  <footer>
    &copy; 2025 Haridarshan R | Designed with ðŸ’» and ðŸš€
  </footer>
</body>

</html>
