# UART_Verilog
A simple UART module for use in an FPGA designed on Verilog using VIVADO. Operates on 8-bit serial data, with 1 start bit, 1 stop bit and 0 parity bits.
