// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dut_dut,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.430900,HLS_SYN_LAT=818208623,HLS_SYN_TPT=none,HLS_SYN_MEM=35,HLS_SYN_DSP=0,HLS_SYN_FF=6576,HLS_SYN_LUT=9393,HLS_VERSION=2022_1}" *)

module dut (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        m_axi_gmem6_AWVALID,
        m_axi_gmem6_AWREADY,
        m_axi_gmem6_AWADDR,
        m_axi_gmem6_AWID,
        m_axi_gmem6_AWLEN,
        m_axi_gmem6_AWSIZE,
        m_axi_gmem6_AWBURST,
        m_axi_gmem6_AWLOCK,
        m_axi_gmem6_AWCACHE,
        m_axi_gmem6_AWPROT,
        m_axi_gmem6_AWQOS,
        m_axi_gmem6_AWREGION,
        m_axi_gmem6_AWUSER,
        m_axi_gmem6_WVALID,
        m_axi_gmem6_WREADY,
        m_axi_gmem6_WDATA,
        m_axi_gmem6_WSTRB,
        m_axi_gmem6_WLAST,
        m_axi_gmem6_WID,
        m_axi_gmem6_WUSER,
        m_axi_gmem6_ARVALID,
        m_axi_gmem6_ARREADY,
        m_axi_gmem6_ARADDR,
        m_axi_gmem6_ARID,
        m_axi_gmem6_ARLEN,
        m_axi_gmem6_ARSIZE,
        m_axi_gmem6_ARBURST,
        m_axi_gmem6_ARLOCK,
        m_axi_gmem6_ARCACHE,
        m_axi_gmem6_ARPROT,
        m_axi_gmem6_ARQOS,
        m_axi_gmem6_ARREGION,
        m_axi_gmem6_ARUSER,
        m_axi_gmem6_RVALID,
        m_axi_gmem6_RREADY,
        m_axi_gmem6_RDATA,
        m_axi_gmem6_RLAST,
        m_axi_gmem6_RID,
        m_axi_gmem6_RUSER,
        m_axi_gmem6_RRESP,
        m_axi_gmem6_BVALID,
        m_axi_gmem6_BREADY,
        m_axi_gmem6_BRESP,
        m_axi_gmem6_BID,
        m_axi_gmem6_BUSER,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER,
        m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY,
        m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY,
        m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST,
        m_axi_gmem8_WID,
        m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST,
        m_axi_gmem8_RID,
        m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID,
        m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP,
        m_axi_gmem8_BID,
        m_axi_gmem8_BUSER,
        m_axi_gmem9_AWVALID,
        m_axi_gmem9_AWREADY,
        m_axi_gmem9_AWADDR,
        m_axi_gmem9_AWID,
        m_axi_gmem9_AWLEN,
        m_axi_gmem9_AWSIZE,
        m_axi_gmem9_AWBURST,
        m_axi_gmem9_AWLOCK,
        m_axi_gmem9_AWCACHE,
        m_axi_gmem9_AWPROT,
        m_axi_gmem9_AWQOS,
        m_axi_gmem9_AWREGION,
        m_axi_gmem9_AWUSER,
        m_axi_gmem9_WVALID,
        m_axi_gmem9_WREADY,
        m_axi_gmem9_WDATA,
        m_axi_gmem9_WSTRB,
        m_axi_gmem9_WLAST,
        m_axi_gmem9_WID,
        m_axi_gmem9_WUSER,
        m_axi_gmem9_ARVALID,
        m_axi_gmem9_ARREADY,
        m_axi_gmem9_ARADDR,
        m_axi_gmem9_ARID,
        m_axi_gmem9_ARLEN,
        m_axi_gmem9_ARSIZE,
        m_axi_gmem9_ARBURST,
        m_axi_gmem9_ARLOCK,
        m_axi_gmem9_ARCACHE,
        m_axi_gmem9_ARPROT,
        m_axi_gmem9_ARQOS,
        m_axi_gmem9_ARREGION,
        m_axi_gmem9_ARUSER,
        m_axi_gmem9_RVALID,
        m_axi_gmem9_RREADY,
        m_axi_gmem9_RDATA,
        m_axi_gmem9_RLAST,
        m_axi_gmem9_RID,
        m_axi_gmem9_RUSER,
        m_axi_gmem9_RRESP,
        m_axi_gmem9_BVALID,
        m_axi_gmem9_BREADY,
        m_axi_gmem9_BRESP,
        m_axi_gmem9_BID,
        m_axi_gmem9_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 88'd1;
parameter    ap_ST_fsm_state2 = 88'd2;
parameter    ap_ST_fsm_state3 = 88'd4;
parameter    ap_ST_fsm_state4 = 88'd8;
parameter    ap_ST_fsm_state5 = 88'd16;
parameter    ap_ST_fsm_state6 = 88'd32;
parameter    ap_ST_fsm_state7 = 88'd64;
parameter    ap_ST_fsm_state8 = 88'd128;
parameter    ap_ST_fsm_state9 = 88'd256;
parameter    ap_ST_fsm_state10 = 88'd512;
parameter    ap_ST_fsm_state11 = 88'd1024;
parameter    ap_ST_fsm_state12 = 88'd2048;
parameter    ap_ST_fsm_state13 = 88'd4096;
parameter    ap_ST_fsm_state14 = 88'd8192;
parameter    ap_ST_fsm_state15 = 88'd16384;
parameter    ap_ST_fsm_state16 = 88'd32768;
parameter    ap_ST_fsm_state17 = 88'd65536;
parameter    ap_ST_fsm_state18 = 88'd131072;
parameter    ap_ST_fsm_state19 = 88'd262144;
parameter    ap_ST_fsm_state20 = 88'd524288;
parameter    ap_ST_fsm_state21 = 88'd1048576;
parameter    ap_ST_fsm_state22 = 88'd2097152;
parameter    ap_ST_fsm_state23 = 88'd4194304;
parameter    ap_ST_fsm_state24 = 88'd8388608;
parameter    ap_ST_fsm_state25 = 88'd16777216;
parameter    ap_ST_fsm_state26 = 88'd33554432;
parameter    ap_ST_fsm_state27 = 88'd67108864;
parameter    ap_ST_fsm_state28 = 88'd134217728;
parameter    ap_ST_fsm_state29 = 88'd268435456;
parameter    ap_ST_fsm_state30 = 88'd536870912;
parameter    ap_ST_fsm_state31 = 88'd1073741824;
parameter    ap_ST_fsm_state32 = 88'd2147483648;
parameter    ap_ST_fsm_state33 = 88'd4294967296;
parameter    ap_ST_fsm_state34 = 88'd8589934592;
parameter    ap_ST_fsm_state35 = 88'd17179869184;
parameter    ap_ST_fsm_state36 = 88'd34359738368;
parameter    ap_ST_fsm_state37 = 88'd68719476736;
parameter    ap_ST_fsm_state38 = 88'd137438953472;
parameter    ap_ST_fsm_state39 = 88'd274877906944;
parameter    ap_ST_fsm_state40 = 88'd549755813888;
parameter    ap_ST_fsm_state41 = 88'd1099511627776;
parameter    ap_ST_fsm_state42 = 88'd2199023255552;
parameter    ap_ST_fsm_state43 = 88'd4398046511104;
parameter    ap_ST_fsm_state44 = 88'd8796093022208;
parameter    ap_ST_fsm_state45 = 88'd17592186044416;
parameter    ap_ST_fsm_state46 = 88'd35184372088832;
parameter    ap_ST_fsm_state47 = 88'd70368744177664;
parameter    ap_ST_fsm_state48 = 88'd140737488355328;
parameter    ap_ST_fsm_state49 = 88'd281474976710656;
parameter    ap_ST_fsm_state50 = 88'd562949953421312;
parameter    ap_ST_fsm_state51 = 88'd1125899906842624;
parameter    ap_ST_fsm_state52 = 88'd2251799813685248;
parameter    ap_ST_fsm_state53 = 88'd4503599627370496;
parameter    ap_ST_fsm_state54 = 88'd9007199254740992;
parameter    ap_ST_fsm_state55 = 88'd18014398509481984;
parameter    ap_ST_fsm_state56 = 88'd36028797018963968;
parameter    ap_ST_fsm_state57 = 88'd72057594037927936;
parameter    ap_ST_fsm_state58 = 88'd144115188075855872;
parameter    ap_ST_fsm_state59 = 88'd288230376151711744;
parameter    ap_ST_fsm_state60 = 88'd576460752303423488;
parameter    ap_ST_fsm_state61 = 88'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 88'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 88'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 88'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 88'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 88'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 88'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 88'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 88'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 88'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 88'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 88'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 88'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 88'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 88'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 88'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 88'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 88'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 88'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 88'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 88'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 88'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 88'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 88'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 88'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 88'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 88'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 88'd154742504910672534362390528;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM6_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM6_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM6_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM6_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_USER_VALUE = 0;
parameter    C_M_AXI_GMEM6_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM6_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM7_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM7_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM7_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_USER_VALUE = 0;
parameter    C_M_AXI_GMEM7_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM7_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM8_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM8_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM8_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM8_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_USER_VALUE = 0;
parameter    C_M_AXI_GMEM8_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM8_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM9_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM9_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM9_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM9_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_USER_VALUE = 0;
parameter    C_M_AXI_GMEM9_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM9_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM6_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM7_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM8_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM9_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
output   m_axi_gmem6_AWVALID;
input   m_axi_gmem6_AWREADY;
output  [C_M_AXI_GMEM6_ADDR_WIDTH - 1:0] m_axi_gmem6_AWADDR;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_AWID;
output  [7:0] m_axi_gmem6_AWLEN;
output  [2:0] m_axi_gmem6_AWSIZE;
output  [1:0] m_axi_gmem6_AWBURST;
output  [1:0] m_axi_gmem6_AWLOCK;
output  [3:0] m_axi_gmem6_AWCACHE;
output  [2:0] m_axi_gmem6_AWPROT;
output  [3:0] m_axi_gmem6_AWQOS;
output  [3:0] m_axi_gmem6_AWREGION;
output  [C_M_AXI_GMEM6_AWUSER_WIDTH - 1:0] m_axi_gmem6_AWUSER;
output   m_axi_gmem6_WVALID;
input   m_axi_gmem6_WREADY;
output  [C_M_AXI_GMEM6_DATA_WIDTH - 1:0] m_axi_gmem6_WDATA;
output  [C_M_AXI_GMEM6_WSTRB_WIDTH - 1:0] m_axi_gmem6_WSTRB;
output   m_axi_gmem6_WLAST;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_WID;
output  [C_M_AXI_GMEM6_WUSER_WIDTH - 1:0] m_axi_gmem6_WUSER;
output   m_axi_gmem6_ARVALID;
input   m_axi_gmem6_ARREADY;
output  [C_M_AXI_GMEM6_ADDR_WIDTH - 1:0] m_axi_gmem6_ARADDR;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_ARID;
output  [7:0] m_axi_gmem6_ARLEN;
output  [2:0] m_axi_gmem6_ARSIZE;
output  [1:0] m_axi_gmem6_ARBURST;
output  [1:0] m_axi_gmem6_ARLOCK;
output  [3:0] m_axi_gmem6_ARCACHE;
output  [2:0] m_axi_gmem6_ARPROT;
output  [3:0] m_axi_gmem6_ARQOS;
output  [3:0] m_axi_gmem6_ARREGION;
output  [C_M_AXI_GMEM6_ARUSER_WIDTH - 1:0] m_axi_gmem6_ARUSER;
input   m_axi_gmem6_RVALID;
output   m_axi_gmem6_RREADY;
input  [C_M_AXI_GMEM6_DATA_WIDTH - 1:0] m_axi_gmem6_RDATA;
input   m_axi_gmem6_RLAST;
input  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_RID;
input  [C_M_AXI_GMEM6_RUSER_WIDTH - 1:0] m_axi_gmem6_RUSER;
input  [1:0] m_axi_gmem6_RRESP;
input   m_axi_gmem6_BVALID;
output   m_axi_gmem6_BREADY;
input  [1:0] m_axi_gmem6_BRESP;
input  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_BID;
input  [C_M_AXI_GMEM6_BUSER_WIDTH - 1:0] m_axi_gmem6_BUSER;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_AWADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_AWID;
output  [7:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [C_M_AXI_GMEM7_AWUSER_WIDTH - 1:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_WDATA;
output  [C_M_AXI_GMEM7_WSTRB_WIDTH - 1:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_WID;
output  [C_M_AXI_GMEM7_WUSER_WIDTH - 1:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_ARADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_ARID;
output  [7:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [C_M_AXI_GMEM7_ARUSER_WIDTH - 1:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_RID;
input  [C_M_AXI_GMEM7_RUSER_WIDTH - 1:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_BID;
input  [C_M_AXI_GMEM7_BUSER_WIDTH - 1:0] m_axi_gmem7_BUSER;
output   m_axi_gmem8_AWVALID;
input   m_axi_gmem8_AWREADY;
output  [C_M_AXI_GMEM8_ADDR_WIDTH - 1:0] m_axi_gmem8_AWADDR;
output  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_AWID;
output  [7:0] m_axi_gmem8_AWLEN;
output  [2:0] m_axi_gmem8_AWSIZE;
output  [1:0] m_axi_gmem8_AWBURST;
output  [1:0] m_axi_gmem8_AWLOCK;
output  [3:0] m_axi_gmem8_AWCACHE;
output  [2:0] m_axi_gmem8_AWPROT;
output  [3:0] m_axi_gmem8_AWQOS;
output  [3:0] m_axi_gmem8_AWREGION;
output  [C_M_AXI_GMEM8_AWUSER_WIDTH - 1:0] m_axi_gmem8_AWUSER;
output   m_axi_gmem8_WVALID;
input   m_axi_gmem8_WREADY;
output  [C_M_AXI_GMEM8_DATA_WIDTH - 1:0] m_axi_gmem8_WDATA;
output  [C_M_AXI_GMEM8_WSTRB_WIDTH - 1:0] m_axi_gmem8_WSTRB;
output   m_axi_gmem8_WLAST;
output  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_WID;
output  [C_M_AXI_GMEM8_WUSER_WIDTH - 1:0] m_axi_gmem8_WUSER;
output   m_axi_gmem8_ARVALID;
input   m_axi_gmem8_ARREADY;
output  [C_M_AXI_GMEM8_ADDR_WIDTH - 1:0] m_axi_gmem8_ARADDR;
output  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_ARID;
output  [7:0] m_axi_gmem8_ARLEN;
output  [2:0] m_axi_gmem8_ARSIZE;
output  [1:0] m_axi_gmem8_ARBURST;
output  [1:0] m_axi_gmem8_ARLOCK;
output  [3:0] m_axi_gmem8_ARCACHE;
output  [2:0] m_axi_gmem8_ARPROT;
output  [3:0] m_axi_gmem8_ARQOS;
output  [3:0] m_axi_gmem8_ARREGION;
output  [C_M_AXI_GMEM8_ARUSER_WIDTH - 1:0] m_axi_gmem8_ARUSER;
input   m_axi_gmem8_RVALID;
output   m_axi_gmem8_RREADY;
input  [C_M_AXI_GMEM8_DATA_WIDTH - 1:0] m_axi_gmem8_RDATA;
input   m_axi_gmem8_RLAST;
input  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_RID;
input  [C_M_AXI_GMEM8_RUSER_WIDTH - 1:0] m_axi_gmem8_RUSER;
input  [1:0] m_axi_gmem8_RRESP;
input   m_axi_gmem8_BVALID;
output   m_axi_gmem8_BREADY;
input  [1:0] m_axi_gmem8_BRESP;
input  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_BID;
input  [C_M_AXI_GMEM8_BUSER_WIDTH - 1:0] m_axi_gmem8_BUSER;
output   m_axi_gmem9_AWVALID;
input   m_axi_gmem9_AWREADY;
output  [C_M_AXI_GMEM9_ADDR_WIDTH - 1:0] m_axi_gmem9_AWADDR;
output  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_AWID;
output  [7:0] m_axi_gmem9_AWLEN;
output  [2:0] m_axi_gmem9_AWSIZE;
output  [1:0] m_axi_gmem9_AWBURST;
output  [1:0] m_axi_gmem9_AWLOCK;
output  [3:0] m_axi_gmem9_AWCACHE;
output  [2:0] m_axi_gmem9_AWPROT;
output  [3:0] m_axi_gmem9_AWQOS;
output  [3:0] m_axi_gmem9_AWREGION;
output  [C_M_AXI_GMEM9_AWUSER_WIDTH - 1:0] m_axi_gmem9_AWUSER;
output   m_axi_gmem9_WVALID;
input   m_axi_gmem9_WREADY;
output  [C_M_AXI_GMEM9_DATA_WIDTH - 1:0] m_axi_gmem9_WDATA;
output  [C_M_AXI_GMEM9_WSTRB_WIDTH - 1:0] m_axi_gmem9_WSTRB;
output   m_axi_gmem9_WLAST;
output  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_WID;
output  [C_M_AXI_GMEM9_WUSER_WIDTH - 1:0] m_axi_gmem9_WUSER;
output   m_axi_gmem9_ARVALID;
input   m_axi_gmem9_ARREADY;
output  [C_M_AXI_GMEM9_ADDR_WIDTH - 1:0] m_axi_gmem9_ARADDR;
output  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_ARID;
output  [7:0] m_axi_gmem9_ARLEN;
output  [2:0] m_axi_gmem9_ARSIZE;
output  [1:0] m_axi_gmem9_ARBURST;
output  [1:0] m_axi_gmem9_ARLOCK;
output  [3:0] m_axi_gmem9_ARCACHE;
output  [2:0] m_axi_gmem9_ARPROT;
output  [3:0] m_axi_gmem9_ARQOS;
output  [3:0] m_axi_gmem9_ARREGION;
output  [C_M_AXI_GMEM9_ARUSER_WIDTH - 1:0] m_axi_gmem9_ARUSER;
input   m_axi_gmem9_RVALID;
output   m_axi_gmem9_RREADY;
input  [C_M_AXI_GMEM9_DATA_WIDTH - 1:0] m_axi_gmem9_RDATA;
input   m_axi_gmem9_RLAST;
input  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_RID;
input  [C_M_AXI_GMEM9_RUSER_WIDTH - 1:0] m_axi_gmem9_RUSER;
input  [1:0] m_axi_gmem9_RRESP;
input   m_axi_gmem9_BVALID;
output   m_axi_gmem9_BREADY;
input  [1:0] m_axi_gmem9_BRESP;
input  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_BID;
input  [C_M_AXI_GMEM9_BUSER_WIDTH - 1:0] m_axi_gmem9_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [87:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] numVert;
wire   [31:0] numEdge;
wire   [63:0] offset;
wire   [63:0] column;
wire   [63:0] btwn;
wire   [63:0] tmp0;
wire   [63:0] tmp1;
wire   [63:0] tmp2;
wire   [63:0] tmp3;
reg   [11:0] offset_buf_address0;
reg    offset_buf_ce0;
reg    offset_buf_we0;
wire   [15:0] offset_buf_q0;
reg    offset_buf_ce1;
wire   [15:0] offset_buf_q1;
reg   [11:0] btwn_buf_address0;
reg    btwn_buf_ce0;
reg    btwn_buf_we0;
reg   [31:0] btwn_buf_d0;
wire   [31:0] btwn_buf_q0;
reg   [15:0] column_buf_address0;
reg    column_buf_ce0;
reg    column_buf_we0;
wire   [15:0] column_buf_q0;
reg   [15:0] q_index;
reg   [11:0] dist_array_address0;
reg    dist_array_ce0;
reg    dist_array_we0;
reg   [15:0] dist_array_d0;
wire   [15:0] dist_array_q0;
reg    dist_array_ce1;
wire   [15:0] dist_array_q1;
reg   [11:0] sigma_array_address0;
reg    sigma_array_ce0;
reg    sigma_array_we0;
reg   [31:0] sigma_array_d0;
wire   [31:0] sigma_array_q0;
reg    sigma_array_ce1;
wire   [31:0] sigma_array_q1;
reg   [11:0] travel_address0;
reg    travel_ce0;
reg    travel_we0;
reg   [0:0] travel_d0;
wire   [0:0] travel_q0;
reg   [11:0] s_array_address0;
reg    s_array_ce0;
reg    s_array_we0;
reg   [15:0] s_array_d0;
wire   [15:0] s_array_q0;
reg    s_array_ce1;
wire   [15:0] s_array_q1;
reg   [11:0] p_index_array_address0;
reg    p_index_array_ce0;
reg    p_index_array_we0;
reg   [7:0] p_index_array_d0;
wire   [7:0] p_index_array_q0;
reg    p_index_array_ce1;
wire   [7:0] p_index_array_q1;
reg   [11:0] delta_array_address0;
reg    delta_array_ce0;
reg    delta_array_we0;
reg   [31:0] delta_array_d0;
wire   [31:0] delta_array_q0;
reg    delta_array_ce1;
wire   [31:0] delta_array_q1;
reg   [11:0] q_array_address0;
reg    q_array_ce0;
reg    q_array_we0;
reg   [15:0] q_array_d0;
reg    q_array_ce1;
wire   [15:0] q_array_q1;
reg   [15:0] v;
reg   [11:0] w;
reg   [31:0] sigma_tmp;
reg   [16:0] p_array_address0;
reg    p_array_ce0;
reg    p_array_we0;
wire   [15:0] p_array_q0;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    gmem1_blk_n_AR;
reg    gmem3_blk_n_AW;
wire    ap_CS_fsm_state50;
reg    gmem3_blk_n_B;
wire    ap_CS_fsm_state88;
wire   [11:0] trunc_ln6_fu_381_p1;
reg   [11:0] trunc_ln6_reg_571;
reg   [63:0] btwn_read_reg_577;
wire    ap_CS_fsm_state2;
wire   [31:0] add_fu_394_p2;
reg   [31:0] add_reg_587;
reg   [61:0] trunc_ln_reg_592;
wire   [11:0] select_ln145_fu_420_p3;
reg   [11:0] select_ln145_reg_598;
reg   [61:0] trunc_ln1_reg_603;
wire   [15:0] select_ln154_fu_444_p3;
reg   [15:0] select_ln154_reg_609;
wire   [31:0] zext_ln145_fu_462_p1;
wire   [31:0] zext_ln154_fu_476_p1;
reg   [11:0] i_reg_634;
wire    ap_CS_fsm_state43;
reg   [61:0] trunc_ln4_reg_648;
wire   [0:0] icmp_ln165_fu_499_p2;
wire   [0:0] icmp_ln162_fu_483_p2;
wire   [11:0] select_ln300_fu_529_p3;
reg   [11:0] select_ln300_reg_654;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_start;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_done;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_idle;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_ready;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWVALID;
wire   [63:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWADDR;
wire   [0:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWID;
wire   [31:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWLEN;
wire   [2:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWBURST;
wire   [1:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWPROT;
wire   [3:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWQOS;
wire   [3:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWREGION;
wire   [0:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWUSER;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WVALID;
wire   [31:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WDATA;
wire   [3:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WSTRB;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WLAST;
wire   [0:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WID;
wire   [0:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WUSER;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARVALID;
wire   [63:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARADDR;
wire   [0:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARID;
wire   [31:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARLEN;
wire   [2:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARBURST;
wire   [1:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARPROT;
wire   [3:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARQOS;
wire   [3:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARREGION;
wire   [0:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARUSER;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_RREADY;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_BREADY;
wire   [11:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_address0;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_ce0;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_we0;
wire   [15:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_d0;
wire   [11:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_address0;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_ce0;
wire    grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_we0;
wire   [31:0] grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_d0;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_ap_start;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_ap_done;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_ap_idle;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_ap_ready;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWVALID;
wire   [63:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWADDR;
wire   [0:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWID;
wire   [31:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWLEN;
wire   [2:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWBURST;
wire   [1:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWPROT;
wire   [3:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWQOS;
wire   [3:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWREGION;
wire   [0:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWUSER;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WVALID;
wire   [31:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WDATA;
wire   [3:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WSTRB;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WLAST;
wire   [0:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WID;
wire   [0:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WUSER;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARVALID;
wire   [63:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARADDR;
wire   [0:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARID;
wire   [31:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARLEN;
wire   [2:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARBURST;
wire   [1:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARPROT;
wire   [3:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARQOS;
wire   [3:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARREGION;
wire   [0:0] grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARUSER;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_RREADY;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_BREADY;
wire   [15:0] grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_address0;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_ce0;
wire    grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_we0;
wire   [15:0] grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_d0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_ap_start;
wire    grp_dut_Pipeline_Clear_loop_fu_282_ap_done;
wire    grp_dut_Pipeline_Clear_loop_fu_282_ap_idle;
wire    grp_dut_Pipeline_Clear_loop_fu_282_ap_ready;
wire   [11:0] grp_dut_Pipeline_Clear_loop_fu_282_dist_array_address0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_dist_array_ce0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_dist_array_we0;
wire   [15:0] grp_dut_Pipeline_Clear_loop_fu_282_dist_array_d0;
wire   [11:0] grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_address0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_ce0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_we0;
wire   [31:0] grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_d0;
wire   [11:0] grp_dut_Pipeline_Clear_loop_fu_282_travel_address0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_travel_ce0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_travel_we0;
wire   [0:0] grp_dut_Pipeline_Clear_loop_fu_282_travel_d0;
wire   [11:0] grp_dut_Pipeline_Clear_loop_fu_282_s_array_address0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_s_array_ce0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_s_array_we0;
wire   [15:0] grp_dut_Pipeline_Clear_loop_fu_282_s_array_d0;
wire   [11:0] grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_address0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_ce0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_we0;
wire   [7:0] grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_d0;
wire   [11:0] grp_dut_Pipeline_Clear_loop_fu_282_delta_array_address0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_delta_array_ce0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_delta_array_we0;
wire   [31:0] grp_dut_Pipeline_Clear_loop_fu_282_delta_array_d0;
wire   [11:0] grp_dut_Pipeline_Clear_loop_fu_282_q_array_address0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_q_array_ce0;
wire    grp_dut_Pipeline_Clear_loop_fu_282_q_array_we0;
wire   [15:0] grp_dut_Pipeline_Clear_loop_fu_282_q_array_d0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_start;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_done;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_idle;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_ready;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_address0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_ce0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_we0;
wire   [15:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_d0;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_address1;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_ce1;
wire   [15:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_v_o;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_v_o_ap_vld;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_address0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_ce0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_we0;
wire   [15:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_d0;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_address0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_ce0;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_address1;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_ce1;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_address0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_ce0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_we0;
wire   [15:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_d0;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_address1;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_ce1;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_address0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_ce0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_we0;
wire   [31:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_d0;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_address1;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_ce1;
wire   [15:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_index_o;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_index_o_ap_vld;
wire   [15:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_column_buf_address0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_column_buf_ce0;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_w;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_w_ap_vld;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_address0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_ce0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_we0;
wire   [0:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_d0;
wire   [31:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_tmp;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_tmp_ap_vld;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_address0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_ce0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_we0;
wire   [7:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_d0;
wire   [11:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_address1;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_ce1;
wire   [16:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_address0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_ce0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_we0;
wire   [15:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_d0;
wire   [31:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_din0;
wire   [31:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_din1;
wire   [1:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_opcode;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_ce;
wire   [31:0] grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_671_p_din0;
wire    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_671_p_ce;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_start;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_done;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_idle;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_ready;
wire   [11:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_address0;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_ce0;
wire   [11:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_address1;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_ce1;
wire   [11:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_array_address0;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_array_ce0;
wire   [11:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_w_o;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_w_o_ap_vld;
wire   [11:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_index_array_address0;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_index_array_ce0;
wire   [11:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_address0;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_ce0;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_we0;
wire   [31:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_d0;
wire   [11:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_address1;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_ce1;
wire   [11:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_address0;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_ce0;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_we0;
wire   [31:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_d0;
wire   [31:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_tmp_o;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_tmp_o_ap_vld;
wire   [16:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_array_address0;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_array_ce0;
wire   [15:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_v;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_v_ap_vld;
wire   [31:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_din0;
wire   [31:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_din1;
wire   [1:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_opcode;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_ce;
wire   [31:0] grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_671_p_din0;
wire    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_671_p_ce;
wire    grp_dut_Pipeline_Output_loop_fu_371_ap_start;
wire    grp_dut_Pipeline_Output_loop_fu_371_ap_done;
wire    grp_dut_Pipeline_Output_loop_fu_371_ap_idle;
wire    grp_dut_Pipeline_Output_loop_fu_371_ap_ready;
wire    grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWVALID;
wire   [63:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWADDR;
wire   [0:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWID;
wire   [31:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWLEN;
wire   [2:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWBURST;
wire   [1:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWPROT;
wire   [3:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWQOS;
wire   [3:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWREGION;
wire   [0:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWUSER;
wire    grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WVALID;
wire   [31:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WDATA;
wire   [3:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WSTRB;
wire    grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WLAST;
wire   [0:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WID;
wire   [0:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WUSER;
wire    grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARVALID;
wire   [63:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARADDR;
wire   [0:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARID;
wire   [31:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARLEN;
wire   [2:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARBURST;
wire   [1:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARPROT;
wire   [3:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARQOS;
wire   [3:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARREGION;
wire   [0:0] grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARUSER;
wire    grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_RREADY;
wire    grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_BREADY;
wire   [11:0] grp_dut_Pipeline_Output_loop_fu_371_btwn_buf_address0;
wire    grp_dut_Pipeline_Output_loop_fu_371_btwn_buf_ce0;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire   [12:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
reg   [63:0] gmem1_ARADDR;
reg   [31:0] gmem1_ARLEN;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [31:0] gmem1_RDATA;
wire   [12:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
reg    gmem3_AWVALID;
wire    gmem3_AWREADY;
reg   [63:0] gmem3_AWADDR;
reg   [31:0] gmem3_AWLEN;
reg    gmem3_WVALID;
wire    gmem3_WREADY;
wire    gmem3_ARREADY;
wire    gmem3_RVALID;
wire   [31:0] gmem3_RDATA;
wire   [12:0] gmem3_RFIFONUM;
wire    gmem3_BVALID;
reg    gmem3_BREADY;
reg    grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_start_reg;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
reg    grp_dut_Pipeline_Store_edge_loop_fu_272_ap_start_reg;
reg    grp_dut_Pipeline_Clear_loop_fu_282_ap_start_reg;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
reg    grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_start_reg;
reg   [87:0] ap_NS_fsm;
wire    ap_NS_fsm_state46;
wire    ap_CS_fsm_state47;
reg    grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_start_reg;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
reg    grp_dut_Pipeline_Output_loop_fu_371_ap_start_reg;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire  signed [63:0] sext_ln145_fu_452_p1;
wire  signed [63:0] sext_ln154_fu_466_p1;
wire  signed [63:0] sext_ln300_fu_541_p1;
reg    ap_block_state3_io;
wire   [31:0] zext_ln300_fu_551_p1;
reg   [11:0] i_2_fu_206;
wire   [11:0] i_3_fu_489_p2;
reg    ap_block_state1;
wire   [0:0] icmp_ln145_fu_404_p2;
wire   [11:0] add_ln145_fu_399_p2;
wire   [0:0] icmp_ln154_fu_428_p2;
wire   [15:0] trunc_ln6_1_fu_390_p1;
wire   [31:0] zext_ln162_fu_495_p1;
wire   [0:0] icmp_ln300_fu_515_p2;
wire   [31:0] grp_fu_667_p2;
reg   [31:0] grp_fu_667_p0;
reg   [31:0] grp_fu_667_p1;
reg    grp_fu_667_ce;
wire   [31:0] grp_fu_671_p1;
reg   [31:0] grp_fu_671_p0;
reg    grp_fu_671_ce;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_block_state42_on_subcall_done;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
reg    ap_ST_fsm_state88_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 88'd1;
#0 q_index = 16'd0;
#0 v = 16'd0;
#0 w = 12'd0;
#0 sigma_tmp = 32'd0;
#0 grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_start_reg = 1'b0;
#0 grp_dut_Pipeline_Store_edge_loop_fu_272_ap_start_reg = 1'b0;
#0 grp_dut_Pipeline_Clear_loop_fu_282_ap_start_reg = 1'b0;
#0 grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_start_reg = 1'b0;
#0 grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_start_reg = 1'b0;
#0 grp_dut_Pipeline_Output_loop_fu_371_ap_start_reg = 1'b0;
end

dut_offset_buf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3534 ),
    .AddressWidth( 12 ))
offset_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(offset_buf_address0),
    .ce0(offset_buf_ce0),
    .we0(offset_buf_we0),
    .d0(grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_d0),
    .q0(offset_buf_q0),
    .address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_address1),
    .ce1(offset_buf_ce1),
    .q1(offset_buf_q1)
);

dut_btwn_buf_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3534 ),
    .AddressWidth( 12 ))
btwn_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(btwn_buf_address0),
    .ce0(btwn_buf_ce0),
    .we0(btwn_buf_we0),
    .d0(btwn_buf_d0),
    .q0(btwn_buf_q0)
);

dut_column_buf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 41594 ),
    .AddressWidth( 16 ))
column_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(column_buf_address0),
    .ce0(column_buf_ce0),
    .we0(column_buf_we0),
    .d0(grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_d0),
    .q0(column_buf_q0)
);

dut_offset_buf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3534 ),
    .AddressWidth( 12 ))
dist_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dist_array_address0),
    .ce0(dist_array_ce0),
    .we0(dist_array_we0),
    .d0(dist_array_d0),
    .q0(dist_array_q0),
    .address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_address1),
    .ce1(dist_array_ce1),
    .q1(dist_array_q1)
);

dut_sigma_array_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3534 ),
    .AddressWidth( 12 ))
sigma_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(sigma_array_address0),
    .ce0(sigma_array_ce0),
    .we0(sigma_array_we0),
    .d0(sigma_array_d0),
    .q0(sigma_array_q0),
    .address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_address1),
    .ce1(sigma_array_ce1),
    .q1(sigma_array_q1)
);

dut_travel_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 3534 ),
    .AddressWidth( 12 ))
travel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(travel_address0),
    .ce0(travel_ce0),
    .we0(travel_we0),
    .d0(travel_d0),
    .q0(travel_q0)
);

dut_offset_buf_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3534 ),
    .AddressWidth( 12 ))
s_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(s_array_address0),
    .ce0(s_array_ce0),
    .we0(s_array_we0),
    .d0(s_array_d0),
    .q0(s_array_q0),
    .address1(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_address1),
    .ce1(s_array_ce1),
    .q1(s_array_q1)
);

dut_p_index_array_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3534 ),
    .AddressWidth( 12 ))
p_index_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_index_array_address0),
    .ce0(p_index_array_ce0),
    .we0(p_index_array_we0),
    .d0(p_index_array_d0),
    .q0(p_index_array_q0),
    .address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_address1),
    .ce1(p_index_array_ce1),
    .q1(p_index_array_q1)
);

dut_sigma_array_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3534 ),
    .AddressWidth( 12 ))
delta_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(delta_array_address0),
    .ce0(delta_array_ce0),
    .we0(delta_array_we0),
    .d0(delta_array_d0),
    .q0(delta_array_q0),
    .address1(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_address1),
    .ce1(delta_array_ce1),
    .q1(delta_array_q1)
);

dut_q_array_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 3534 ),
    .AddressWidth( 12 ))
q_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(q_array_address0),
    .ce0(q_array_ce0),
    .we0(q_array_we0),
    .d0(q_array_d0),
    .address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_address1),
    .ce1(q_array_ce1),
    .q1(q_array_q1)
);

dut_p_array_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 70680 ),
    .AddressWidth( 17 ))
p_array_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(p_array_address0),
    .ce0(p_array_ce0),
    .we0(p_array_we0),
    .d0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_d0),
    .q0(p_array_q0)
);

dut_dut_Pipeline_Store_vertice_loop grp_dut_Pipeline_Store_vertice_loop_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_start),
    .ap_done(grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_done),
    .ap_idle(grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_idle),
    .ap_ready(grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_ready),
    .m_axi_gmem0_AWVALID(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln145(trunc_ln_reg_592),
    .add(add_reg_587),
    .numVert(numVert),
    .offset_buf_address0(grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_address0),
    .offset_buf_ce0(grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_ce0),
    .offset_buf_we0(grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_we0),
    .offset_buf_d0(grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_d0),
    .btwn_buf_address0(grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_address0),
    .btwn_buf_ce0(grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_ce0),
    .btwn_buf_we0(grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_we0),
    .btwn_buf_d0(grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_d0)
);

dut_dut_Pipeline_Store_edge_loop grp_dut_Pipeline_Store_edge_loop_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dut_Pipeline_Store_edge_loop_fu_272_ap_start),
    .ap_done(grp_dut_Pipeline_Store_edge_loop_fu_272_ap_done),
    .ap_idle(grp_dut_Pipeline_Store_edge_loop_fu_272_ap_idle),
    .ap_ready(grp_dut_Pipeline_Store_edge_loop_fu_272_ap_ready),
    .m_axi_gmem1_AWVALID(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .sext_ln154(trunc_ln1_reg_603),
    .numEdge(numEdge),
    .column_buf_address0(grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_address0),
    .column_buf_ce0(grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_ce0),
    .column_buf_we0(grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_we0),
    .column_buf_d0(grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_d0)
);

dut_dut_Pipeline_Clear_loop grp_dut_Pipeline_Clear_loop_fu_282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dut_Pipeline_Clear_loop_fu_282_ap_start),
    .ap_done(grp_dut_Pipeline_Clear_loop_fu_282_ap_done),
    .ap_idle(grp_dut_Pipeline_Clear_loop_fu_282_ap_idle),
    .ap_ready(grp_dut_Pipeline_Clear_loop_fu_282_ap_ready),
    .idxprom52(i_reg_634),
    .i_2(i_reg_634),
    .zext_ln169(i_reg_634),
    .dist_array_address0(grp_dut_Pipeline_Clear_loop_fu_282_dist_array_address0),
    .dist_array_ce0(grp_dut_Pipeline_Clear_loop_fu_282_dist_array_ce0),
    .dist_array_we0(grp_dut_Pipeline_Clear_loop_fu_282_dist_array_we0),
    .dist_array_d0(grp_dut_Pipeline_Clear_loop_fu_282_dist_array_d0),
    .sigma_array_address0(grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_address0),
    .sigma_array_ce0(grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_ce0),
    .sigma_array_we0(grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_we0),
    .sigma_array_d0(grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_d0),
    .travel_address0(grp_dut_Pipeline_Clear_loop_fu_282_travel_address0),
    .travel_ce0(grp_dut_Pipeline_Clear_loop_fu_282_travel_ce0),
    .travel_we0(grp_dut_Pipeline_Clear_loop_fu_282_travel_we0),
    .travel_d0(grp_dut_Pipeline_Clear_loop_fu_282_travel_d0),
    .s_array_address0(grp_dut_Pipeline_Clear_loop_fu_282_s_array_address0),
    .s_array_ce0(grp_dut_Pipeline_Clear_loop_fu_282_s_array_ce0),
    .s_array_we0(grp_dut_Pipeline_Clear_loop_fu_282_s_array_we0),
    .s_array_d0(grp_dut_Pipeline_Clear_loop_fu_282_s_array_d0),
    .p_index_array_address0(grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_address0),
    .p_index_array_ce0(grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_ce0),
    .p_index_array_we0(grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_we0),
    .p_index_array_d0(grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_d0),
    .delta_array_address0(grp_dut_Pipeline_Clear_loop_fu_282_delta_array_address0),
    .delta_array_ce0(grp_dut_Pipeline_Clear_loop_fu_282_delta_array_ce0),
    .delta_array_we0(grp_dut_Pipeline_Clear_loop_fu_282_delta_array_we0),
    .delta_array_d0(grp_dut_Pipeline_Clear_loop_fu_282_delta_array_d0),
    .q_array_address0(grp_dut_Pipeline_Clear_loop_fu_282_q_array_address0),
    .q_array_ce0(grp_dut_Pipeline_Clear_loop_fu_282_q_array_ce0),
    .q_array_we0(grp_dut_Pipeline_Clear_loop_fu_282_q_array_we0),
    .q_array_d0(grp_dut_Pipeline_Clear_loop_fu_282_q_array_d0)
);

dut_dut_Pipeline_Queue_loop_Edge_loop grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_start),
    .ap_done(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_done),
    .ap_idle(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_idle),
    .ap_ready(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_ready),
    .q_array_address0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_address0),
    .q_array_ce0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_ce0),
    .q_array_we0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_we0),
    .q_array_d0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_d0),
    .q_array_address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_address1),
    .q_array_ce1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_ce1),
    .q_array_q1(q_array_q1),
    .v_i(v),
    .v_o(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_v_o),
    .v_o_ap_vld(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_v_o_ap_vld),
    .s_array_address0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_address0),
    .s_array_ce0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_ce0),
    .s_array_we0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_we0),
    .s_array_d0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_d0),
    .offset_buf_address0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_address0),
    .offset_buf_ce0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_ce0),
    .offset_buf_q0(offset_buf_q0),
    .offset_buf_address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_address1),
    .offset_buf_ce1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_ce1),
    .offset_buf_q1(offset_buf_q1),
    .dist_array_address0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_address0),
    .dist_array_ce0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_ce0),
    .dist_array_we0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_we0),
    .dist_array_d0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_d0),
    .dist_array_q0(dist_array_q0),
    .dist_array_address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_address1),
    .dist_array_ce1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_ce1),
    .dist_array_q1(dist_array_q1),
    .sigma_array_address0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_address0),
    .sigma_array_ce0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_ce0),
    .sigma_array_we0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_we0),
    .sigma_array_d0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_d0),
    .sigma_array_q0(sigma_array_q0),
    .sigma_array_address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_address1),
    .sigma_array_ce1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_ce1),
    .sigma_array_q1(sigma_array_q1),
    .q_index_i(q_index),
    .q_index_o(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_index_o),
    .q_index_o_ap_vld(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_index_o_ap_vld),
    .column_buf_address0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_column_buf_address0),
    .column_buf_ce0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_column_buf_ce0),
    .column_buf_q0(column_buf_q0),
    .w(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_w),
    .w_ap_vld(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_w_ap_vld),
    .travel_address0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_address0),
    .travel_ce0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_ce0),
    .travel_we0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_we0),
    .travel_d0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_d0),
    .travel_q0(travel_q0),
    .sigma_tmp(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_tmp),
    .sigma_tmp_ap_vld(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_tmp_ap_vld),
    .p_index_array_address0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_address0),
    .p_index_array_ce0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_ce0),
    .p_index_array_we0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_we0),
    .p_index_array_d0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_d0),
    .p_index_array_address1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_address1),
    .p_index_array_ce1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_ce1),
    .p_index_array_q1(p_index_array_q1),
    .p_array_address0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_address0),
    .p_array_ce0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_ce0),
    .p_array_we0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_we0),
    .p_array_d0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_d0),
    .grp_fu_667_p_din0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_din0),
    .grp_fu_667_p_din1(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_din1),
    .grp_fu_667_p_opcode(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_opcode),
    .grp_fu_667_p_dout0(grp_fu_667_p2),
    .grp_fu_667_p_ce(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_ce),
    .grp_fu_671_p_din0(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_671_p_din0),
    .grp_fu_671_p_dout0(grp_fu_671_p1),
    .grp_fu_671_p_ce(grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_671_p_ce)
);

dut_dut_Pipeline_Dequeue_loop_Computing_loop grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_start),
    .ap_done(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_done),
    .ap_idle(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_idle),
    .ap_ready(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_ready),
    .zext_ln265(q_index),
    .zext_ln169(i_reg_634),
    .s_array_address0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_address0),
    .s_array_ce0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_ce0),
    .s_array_q0(s_array_q0),
    .s_array_address1(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_address1),
    .s_array_ce1(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_ce1),
    .s_array_q1(s_array_q1),
    .sigma_array_address0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_array_address0),
    .sigma_array_ce0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_array_ce0),
    .sigma_array_q0(sigma_array_q0),
    .w_i(w),
    .w_o(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_w_o),
    .w_o_ap_vld(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_w_o_ap_vld),
    .p_index_array_address0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_index_array_address0),
    .p_index_array_ce0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_index_array_ce0),
    .p_index_array_q0(p_index_array_q0),
    .delta_array_address0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_address0),
    .delta_array_ce0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_ce0),
    .delta_array_we0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_we0),
    .delta_array_d0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_d0),
    .delta_array_q0(delta_array_q0),
    .delta_array_address1(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_address1),
    .delta_array_ce1(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_ce1),
    .delta_array_q1(delta_array_q1),
    .btwn_buf_address0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_address0),
    .btwn_buf_ce0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_ce0),
    .btwn_buf_we0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_we0),
    .btwn_buf_d0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_d0),
    .btwn_buf_q0(btwn_buf_q0),
    .sigma_tmp_i(sigma_tmp),
    .sigma_tmp_o(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_tmp_o),
    .sigma_tmp_o_ap_vld(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_tmp_o_ap_vld),
    .p_array_address0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_array_address0),
    .p_array_ce0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_array_ce0),
    .p_array_q0(p_array_q0),
    .v(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_v),
    .v_ap_vld(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_v_ap_vld),
    .grp_fu_667_p_din0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_din0),
    .grp_fu_667_p_din1(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_din1),
    .grp_fu_667_p_opcode(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_opcode),
    .grp_fu_667_p_dout0(grp_fu_667_p2),
    .grp_fu_667_p_ce(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_ce),
    .grp_fu_671_p_din0(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_671_p_din0),
    .grp_fu_671_p_dout0(grp_fu_671_p1),
    .grp_fu_671_p_ce(grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_671_p_ce)
);

dut_dut_Pipeline_Output_loop grp_dut_Pipeline_Output_loop_fu_371(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_dut_Pipeline_Output_loop_fu_371_ap_start),
    .ap_done(grp_dut_Pipeline_Output_loop_fu_371_ap_done),
    .ap_idle(grp_dut_Pipeline_Output_loop_fu_371_ap_idle),
    .ap_ready(grp_dut_Pipeline_Output_loop_fu_371_ap_ready),
    .m_axi_gmem3_AWVALID(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(gmem3_AWREADY),
    .m_axi_gmem3_AWADDR(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(gmem3_WREADY),
    .m_axi_gmem3_WDATA(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(1'b0),
    .m_axi_gmem3_ARADDR(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(1'b0),
    .m_axi_gmem3_RREADY(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(32'd0),
    .m_axi_gmem3_RLAST(1'b0),
    .m_axi_gmem3_RID(1'd0),
    .m_axi_gmem3_RFIFONUM(13'd0),
    .m_axi_gmem3_RUSER(1'd0),
    .m_axi_gmem3_RRESP(2'd0),
    .m_axi_gmem3_BVALID(gmem3_BVALID),
    .m_axi_gmem3_BREADY(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .sext_ln300(trunc_ln4_reg_648),
    .numVert(numVert),
    .btwn_buf_address0(grp_dut_Pipeline_Output_loop_fu_371_btwn_buf_address0),
    .btwn_buf_ce0(grp_dut_Pipeline_Output_loop_fu_371_btwn_buf_ce0),
    .btwn_buf_q0(btwn_buf_q0)
);

dut_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .numVert(numVert),
    .numEdge(numEdge),
    .offset(offset),
    .column(column),
    .btwn(btwn),
    .tmp0(tmp0),
    .tmp1(tmp1),
    .tmp2(tmp2),
    .tmp3(tmp3),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

dut_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 37 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 1 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 2 ),
    .USER_RFIFONUM_WIDTH( 13 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

dut_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 37 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 1 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 2 ),
    .USER_RFIFONUM_WIDTH( 13 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(gmem1_ARADDR),
    .I_ARLEN(gmem1_ARLEN),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(32'd0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0)
);

dut_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 37 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 1 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 2 ),
    .USER_RFIFONUM_WIDTH( 13 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ),
    .USER_DW( 32 ),
    .USER_AW( 64 ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem3_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem3_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem3_RDATA),
    .I_RFIFONUM(gmem3_RFIFONUM),
    .I_AWVALID(gmem3_AWVALID),
    .I_AWREADY(gmem3_AWREADY),
    .I_AWADDR(gmem3_AWADDR),
    .I_AWLEN(gmem3_AWLEN),
    .I_WVALID(gmem3_WVALID),
    .I_WREADY(gmem3_WREADY),
    .I_WDATA(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WDATA),
    .I_WSTRB(grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WSTRB),
    .I_BVALID(gmem3_BVALID),
    .I_BREADY(gmem3_BREADY)
);

dut_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U58(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_667_p0),
    .din1(grp_fu_667_p1),
    .ce(grp_fu_667_ce),
    .dout(grp_fu_667_p2)
);

dut_sitofp_32ns_32_5_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_5_no_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_671_p0),
    .ce(grp_fu_671_ce),
    .dout(grp_fu_671_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state88) & (gmem3_BVALID == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dut_Pipeline_Clear_loop_fu_282_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state44)) begin
            grp_dut_Pipeline_Clear_loop_fu_282_ap_start_reg <= 1'b1;
        end else if ((grp_dut_Pipeline_Clear_loop_fu_282_ap_ready == 1'b1)) begin
            grp_dut_Pipeline_Clear_loop_fu_282_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_start_reg <= 1'b1;
        end else if ((grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_ready == 1'b1)) begin
            grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dut_Pipeline_Output_loop_fu_371_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state51)) begin
            grp_dut_Pipeline_Output_loop_fu_371_ap_start_reg <= 1'b1;
        end else if ((grp_dut_Pipeline_Output_loop_fu_371_ap_ready == 1'b1)) begin
            grp_dut_Pipeline_Output_loop_fu_371_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state46) & (1'b1 == ap_CS_fsm_state45))) begin
            grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_start_reg <= 1'b1;
        end else if ((grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_ready == 1'b1)) begin
            grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dut_Pipeline_Store_edge_loop_fu_272_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state41)) begin
            grp_dut_Pipeline_Store_edge_loop_fu_272_ap_start_reg <= 1'b1;
        end else if ((grp_dut_Pipeline_Store_edge_loop_fu_272_ap_ready == 1'b1)) begin
            grp_dut_Pipeline_Store_edge_loop_fu_272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state41)) begin
            grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_ready == 1'b1)) begin
            grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_2_fu_206 <= 12'd0;
    end else if (((icmp_ln162_fu_483_p2 == 1'd1) & (icmp_ln165_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        i_2_fu_206 <= i_3_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln162_fu_483_p2 == 1'd1) & (icmp_ln165_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        q_index <= 16'd1;
    end else if (((grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_index_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        q_index <= grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_index_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_tmp_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
        sigma_tmp <= grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_tmp_o;
    end else if (((grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_tmp_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        sigma_tmp <= grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_tmp;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_v_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
        v <= grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_v;
    end else if (((grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_v_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        v <= grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_v_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_w_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
        w <= grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_w_o;
    end else if (((grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_w_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        w <= grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_w;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_reg_587 <= add_fu_394_p2;
        btwn_read_reg_577 <= btwn;
        select_ln145_reg_598 <= select_ln145_fu_420_p3;
        select_ln154_reg_609 <= select_ln154_fu_444_p3;
        trunc_ln1_reg_603 <= {{column[63:2]}};
        trunc_ln_reg_592 <= {{offset[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        i_reg_634 <= i_2_fu_206;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & ((icmp_ln162_fu_483_p2 == 1'd0) | (icmp_ln165_fu_499_p2 == 1'd0)))) begin
        select_ln300_reg_654 <= select_ln300_fu_529_p3;
        trunc_ln4_reg_648 <= {{btwn_read_reg_577[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln6_reg_571 <= trunc_ln6_fu_381_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_io)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state42_on_subcall_done)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_dut_Pipeline_Clear_loop_fu_282_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_done == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_done == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((gmem3_AWREADY == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

assign ap_ST_fsm_state51_blk = 1'b0;

always @ (*) begin
    if ((grp_dut_Pipeline_Output_loop_fu_371_ap_done == 1'b0)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

always @ (*) begin
    if ((gmem3_BVALID == 1'b0)) begin
        ap_ST_fsm_state88_blk = 1'b1;
    end else begin
        ap_ST_fsm_state88_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state88) & (gmem3_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state88) & (gmem3_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        btwn_buf_address0 = grp_dut_Pipeline_Output_loop_fu_371_btwn_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        btwn_buf_address0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        btwn_buf_address0 = grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_address0;
    end else begin
        btwn_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        btwn_buf_ce0 = grp_dut_Pipeline_Output_loop_fu_371_btwn_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        btwn_buf_ce0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        btwn_buf_ce0 = grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_ce0;
    end else begin
        btwn_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        btwn_buf_d0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_d0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        btwn_buf_d0 = grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_d0;
    end else begin
        btwn_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        btwn_buf_we0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_btwn_buf_we0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        btwn_buf_we0 = grp_dut_Pipeline_Store_vertice_loop_fu_259_btwn_buf_we0;
    end else begin
        btwn_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        column_buf_address0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_column_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        column_buf_address0 = grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_address0;
    end else begin
        column_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        column_buf_ce0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_column_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        column_buf_ce0 = grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_ce0;
    end else begin
        column_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        column_buf_we0 = grp_dut_Pipeline_Store_edge_loop_fu_272_column_buf_we0;
    end else begin
        column_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        delta_array_address0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        delta_array_address0 = grp_dut_Pipeline_Clear_loop_fu_282_delta_array_address0;
    end else begin
        delta_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        delta_array_ce0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        delta_array_ce0 = grp_dut_Pipeline_Clear_loop_fu_282_delta_array_ce0;
    end else begin
        delta_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        delta_array_ce1 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_ce1;
    end else begin
        delta_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        delta_array_d0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        delta_array_d0 = grp_dut_Pipeline_Clear_loop_fu_282_delta_array_d0;
    end else begin
        delta_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        delta_array_we0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_delta_array_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        delta_array_we0 = grp_dut_Pipeline_Clear_loop_fu_282_delta_array_we0;
    end else begin
        delta_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        dist_array_address0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dist_array_address0 = grp_dut_Pipeline_Clear_loop_fu_282_dist_array_address0;
    end else begin
        dist_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        dist_array_ce0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dist_array_ce0 = grp_dut_Pipeline_Clear_loop_fu_282_dist_array_ce0;
    end else begin
        dist_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        dist_array_ce1 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_ce1;
    end else begin
        dist_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        dist_array_d0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dist_array_d0 = grp_dut_Pipeline_Clear_loop_fu_282_dist_array_d0;
    end else begin
        dist_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        dist_array_we0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_dist_array_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dist_array_we0 = grp_dut_Pipeline_Clear_loop_fu_282_dist_array_we0;
    end else begin
        dist_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        gmem0_ARADDR = sext_ln145_fu_452_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_ARADDR = grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        gmem0_ARLEN = zext_ln145_fu_462_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_ARLEN = grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_ARVALID = grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_RREADY = grp_dut_Pipeline_Store_vertice_loop_fu_259_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        gmem1_ARADDR = sext_ln154_fu_466_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem1_ARADDR = grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARADDR;
    end else begin
        gmem1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        gmem1_ARLEN = zext_ln154_fu_476_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem1_ARLEN = grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARLEN;
    end else begin
        gmem1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
        gmem1_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem1_ARVALID = grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_ARVALID;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem1_RREADY = grp_dut_Pipeline_Store_edge_loop_fu_272_m_axi_gmem1_RREADY;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) & (gmem3_AWREADY == 1'b1))) begin
        gmem3_AWADDR = sext_ln300_fu_541_p1;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51))) begin
        gmem3_AWADDR = grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWADDR;
    end else begin
        gmem3_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) & (gmem3_AWREADY == 1'b1))) begin
        gmem3_AWLEN = zext_ln300_fu_551_p1;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51))) begin
        gmem3_AWLEN = grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWLEN;
    end else begin
        gmem3_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) & (gmem3_AWREADY == 1'b1))) begin
        gmem3_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51))) begin
        gmem3_AWVALID = grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_AWVALID;
    end else begin
        gmem3_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state88) & (gmem3_BVALID == 1'b1))) begin
        gmem3_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51))) begin
        gmem3_BREADY = grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_BREADY;
    end else begin
        gmem3_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51))) begin
        gmem3_WVALID = grp_dut_Pipeline_Output_loop_fu_371_m_axi_gmem3_WVALID;
    end else begin
        gmem3_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        gmem3_blk_n_AW = m_axi_gmem3_AWREADY;
    end else begin
        gmem3_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        gmem3_blk_n_B = m_axi_gmem3_BVALID;
    end else begin
        gmem3_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_667_ce = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_667_ce = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_ce;
    end else begin
        grp_fu_667_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_667_p0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_667_p0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_din0;
    end else begin
        grp_fu_667_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_667_p1 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_667_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_667_p1 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_667_p_din1;
    end else begin
        grp_fu_667_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_671_ce = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_671_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_671_ce = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_671_p_ce;
    end else begin
        grp_fu_671_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_671_p0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_grp_fu_671_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_671_p0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_grp_fu_671_p_din0;
    end else begin
        grp_fu_671_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        offset_buf_address0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        offset_buf_address0 = grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_address0;
    end else begin
        offset_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        offset_buf_ce0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        offset_buf_ce0 = grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_ce0;
    end else begin
        offset_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        offset_buf_ce1 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_offset_buf_ce1;
    end else begin
        offset_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        offset_buf_we0 = grp_dut_Pipeline_Store_vertice_loop_fu_259_offset_buf_we0;
    end else begin
        offset_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_array_address0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_array_address0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_address0;
    end else begin
        p_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_array_ce0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_array_ce0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_ce0;
    end else begin
        p_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_array_we0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_array_we0;
    end else begin
        p_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_index_array_address0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_index_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_index_array_address0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        p_index_array_address0 = grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_address0;
    end else begin
        p_index_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        p_index_array_ce0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_p_index_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        p_index_array_ce0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        p_index_array_ce0 = grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_ce0;
    end else begin
        p_index_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_index_array_ce1 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_ce1;
    end else begin
        p_index_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_index_array_d0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        p_index_array_d0 = grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_d0;
    end else begin
        p_index_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        p_index_array_we0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_p_index_array_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        p_index_array_we0 = grp_dut_Pipeline_Clear_loop_fu_282_p_index_array_we0;
    end else begin
        p_index_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        q_array_address0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        q_array_address0 = grp_dut_Pipeline_Clear_loop_fu_282_q_array_address0;
    end else begin
        q_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        q_array_ce0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        q_array_ce0 = grp_dut_Pipeline_Clear_loop_fu_282_q_array_ce0;
    end else begin
        q_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        q_array_ce1 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_ce1;
    end else begin
        q_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        q_array_d0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        q_array_d0 = grp_dut_Pipeline_Clear_loop_fu_282_q_array_d0;
    end else begin
        q_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        q_array_we0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_q_array_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        q_array_we0 = grp_dut_Pipeline_Clear_loop_fu_282_q_array_we0;
    end else begin
        q_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        s_array_address0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        s_array_address0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        s_array_address0 = grp_dut_Pipeline_Clear_loop_fu_282_s_array_address0;
    end else begin
        s_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        s_array_ce0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        s_array_ce0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        s_array_ce0 = grp_dut_Pipeline_Clear_loop_fu_282_s_array_ce0;
    end else begin
        s_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        s_array_ce1 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_s_array_ce1;
    end else begin
        s_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        s_array_d0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        s_array_d0 = grp_dut_Pipeline_Clear_loop_fu_282_s_array_d0;
    end else begin
        s_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        s_array_we0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_s_array_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        s_array_we0 = grp_dut_Pipeline_Clear_loop_fu_282_s_array_we0;
    end else begin
        s_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        sigma_array_address0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sigma_array_address0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        sigma_array_address0 = grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_address0;
    end else begin
        sigma_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        sigma_array_ce0 = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_sigma_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        sigma_array_ce0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        sigma_array_ce0 = grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_ce0;
    end else begin
        sigma_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        sigma_array_ce1 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_ce1;
    end else begin
        sigma_array_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        sigma_array_d0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        sigma_array_d0 = grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_d0;
    end else begin
        sigma_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        sigma_array_we0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_sigma_array_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        sigma_array_we0 = grp_dut_Pipeline_Clear_loop_fu_282_sigma_array_we0;
    end else begin
        sigma_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        travel_address0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        travel_address0 = grp_dut_Pipeline_Clear_loop_fu_282_travel_address0;
    end else begin
        travel_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        travel_ce0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        travel_ce0 = grp_dut_Pipeline_Clear_loop_fu_282_travel_ce0;
    end else begin
        travel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        travel_d0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        travel_d0 = grp_dut_Pipeline_Clear_loop_fu_282_travel_d0;
    end else begin
        travel_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        travel_we0 = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_travel_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        travel_we0 = grp_dut_Pipeline_Clear_loop_fu_282_travel_we0;
    end else begin
        travel_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_io))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (1'b0 == ap_block_state42_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((icmp_ln162_fu_483_p2 == 1'd1) & (icmp_ln165_fu_499_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((grp_dut_Pipeline_Clear_loop_fu_282_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((1'b1 == ap_CS_fsm_state50) & (gmem3_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((grp_dut_Pipeline_Output_loop_fu_371_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            if (((1'b1 == ap_CS_fsm_state88) & (gmem3_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_fu_394_p2 = (numVert + 32'd1);

assign add_ln145_fu_399_p2 = (trunc_ln6_reg_571 + 12'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_NS_fsm_state46 = ap_NS_fsm[32'd45];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3_io = ((gmem1_ARREADY == 1'b0) | (gmem0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state42_on_subcall_done = ((grp_dut_Pipeline_Store_edge_loop_fu_272_ap_done == 1'b0) | (grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_done == 1'b0));
end

assign grp_dut_Pipeline_Clear_loop_fu_282_ap_start = grp_dut_Pipeline_Clear_loop_fu_282_ap_start_reg;

assign grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_start = grp_dut_Pipeline_Dequeue_loop_Computing_loop_fu_345_ap_start_reg;

assign grp_dut_Pipeline_Output_loop_fu_371_ap_start = grp_dut_Pipeline_Output_loop_fu_371_ap_start_reg;

assign grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_start = grp_dut_Pipeline_Queue_loop_Edge_loop_fu_303_ap_start_reg;

assign grp_dut_Pipeline_Store_edge_loop_fu_272_ap_start = grp_dut_Pipeline_Store_edge_loop_fu_272_ap_start_reg;

assign grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_start = grp_dut_Pipeline_Store_vertice_loop_fu_259_ap_start_reg;

assign i_3_fu_489_p2 = (i_2_fu_206 + 12'd1);

assign icmp_ln145_fu_404_p2 = ((add_fu_394_p2 < 32'd3535) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_428_p2 = ((numEdge < 32'd41594) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_483_p2 = ((i_2_fu_206 < 12'd3534) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_499_p2 = ((zext_ln162_fu_495_p1 < numVert) ? 1'b1 : 1'b0);

assign icmp_ln300_fu_515_p2 = ((numVert < 32'd3534) ? 1'b1 : 1'b0);

assign m_axi_gmem6_ARADDR = 64'd0;

assign m_axi_gmem6_ARBURST = 2'd0;

assign m_axi_gmem6_ARCACHE = 4'd0;

assign m_axi_gmem6_ARID = 1'd0;

assign m_axi_gmem6_ARLEN = 8'd0;

assign m_axi_gmem6_ARLOCK = 2'd0;

assign m_axi_gmem6_ARPROT = 3'd0;

assign m_axi_gmem6_ARQOS = 4'd0;

assign m_axi_gmem6_ARREGION = 4'd0;

assign m_axi_gmem6_ARSIZE = 3'd0;

assign m_axi_gmem6_ARUSER = 1'd0;

assign m_axi_gmem6_ARVALID = 1'b0;

assign m_axi_gmem6_AWADDR = 64'd0;

assign m_axi_gmem6_AWBURST = 2'd0;

assign m_axi_gmem6_AWCACHE = 4'd0;

assign m_axi_gmem6_AWID = 1'd0;

assign m_axi_gmem6_AWLEN = 8'd0;

assign m_axi_gmem6_AWLOCK = 2'd0;

assign m_axi_gmem6_AWPROT = 3'd0;

assign m_axi_gmem6_AWQOS = 4'd0;

assign m_axi_gmem6_AWREGION = 4'd0;

assign m_axi_gmem6_AWSIZE = 3'd0;

assign m_axi_gmem6_AWUSER = 1'd0;

assign m_axi_gmem6_AWVALID = 1'b0;

assign m_axi_gmem6_BREADY = 1'b0;

assign m_axi_gmem6_RREADY = 1'b0;

assign m_axi_gmem6_WDATA = 32'd0;

assign m_axi_gmem6_WID = 1'd0;

assign m_axi_gmem6_WLAST = 1'b0;

assign m_axi_gmem6_WSTRB = 4'd0;

assign m_axi_gmem6_WUSER = 1'd0;

assign m_axi_gmem6_WVALID = 1'b0;

assign m_axi_gmem7_ARADDR = 64'd0;

assign m_axi_gmem7_ARBURST = 2'd0;

assign m_axi_gmem7_ARCACHE = 4'd0;

assign m_axi_gmem7_ARID = 1'd0;

assign m_axi_gmem7_ARLEN = 8'd0;

assign m_axi_gmem7_ARLOCK = 2'd0;

assign m_axi_gmem7_ARPROT = 3'd0;

assign m_axi_gmem7_ARQOS = 4'd0;

assign m_axi_gmem7_ARREGION = 4'd0;

assign m_axi_gmem7_ARSIZE = 3'd0;

assign m_axi_gmem7_ARUSER = 1'd0;

assign m_axi_gmem7_ARVALID = 1'b0;

assign m_axi_gmem7_AWADDR = 64'd0;

assign m_axi_gmem7_AWBURST = 2'd0;

assign m_axi_gmem7_AWCACHE = 4'd0;

assign m_axi_gmem7_AWID = 1'd0;

assign m_axi_gmem7_AWLEN = 8'd0;

assign m_axi_gmem7_AWLOCK = 2'd0;

assign m_axi_gmem7_AWPROT = 3'd0;

assign m_axi_gmem7_AWQOS = 4'd0;

assign m_axi_gmem7_AWREGION = 4'd0;

assign m_axi_gmem7_AWSIZE = 3'd0;

assign m_axi_gmem7_AWUSER = 1'd0;

assign m_axi_gmem7_AWVALID = 1'b0;

assign m_axi_gmem7_BREADY = 1'b0;

assign m_axi_gmem7_RREADY = 1'b0;

assign m_axi_gmem7_WDATA = 32'd0;

assign m_axi_gmem7_WID = 1'd0;

assign m_axi_gmem7_WLAST = 1'b0;

assign m_axi_gmem7_WSTRB = 4'd0;

assign m_axi_gmem7_WUSER = 1'd0;

assign m_axi_gmem7_WVALID = 1'b0;

assign m_axi_gmem8_ARADDR = 64'd0;

assign m_axi_gmem8_ARBURST = 2'd0;

assign m_axi_gmem8_ARCACHE = 4'd0;

assign m_axi_gmem8_ARID = 1'd0;

assign m_axi_gmem8_ARLEN = 8'd0;

assign m_axi_gmem8_ARLOCK = 2'd0;

assign m_axi_gmem8_ARPROT = 3'd0;

assign m_axi_gmem8_ARQOS = 4'd0;

assign m_axi_gmem8_ARREGION = 4'd0;

assign m_axi_gmem8_ARSIZE = 3'd0;

assign m_axi_gmem8_ARUSER = 1'd0;

assign m_axi_gmem8_ARVALID = 1'b0;

assign m_axi_gmem8_AWADDR = 64'd0;

assign m_axi_gmem8_AWBURST = 2'd0;

assign m_axi_gmem8_AWCACHE = 4'd0;

assign m_axi_gmem8_AWID = 1'd0;

assign m_axi_gmem8_AWLEN = 8'd0;

assign m_axi_gmem8_AWLOCK = 2'd0;

assign m_axi_gmem8_AWPROT = 3'd0;

assign m_axi_gmem8_AWQOS = 4'd0;

assign m_axi_gmem8_AWREGION = 4'd0;

assign m_axi_gmem8_AWSIZE = 3'd0;

assign m_axi_gmem8_AWUSER = 1'd0;

assign m_axi_gmem8_AWVALID = 1'b0;

assign m_axi_gmem8_BREADY = 1'b0;

assign m_axi_gmem8_RREADY = 1'b0;

assign m_axi_gmem8_WDATA = 32'd0;

assign m_axi_gmem8_WID = 1'd0;

assign m_axi_gmem8_WLAST = 1'b0;

assign m_axi_gmem8_WSTRB = 4'd0;

assign m_axi_gmem8_WUSER = 1'd0;

assign m_axi_gmem8_WVALID = 1'b0;

assign m_axi_gmem9_ARADDR = 64'd0;

assign m_axi_gmem9_ARBURST = 2'd0;

assign m_axi_gmem9_ARCACHE = 4'd0;

assign m_axi_gmem9_ARID = 1'd0;

assign m_axi_gmem9_ARLEN = 8'd0;

assign m_axi_gmem9_ARLOCK = 2'd0;

assign m_axi_gmem9_ARPROT = 3'd0;

assign m_axi_gmem9_ARQOS = 4'd0;

assign m_axi_gmem9_ARREGION = 4'd0;

assign m_axi_gmem9_ARSIZE = 3'd0;

assign m_axi_gmem9_ARUSER = 1'd0;

assign m_axi_gmem9_ARVALID = 1'b0;

assign m_axi_gmem9_AWADDR = 64'd0;

assign m_axi_gmem9_AWBURST = 2'd0;

assign m_axi_gmem9_AWCACHE = 4'd0;

assign m_axi_gmem9_AWID = 1'd0;

assign m_axi_gmem9_AWLEN = 8'd0;

assign m_axi_gmem9_AWLOCK = 2'd0;

assign m_axi_gmem9_AWPROT = 3'd0;

assign m_axi_gmem9_AWQOS = 4'd0;

assign m_axi_gmem9_AWREGION = 4'd0;

assign m_axi_gmem9_AWSIZE = 3'd0;

assign m_axi_gmem9_AWUSER = 1'd0;

assign m_axi_gmem9_AWVALID = 1'b0;

assign m_axi_gmem9_BREADY = 1'b0;

assign m_axi_gmem9_RREADY = 1'b0;

assign m_axi_gmem9_WDATA = 32'd0;

assign m_axi_gmem9_WID = 1'd0;

assign m_axi_gmem9_WLAST = 1'b0;

assign m_axi_gmem9_WSTRB = 4'd0;

assign m_axi_gmem9_WUSER = 1'd0;

assign m_axi_gmem9_WVALID = 1'b0;

assign select_ln145_fu_420_p3 = ((icmp_ln145_fu_404_p2[0:0] == 1'b1) ? add_ln145_fu_399_p2 : 12'd3535);

assign select_ln154_fu_444_p3 = ((icmp_ln154_fu_428_p2[0:0] == 1'b1) ? trunc_ln6_1_fu_390_p1 : 16'd41594);

assign select_ln300_fu_529_p3 = ((icmp_ln300_fu_515_p2[0:0] == 1'b1) ? trunc_ln6_reg_571 : 12'd3534);

assign sext_ln145_fu_452_p1 = $signed(trunc_ln_reg_592);

assign sext_ln154_fu_466_p1 = $signed(trunc_ln1_reg_603);

assign sext_ln300_fu_541_p1 = $signed(trunc_ln4_reg_648);

assign trunc_ln6_1_fu_390_p1 = numEdge[15:0];

assign trunc_ln6_fu_381_p1 = numVert[11:0];

assign zext_ln145_fu_462_p1 = select_ln145_reg_598;

assign zext_ln154_fu_476_p1 = select_ln154_reg_609;

assign zext_ln162_fu_495_p1 = i_2_fu_206;

assign zext_ln300_fu_551_p1 = select_ln300_reg_654;

endmodule //dut
