Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Tue Dec  3 18:30:54 2024
| Host             : ecelinux-14.ece.cornell.edu running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command          : report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb -rpx xillydemo_power_routed.rpx
| Design           : xillydemo
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.231        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.069        |
| Device Static (W)        | 0.162        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 59.3         |
| Junction Temperature (C) | 50.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.076 |        6 |       --- |             --- |
| Slice Logic              |     0.126 |    50930 |       --- |             --- |
|   LUT as Logic           |     0.107 |    19048 |     53200 |           35.80 |
|   CARRY4                 |     0.012 |     2787 |     13300 |           20.95 |
|   Register               |     0.006 |    20852 |    106400 |           19.60 |
|   LUT as Distributed RAM |    <0.001 |     1014 |     17400 |            5.83 |
|   LUT as Shift Register  |    <0.001 |      389 |     17400 |            2.24 |
|   F7/F8 Muxes            |    <0.001 |      106 |     53200 |            0.20 |
|   Others                 |     0.000 |      873 |       --- |             --- |
| Signals                  |     0.135 |    40899 |       --- |             --- |
| Block RAM                |     0.012 |       23 |       140 |           16.43 |
| PLL                      |     0.107 |        1 |         4 |           25.00 |
| DSPs                     |     0.035 |       81 |       220 |           36.82 |
| I/O                      |     0.044 |       85 |       200 |           42.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     2.231 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.415 |       0.395 |      0.021 |
| Vccaux    |       1.800 |     0.073 |       0.055 |      0.017 |
| Vcco33    |       3.300 |     0.013 |       0.012 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.759 |       0.722 |      0.037 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                      | Constraint (ns) |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_1          | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]      |            10.0 |
| gclk                | clk_100                                                                                     |            10.0 |
| vga_clk_ins/clk_fb  | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clk_fb  |            40.0 |
| vga_clk_ins/clkout0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0 |            15.4 |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| xillydemo                             |     2.069 |
|   audio                               |     0.004 |
|     playback_fifo                     |     0.002 |
|       U0                              |     0.002 |
|     record_fifo                       |     0.001 |
|       U0                              |     0.001 |
|   fifo_32_0                           |     0.001 |
|     U0                                |     0.001 |
|       inst_fifo_gen                   |     0.001 |
|   fifo_32_1                           |     0.002 |
|     U0                                |     0.002 |
|       inst_fifo_gen                   |     0.002 |
|   fifo_8                              |     0.001 |
|     U0                                |     0.001 |
|       inst_fifo_gen                   |     0.001 |
|   test_fpga_design                    |     0.316 |
|     grp_attention_fu_143              |     0.315 |
|       attn_output_2D_0_V_U            |     0.001 |
|       attn_weights_0_V_U              |     0.002 |
|       dut_mul_58ns_56s_QgW_U62        |     0.009 |
|       grp_GEMM_3D_float_1_fu_376      |     0.005 |
|       grp_GEMM_3D_float_fu_383        |     0.004 |
|       grp_apply_rotary_pos_emb_fu_364 |     0.007 |
|       grp_linear_forward_no_mu_fu_313 |     0.177 |
|       grp_quantize_activation_fu_354  |     0.010 |
|       grp_rms_norm_24_s_fu_334        |     0.077 |
|       grp_softmax_1_2_6_s_fu_343      |     0.012 |
|       k_embed_0_V_U                   |     0.001 |
|       q_embed_0_V_U                   |     0.002 |
|   xillybus_ins                        |     1.691 |
|     system_i                          |     1.668 |
|       vivado_system_i                 |     1.668 |
|     xillybus_core_ins                 |     0.023 |
+---------------------------------------+-----------+


