// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "04/01/2019 19:29:22"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tap (
	CLOCK_50,
	KEY,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
input 	[3:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("tap_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \drawer|VGA|mypll|altpll_component|pll~CLK1 ;
wire \drawer|VGA|mypll|altpll_component|pll~CLK2 ;
wire \drawer|VGA|mypll|altpll_component|pll~CLK3 ;
wire \drawer|VGA|mypll|altpll_component|pll~CLK4 ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \drawer|VGA|mypll|altpll_component|pll~FBOUT ;
wire \drawer|VGA|mypll|altpll_component|_clk0 ;
wire \drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \drawer|VGA|controller|Add0~0_combout ;
wire \KEY[0]~input_o ;
wire \drawer|VGA|controller|Add0~1 ;
wire \drawer|VGA|controller|Add0~2_combout ;
wire \drawer|VGA|controller|Add0~3 ;
wire \drawer|VGA|controller|Add0~4_combout ;
wire \drawer|VGA|controller|Add0~5 ;
wire \drawer|VGA|controller|Add0~6_combout ;
wire \drawer|VGA|controller|Add0~7 ;
wire \drawer|VGA|controller|Add0~8_combout ;
wire \drawer|VGA|controller|Add0~9 ;
wire \drawer|VGA|controller|Add0~11 ;
wire \drawer|VGA|controller|Add0~12_combout ;
wire \drawer|VGA|controller|Equal0~0_combout ;
wire \drawer|VGA|controller|Add0~13 ;
wire \drawer|VGA|controller|Add0~14_combout ;
wire \drawer|VGA|controller|Add0~15 ;
wire \drawer|VGA|controller|Add0~16_combout ;
wire \drawer|VGA|controller|xCounter~1_combout ;
wire \drawer|VGA|controller|Add0~17 ;
wire \drawer|VGA|controller|Add0~18_combout ;
wire \drawer|VGA|controller|xCounter~0_combout ;
wire \drawer|VGA|controller|Equal0~1_combout ;
wire \drawer|VGA|controller|Equal0~2_combout ;
wire \drawer|VGA|controller|Add0~10_combout ;
wire \drawer|VGA|controller|xCounter~2_combout ;
wire \drawer|VGA|controller|VGA_HS1~0_combout ;
wire \drawer|VGA|controller|VGA_HS1~1_combout ;
wire \drawer|VGA|controller|VGA_HS1~2_combout ;
wire \drawer|VGA|controller|VGA_HS1~q ;
wire \drawer|VGA|controller|VGA_HS~q ;
wire \drawer|VGA|controller|Add1~0_combout ;
wire \drawer|VGA|controller|yCounter[0]~10_combout ;
wire \drawer|VGA|controller|Add1~1 ;
wire \drawer|VGA|controller|Add1~2_combout ;
wire \drawer|VGA|controller|yCounter[1]~9_combout ;
wire \drawer|VGA|controller|Add1~3 ;
wire \drawer|VGA|controller|Add1~4_combout ;
wire \drawer|VGA|controller|yCounter[2]~7_combout ;
wire \drawer|VGA|controller|Add1~5 ;
wire \drawer|VGA|controller|Add1~6_combout ;
wire \drawer|VGA|controller|yCounter[3]~6_combout ;
wire \drawer|VGA|controller|Add1~7 ;
wire \drawer|VGA|controller|Add1~9 ;
wire \drawer|VGA|controller|Add1~10_combout ;
wire \drawer|VGA|controller|yCounter[5]~4_combout ;
wire \drawer|VGA|controller|Add1~11 ;
wire \drawer|VGA|controller|Add1~12_combout ;
wire \drawer|VGA|controller|yCounter[6]~3_combout ;
wire \drawer|VGA|controller|always1~2_combout ;
wire \drawer|VGA|controller|Add1~13 ;
wire \drawer|VGA|controller|Add1~14_combout ;
wire \drawer|VGA|controller|yCounter[7]~2_combout ;
wire \drawer|VGA|controller|Add1~15 ;
wire \drawer|VGA|controller|Add1~16_combout ;
wire \drawer|VGA|controller|yCounter[8]~1_combout ;
wire \drawer|VGA|controller|Add1~17 ;
wire \drawer|VGA|controller|Add1~18_combout ;
wire \drawer|VGA|controller|yCounter[9]~8_combout ;
wire \drawer|VGA|controller|always1~0_combout ;
wire \drawer|VGA|controller|always1~1_combout ;
wire \drawer|VGA|controller|yCounter[8]~0_combout ;
wire \drawer|VGA|controller|Add1~8_combout ;
wire \drawer|VGA|controller|yCounter[4]~5_combout ;
wire \drawer|VGA|controller|VGA_VS1~0_combout ;
wire \drawer|VGA|controller|VGA_VS1~1_combout ;
wire \drawer|VGA|controller|VGA_VS1~2_combout ;
wire \drawer|VGA|controller|VGA_VS1~q ;
wire \drawer|VGA|controller|VGA_VS~feeder_combout ;
wire \drawer|VGA|controller|VGA_VS~q ;
wire \drawer|VGA|controller|VGA_BLANK1~0_combout ;
wire \drawer|VGA|controller|VGA_BLANK1~1_combout ;
wire \drawer|VGA|controller|VGA_BLANK1~q ;
wire \drawer|VGA|controller|VGA_BLANK~feeder_combout ;
wire \drawer|VGA|controller|VGA_BLANK~q ;
wire \drawer|VGA|controller|controller_translator|Add0~1 ;
wire \drawer|VGA|controller|controller_translator|Add0~3 ;
wire \drawer|VGA|controller|controller_translator|Add0~5 ;
wire \drawer|VGA|controller|controller_translator|Add0~7 ;
wire \drawer|VGA|controller|controller_translator|Add0~9 ;
wire \drawer|VGA|controller|controller_translator|Add0~11 ;
wire \drawer|VGA|controller|controller_translator|Add0~13 ;
wire \drawer|VGA|controller|controller_translator|Add0~14_combout ;
wire \drawer|VGA|controller|controller_translator|Add0~12_combout ;
wire \drawer|VGA|controller|controller_translator|Add0~10_combout ;
wire \drawer|VGA|controller|controller_translator|Add0~8_combout ;
wire \drawer|VGA|controller|controller_translator|Add0~6_combout ;
wire \drawer|VGA|controller|controller_translator|Add0~4_combout ;
wire \drawer|VGA|controller|controller_translator|Add0~2_combout ;
wire \drawer|VGA|controller|controller_translator|Add0~0_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[5]~1 ;
wire \drawer|VGA|controller|controller_translator|mem_address[6]~3 ;
wire \drawer|VGA|controller|controller_translator|mem_address[7]~5 ;
wire \drawer|VGA|controller|controller_translator|mem_address[8]~7 ;
wire \drawer|VGA|controller|controller_translator|mem_address[9]~9 ;
wire \drawer|VGA|controller|controller_translator|mem_address[10]~11 ;
wire \drawer|VGA|controller|controller_translator|mem_address[11]~13 ;
wire \drawer|VGA|controller|controller_translator|mem_address[12]~15 ;
wire \drawer|VGA|controller|controller_translator|mem_address[13]~17 ;
wire \drawer|VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \rate|case01|out[0]~28_combout ;
wire \rate|case01|out[0]~feeder_combout ;
wire \rate|case01|out[17]~30_combout ;
wire \rate|case01|out[0]~29 ;
wire \rate|case01|out[1]~31_combout ;
wire \rate|case01|out[1]~feeder_combout ;
wire \rate|case01|out[1]~32 ;
wire \rate|case01|out[2]~33_combout ;
wire \rate|case01|out[2]~feeder_combout ;
wire \rate|case01|out[2]~34 ;
wire \rate|case01|out[3]~35_combout ;
wire \rate|case01|out[3]~feeder_combout ;
wire \rate|case01|out[3]~36 ;
wire \rate|case01|out[4]~37_combout ;
wire \rate|case01|out[4]~feeder_combout ;
wire \rate|case01|out[4]~38 ;
wire \rate|case01|out[5]~39_combout ;
wire \rate|case01|out[5]~feeder_combout ;
wire \rate|case01|out[5]~40 ;
wire \rate|case01|out[6]~41_combout ;
wire \rate|case01|out[6]~feeder_combout ;
wire \rate|case01|out[6]~42 ;
wire \rate|case01|out[7]~43_combout ;
wire \rate|case01|out[7]~feeder_combout ;
wire \~GND~combout ;
wire \rate|case01|out[7]~44 ;
wire \rate|case01|out[8]~45_combout ;
wire \rate|case01|out[8]~feeder_combout ;
wire \rate|case01|out[8]~46 ;
wire \rate|case01|out[9]~47_combout ;
wire \rate|case01|out[9]~feeder_combout ;
wire \rate|case01|out[9]~48 ;
wire \rate|case01|out[10]~49_combout ;
wire \rate|case01|out[10]~feeder_combout ;
wire \rate|case01|out[10]~50 ;
wire \rate|case01|out[11]~51_combout ;
wire \rate|case01|out[11]~feeder_combout ;
wire \rate|case01|out[11]~52 ;
wire \rate|case01|out[12]~53_combout ;
wire \rate|case01|out[12]~feeder_combout ;
wire \rate|case01|out[12]~54 ;
wire \rate|case01|out[13]~55_combout ;
wire \rate|case01|out[13]~feeder_combout ;
wire \rate|case01|out[13]~56 ;
wire \rate|case01|out[14]~57_combout ;
wire \rate|case01|out[14]~feeder_combout ;
wire \rate|case01|out[14]~58 ;
wire \rate|case01|out[15]~59_combout ;
wire \rate|case01|out[15]~feeder_combout ;
wire \rate|Equal1~3_combout ;
wire \rate|Equal1~1_combout ;
wire \rate|Equal1~2_combout ;
wire \rate|Equal1~0_combout ;
wire \rate|Equal1~4_combout ;
wire \rate|case01|out[15]~60 ;
wire \rate|case01|out[16]~61_combout ;
wire \rate|case01|out[16]~feeder_combout ;
wire \rate|case01|out[16]~62 ;
wire \rate|case01|out[17]~63_combout ;
wire \rate|case01|out[17]~feeder_combout ;
wire \rate|case01|out[17]~64 ;
wire \rate|case01|out[18]~65_combout ;
wire \rate|case01|out[18]~66 ;
wire \rate|case01|out[19]~67_combout ;
wire \rate|case01|out[19]~68 ;
wire \rate|case01|out[20]~69_combout ;
wire \rate|case01|out[20]~70 ;
wire \rate|case01|out[21]~71_combout ;
wire \rate|case01|out[21]~72 ;
wire \rate|case01|out[22]~73_combout ;
wire \rate|case01|out[22]~74 ;
wire \rate|case01|out[23]~75_combout ;
wire \rate|case01|out[23]~76 ;
wire \rate|case01|out[24]~77_combout ;
wire \rate|case01|out[24]~78 ;
wire \rate|case01|out[25]~79_combout ;
wire \rate|case01|out[25]~80 ;
wire \rate|case01|out[26]~81_combout ;
wire \rate|case01|out[26]~82 ;
wire \rate|case01|out[27]~83_combout ;
wire \rate|Equal1~7_combout ;
wire \rate|Equal1~6_combout ;
wire \rate|Equal1~5_combout ;
wire \rtl~0_combout ;
wire \rtl~0clkctrl_outclk ;
wire \nxt.init1~feeder_combout ;
wire \nxt.init1~q ;
wire \cur.init1~feeder_combout ;
wire \cur.init1~q ;
wire \nxt.init2~0_combout ;
wire \nxt.init2~q ;
wire \cur.init2~feeder_combout ;
wire \cur.init2~q ;
wire \nxt.init3~feeder_combout ;
wire \nxt.init3~q ;
wire \cur.init3~feeder_combout ;
wire \cur.init3~q ;
wire \nxt.init4~feeder_combout ;
wire \nxt.init4~q ;
wire \cur.init4~feeder_combout ;
wire \cur.init4~q ;
wire \nxt.init5~q ;
wire \cur.init5~q ;
wire \nxt.init6~feeder_combout ;
wire \nxt.init6~q ;
wire \cur.init6~feeder_combout ;
wire \cur.init6~q ;
wire \nxt.init7~q ;
wire \cur.init7~q ;
wire \nxt.init8~feeder_combout ;
wire \nxt.init8~q ;
wire \cur.init8~feeder_combout ;
wire \cur.init8~q ;
wire \nxt.init9~feeder_combout ;
wire \nxt.init9~q ;
wire \cur.init9~feeder_combout ;
wire \cur.init9~q ;
wire \Selector18~0_combout ;
wire \Selector13~0_combout ;
wire \nxt.init10~q ;
wire \cur.init10~feeder_combout ;
wire \cur.init10~q ;
wire \nxt.init11~feeder_combout ;
wire \nxt.init11~q ;
wire \cur.init11~feeder_combout ;
wire \cur.init11~q ;
wire \WideOr13~0_combout ;
wire \WideOr2~0_combout ;
wire \Add5~0_combout ;
wire \Selector9~0_combout ;
wire \Add5~1 ;
wire \Add5~2_combout ;
wire \Selector8~0_combout ;
wire \Add5~3 ;
wire \Add5~4_combout ;
wire \Selector7~0_combout ;
wire \Add5~5 ;
wire \Add5~6_combout ;
wire \Selector6~0_combout ;
wire \Equal1~1_combout ;
wire \starty[6]~0_combout ;
wire \Add5~7 ;
wire \Add5~8_combout ;
wire \Selector5~0_combout ;
wire \Add5~9 ;
wire \Add5~10_combout ;
wire \Selector4~0_combout ;
wire \Add5~11 ;
wire \Add5~12_combout ;
wire \Selector3~0_combout ;
wire \Equal1~0_combout ;
wire \in~0_combout ;
wire \nxt.draw~q ;
wire \cur.draw~feeder_combout ;
wire \cur.draw~q ;
wire \Selector10~0_combout ;
wire \Add0~0_combout ;
wire \count~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Equal0~0_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \count~1_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \count~2_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Equal0~1_combout ;
wire \Selector10~1_combout ;
wire \nxt.stay~q ;
wire \cur.stay~feeder_combout ;
wire \cur.stay~q ;
wire \nxt~26_combout ;
wire \nxt.stop~q ;
wire \cur.stop~feeder_combout ;
wire \cur.stop~q ;
wire \nxt.update~q ;
wire \cur.update~q ;
wire \Selector11~0_combout ;
wire \nxt.predraw~q ;
wire \cur.predraw~q ;
wire \Selector15~0_combout ;
wire \WideOr11~0_combout ;
wire \WideOr11~combout ;
wire \Selector16~1_combout ;
wire \Selector16~0_combout ;
wire \Selector16~2_combout ;
wire \Selector17~0_combout ;
wire \Selector18~1_combout ;
wire \Selector13~1_combout ;
wire \Selector14~0_combout ;
wire \drawer|c0|offset_x[3]~13 ;
wire \drawer|c0|offset_x[4]~14_combout ;
wire \drawer|c0|offset_x[0]~6_combout ;
wire \drawer|c0|LessThan0~0_combout ;
wire \drawer|c0|offset_x[0]~5_combout ;
wire \drawer|c0|first_draw~0_combout ;
wire \drawer|c0|first_draw~q ;
wire \drawer|c0|offset_x[0]~7 ;
wire \drawer|c0|offset_x[1]~8_combout ;
wire \drawer|c0|offset_x[1]~9 ;
wire \drawer|c0|offset_x[2]~10_combout ;
wire \drawer|c0|offset_x[2]~11 ;
wire \drawer|c0|offset_x[3]~12_combout ;
wire \Selector19~0_combout ;
wire \drawer|d0|out_x[0]~9 ;
wire \drawer|d0|out_x[1]~11 ;
wire \drawer|d0|out_x[2]~13 ;
wire \drawer|d0|out_x[3]~15 ;
wire \drawer|d0|out_x[4]~17 ;
wire \drawer|d0|out_x[5]~18_combout ;
wire \drawer|c0|offset_y[0]~4_combout ;
wire \drawer|c0|offset_y[0]~5 ;
wire \drawer|c0|offset_y[1]~6_combout ;
wire \drawer|c0|offset_y[1]~7 ;
wire \drawer|c0|offset_y[2]~8_combout ;
wire \drawer|c0|offset_y[2]~9 ;
wire \drawer|c0|offset_y[3]~10_combout ;
wire \drawer|d0|out_y[0]~8 ;
wire \drawer|d0|out_y[1]~10 ;
wire \drawer|d0|out_y[2]~12 ;
wire \drawer|d0|out_y[3]~14 ;
wire \drawer|d0|out_y[4]~15_combout ;
wire \drawer|d0|out_y[4]~16 ;
wire \drawer|d0|out_y[5]~17_combout ;
wire \drawer|d0|out_y[3]~13_combout ;
wire \drawer|d0|out_y[5]~18 ;
wire \drawer|d0|out_y[6]~19_combout ;
wire \drawer|VGA|LessThan3~0_combout ;
wire \Selector12~0_combout ;
wire \drawer|d0|out_x[5]~19 ;
wire \drawer|d0|out_x[6]~21 ;
wire \drawer|d0|out_x[7]~22_combout ;
wire \drawer|d0|out_x[6]~20_combout ;
wire \drawer|VGA|valid_160x120~0_combout ;
wire \drawer|d0|out_y[2]~11_combout ;
wire \drawer|d0|out_y[1]~9_combout ;
wire \drawer|d0|out_y[0]~7_combout ;
wire \drawer|VGA|user_input_translator|Add0~1 ;
wire \drawer|VGA|user_input_translator|Add0~3 ;
wire \drawer|VGA|user_input_translator|Add0~5 ;
wire \drawer|VGA|user_input_translator|Add0~7 ;
wire \drawer|VGA|user_input_translator|Add0~9 ;
wire \drawer|VGA|user_input_translator|Add0~11 ;
wire \drawer|VGA|user_input_translator|Add0~13 ;
wire \drawer|VGA|user_input_translator|Add0~14_combout ;
wire \drawer|VGA|user_input_translator|Add0~12_combout ;
wire \drawer|VGA|user_input_translator|Add0~10_combout ;
wire \drawer|VGA|user_input_translator|Add0~8_combout ;
wire \drawer|VGA|user_input_translator|Add0~6_combout ;
wire \drawer|VGA|user_input_translator|Add0~4_combout ;
wire \drawer|VGA|user_input_translator|Add0~2_combout ;
wire \drawer|VGA|user_input_translator|Add0~0_combout ;
wire \drawer|VGA|user_input_translator|mem_address[5]~1 ;
wire \drawer|VGA|user_input_translator|mem_address[6]~3 ;
wire \drawer|VGA|user_input_translator|mem_address[7]~5 ;
wire \drawer|VGA|user_input_translator|mem_address[8]~7 ;
wire \drawer|VGA|user_input_translator|mem_address[9]~9 ;
wire \drawer|VGA|user_input_translator|mem_address[10]~11 ;
wire \drawer|VGA|user_input_translator|mem_address[11]~13 ;
wire \drawer|VGA|user_input_translator|mem_address[12]~15 ;
wire \drawer|VGA|user_input_translator|mem_address[13]~17 ;
wire \drawer|VGA|user_input_translator|mem_address[14]~18_combout ;
wire \drawer|VGA|user_input_translator|mem_address[13]~16_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \Selector1~0_combout ;
wire \drawer|d0|out_x[0]~8_combout ;
wire \drawer|d0|out_x[1]~10_combout ;
wire \drawer|d0|out_x[2]~12_combout ;
wire \drawer|d0|out_x[3]~14_combout ;
wire \drawer|d0|out_x[4]~16_combout ;
wire \drawer|VGA|user_input_translator|mem_address[5]~0_combout ;
wire \drawer|VGA|user_input_translator|mem_address[6]~2_combout ;
wire \drawer|VGA|user_input_translator|mem_address[7]~4_combout ;
wire \drawer|VGA|user_input_translator|mem_address[8]~6_combout ;
wire \drawer|VGA|user_input_translator|mem_address[9]~8_combout ;
wire \drawer|VGA|user_input_translator|mem_address[10]~10_combout ;
wire \drawer|VGA|user_input_translator|mem_address[11]~12_combout ;
wire \drawer|VGA|user_input_translator|mem_address[12]~14_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \drawer|VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \drawer|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \drawer|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \drawer|VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \drawer|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \drawer|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \drawer|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \Selector2~1_combout ;
wire \Selector2~0_combout ;
wire \Selector2~2_combout ;
wire \drawer|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \drawer|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \drawer|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire \ones~0_combout ;
wire \SW[0]~input_o ;
wire \in~1_combout ;
wire \in~q ;
wire \always0~0_combout ;
wire \ones[0]~1_combout ;
wire \ones~3_combout ;
wire \ones~4_combout ;
wire \ones~2_combout ;
wire \h0|WideOr6~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \h0|WideOr2~0_combout ;
wire \h0|WideOr1~0_combout ;
wire \h0|WideOr0~0_combout ;
wire \tens~3_combout ;
wire \LessThan1~0_combout ;
wire \thousands[0]~0_combout ;
wire \tens~2_combout ;
wire \tens~0_combout ;
wire \tens~1_combout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \h1|WideOr2~0_combout ;
wire \h1|WideOr1~0_combout ;
wire \h1|WideOr0~0_combout ;
wire \hundreds~0_combout ;
wire \LessThan2~0_combout ;
wire \thousands[0]~1_combout ;
wire \hundreds~2_combout ;
wire \hundreds~3_combout ;
wire \hundreds~1_combout ;
wire \h2|WideOr6~0_combout ;
wire \h2|WideOr5~0_combout ;
wire \h2|WideOr4~0_combout ;
wire \h2|WideOr3~0_combout ;
wire \h2|WideOr2~0_combout ;
wire \h2|WideOr1~0_combout ;
wire \h2|WideOr0~0_combout ;
wire \LessThan3~0_combout ;
wire \thousands[0]~2_combout ;
wire \thousands[1]~3_combout ;
wire \thousands[2]~4_combout ;
wire \thousands[2]~5_combout ;
wire \thousands[2]~6_combout ;
wire \thousands[3]~7_combout ;
wire \h3|WideOr6~0_combout ;
wire \h3|WideOr5~0_combout ;
wire \h3|WideOr4~0_combout ;
wire \h3|WideOr3~0_combout ;
wire \h3|WideOr2~0_combout ;
wire \h3|WideOr1~0_combout ;
wire \h3|WideOr0~0_combout ;
wire [3:0] thousands;
wire [6:0] \drawer|d0|out_y ;
wire [3:0] hundreds;
wire [3:0] tens;
wire [7:0] \drawer|d0|out_x ;
wire [3:0] ones;
wire [27:0] \rate|case01|out ;
wire [2:0] \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [7:0] count;
wire [1:0] \drawer|VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [9:0] \drawer|VGA|controller|xCounter ;
wire [2:0] \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [4:0] \drawer|c0|offset_y ;
wire [2:0] \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [9:0] \drawer|VGA|controller|yCounter ;
wire [2:0] \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [2:0] colour;
wire [1:0] \drawer|VGA|VideoMemory|auto_generated|address_reg_b ;
wire [4:0] \drawer|c0|offset_x ;
wire [2:0] \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [6:0] starty;
wire [7:0] startx;

wire [4:0] \drawer|VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \drawer|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \drawer|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \drawer|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \drawer|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \drawer|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \drawer|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \drawer|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \drawer|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \drawer|VGA|mypll|altpll_component|_clk0  = \drawer|VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \drawer|VGA|mypll|altpll_component|pll~CLK1  = \drawer|VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \drawer|VGA|mypll|altpll_component|pll~CLK2  = \drawer|VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \drawer|VGA|mypll|altpll_component|pll~CLK3  = \drawer|VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \drawer|VGA|mypll|altpll_component|pll~CLK4  = \drawer|VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \drawer|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \drawer|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \drawer|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \drawer|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \drawer|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \drawer|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \drawer|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \drawer|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \drawer|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \drawer|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \drawer|VGA|VideoMemory|auto_generated|ram_block1a8  = \drawer|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \drawer|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \drawer|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \drawer|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \drawer|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \drawer|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \drawer|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\drawer|VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\drawer|VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\drawer|VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\h0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\h0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\h0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\h0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\h0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\h0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\h0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\h1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\h1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\h1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\h1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\h1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\h1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\h1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\h2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\h2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\h2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\h2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\h2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\h2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\h2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\h3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\h3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\h3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\h3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\h3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\h3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\h3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \drawer|VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\drawer|VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\drawer|VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\drawer|VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \drawer|VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \drawer|VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \drawer|VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \drawer|VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \drawer|VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \drawer|VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \drawer|VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \drawer|VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \drawer|VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \drawer|VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \drawer|VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \drawer|VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \drawer|VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \drawer|VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \drawer|VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \drawer|VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \drawer|VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \drawer|VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \drawer|VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \drawer|VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \drawer|VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \drawer|VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \drawer|VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \drawer|VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \drawer|VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \drawer|VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \drawer|VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \drawer|VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \drawer|VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \drawer|VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \drawer|VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \drawer|VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \drawer|VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \drawer|VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \drawer|VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \drawer|VGA|mypll|altpll_component|pll .m = 12;
defparam \drawer|VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \drawer|VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .n = 1;
defparam \drawer|VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \drawer|VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \drawer|VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \drawer|VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \drawer|VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \drawer|VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \drawer|VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \drawer|VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \drawer|VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \drawer|VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \drawer|VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \drawer|VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \drawer|VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \drawer|VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\drawer|VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \drawer|VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \drawer|VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N0
cycloneive_lcell_comb \drawer|VGA|controller|Add0~0 (
// Equation(s):
// \drawer|VGA|controller|Add0~0_combout  = \drawer|VGA|controller|xCounter [0] $ (VCC)
// \drawer|VGA|controller|Add0~1  = CARRY(\drawer|VGA|controller|xCounter [0])

	.dataa(\drawer|VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|VGA|controller|Add0~0_combout ),
	.cout(\drawer|VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \drawer|VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y45_N1
dffeas \drawer|VGA|controller|xCounter[0] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N2
cycloneive_lcell_comb \drawer|VGA|controller|Add0~2 (
// Equation(s):
// \drawer|VGA|controller|Add0~2_combout  = (\drawer|VGA|controller|xCounter [1] & (!\drawer|VGA|controller|Add0~1 )) # (!\drawer|VGA|controller|xCounter [1] & ((\drawer|VGA|controller|Add0~1 ) # (GND)))
// \drawer|VGA|controller|Add0~3  = CARRY((!\drawer|VGA|controller|Add0~1 ) # (!\drawer|VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add0~1 ),
	.combout(\drawer|VGA|controller|Add0~2_combout ),
	.cout(\drawer|VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y45_N3
dffeas \drawer|VGA|controller|xCounter[1] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N4
cycloneive_lcell_comb \drawer|VGA|controller|Add0~4 (
// Equation(s):
// \drawer|VGA|controller|Add0~4_combout  = (\drawer|VGA|controller|xCounter [2] & (\drawer|VGA|controller|Add0~3  $ (GND))) # (!\drawer|VGA|controller|xCounter [2] & (!\drawer|VGA|controller|Add0~3  & VCC))
// \drawer|VGA|controller|Add0~5  = CARRY((\drawer|VGA|controller|xCounter [2] & !\drawer|VGA|controller|Add0~3 ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add0~3 ),
	.combout(\drawer|VGA|controller|Add0~4_combout ),
	.cout(\drawer|VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \drawer|VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y45_N5
dffeas \drawer|VGA|controller|xCounter[2] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N6
cycloneive_lcell_comb \drawer|VGA|controller|Add0~6 (
// Equation(s):
// \drawer|VGA|controller|Add0~6_combout  = (\drawer|VGA|controller|xCounter [3] & (!\drawer|VGA|controller|Add0~5 )) # (!\drawer|VGA|controller|xCounter [3] & ((\drawer|VGA|controller|Add0~5 ) # (GND)))
// \drawer|VGA|controller|Add0~7  = CARRY((!\drawer|VGA|controller|Add0~5 ) # (!\drawer|VGA|controller|xCounter [3]))

	.dataa(\drawer|VGA|controller|xCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add0~5 ),
	.combout(\drawer|VGA|controller|Add0~6_combout ),
	.cout(\drawer|VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \drawer|VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y45_N7
dffeas \drawer|VGA|controller|xCounter[3] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N8
cycloneive_lcell_comb \drawer|VGA|controller|Add0~8 (
// Equation(s):
// \drawer|VGA|controller|Add0~8_combout  = (\drawer|VGA|controller|xCounter [4] & (\drawer|VGA|controller|Add0~7  $ (GND))) # (!\drawer|VGA|controller|xCounter [4] & (!\drawer|VGA|controller|Add0~7  & VCC))
// \drawer|VGA|controller|Add0~9  = CARRY((\drawer|VGA|controller|xCounter [4] & !\drawer|VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add0~7 ),
	.combout(\drawer|VGA|controller|Add0~8_combout ),
	.cout(\drawer|VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \drawer|VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y45_N9
dffeas \drawer|VGA|controller|xCounter[4] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N10
cycloneive_lcell_comb \drawer|VGA|controller|Add0~10 (
// Equation(s):
// \drawer|VGA|controller|Add0~10_combout  = (\drawer|VGA|controller|xCounter [5] & (!\drawer|VGA|controller|Add0~9 )) # (!\drawer|VGA|controller|xCounter [5] & ((\drawer|VGA|controller|Add0~9 ) # (GND)))
// \drawer|VGA|controller|Add0~11  = CARRY((!\drawer|VGA|controller|Add0~9 ) # (!\drawer|VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add0~9 ),
	.combout(\drawer|VGA|controller|Add0~10_combout ),
	.cout(\drawer|VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N12
cycloneive_lcell_comb \drawer|VGA|controller|Add0~12 (
// Equation(s):
// \drawer|VGA|controller|Add0~12_combout  = (\drawer|VGA|controller|xCounter [6] & (\drawer|VGA|controller|Add0~11  $ (GND))) # (!\drawer|VGA|controller|xCounter [6] & (!\drawer|VGA|controller|Add0~11  & VCC))
// \drawer|VGA|controller|Add0~13  = CARRY((\drawer|VGA|controller|xCounter [6] & !\drawer|VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add0~11 ),
	.combout(\drawer|VGA|controller|Add0~12_combout ),
	.cout(\drawer|VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \drawer|VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y45_N13
dffeas \drawer|VGA|controller|xCounter[6] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N18
cycloneive_lcell_comb \drawer|VGA|controller|Equal0~0 (
// Equation(s):
// \drawer|VGA|controller|Equal0~0_combout  = (!\drawer|VGA|controller|xCounter [5] & (!\drawer|VGA|controller|xCounter [6] & (\drawer|VGA|controller|xCounter [0] & \drawer|VGA|controller|xCounter [1])))

	.dataa(\drawer|VGA|controller|xCounter [5]),
	.datab(\drawer|VGA|controller|xCounter [6]),
	.datac(\drawer|VGA|controller|xCounter [0]),
	.datad(\drawer|VGA|controller|xCounter [1]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|Equal0~0 .lut_mask = 16'h1000;
defparam \drawer|VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N14
cycloneive_lcell_comb \drawer|VGA|controller|Add0~14 (
// Equation(s):
// \drawer|VGA|controller|Add0~14_combout  = (\drawer|VGA|controller|xCounter [7] & (!\drawer|VGA|controller|Add0~13 )) # (!\drawer|VGA|controller|xCounter [7] & ((\drawer|VGA|controller|Add0~13 ) # (GND)))
// \drawer|VGA|controller|Add0~15  = CARRY((!\drawer|VGA|controller|Add0~13 ) # (!\drawer|VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add0~13 ),
	.combout(\drawer|VGA|controller|Add0~14_combout ),
	.cout(\drawer|VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y45_N15
dffeas \drawer|VGA|controller|xCounter[7] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N16
cycloneive_lcell_comb \drawer|VGA|controller|Add0~16 (
// Equation(s):
// \drawer|VGA|controller|Add0~16_combout  = (\drawer|VGA|controller|xCounter [8] & (\drawer|VGA|controller|Add0~15  $ (GND))) # (!\drawer|VGA|controller|xCounter [8] & (!\drawer|VGA|controller|Add0~15  & VCC))
// \drawer|VGA|controller|Add0~17  = CARRY((\drawer|VGA|controller|xCounter [8] & !\drawer|VGA|controller|Add0~15 ))

	.dataa(\drawer|VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add0~15 ),
	.combout(\drawer|VGA|controller|Add0~16_combout ),
	.cout(\drawer|VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \drawer|VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N26
cycloneive_lcell_comb \drawer|VGA|controller|xCounter~1 (
// Equation(s):
// \drawer|VGA|controller|xCounter~1_combout  = (!\drawer|VGA|controller|Equal0~2_combout  & \drawer|VGA|controller|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\drawer|VGA|controller|Equal0~2_combout ),
	.datad(\drawer|VGA|controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter~1 .lut_mask = 16'h0F00;
defparam \drawer|VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N27
dffeas \drawer|VGA|controller|xCounter[8] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N18
cycloneive_lcell_comb \drawer|VGA|controller|Add0~18 (
// Equation(s):
// \drawer|VGA|controller|Add0~18_combout  = \drawer|VGA|controller|Add0~17  $ (\drawer|VGA|controller|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\drawer|VGA|controller|xCounter [9]),
	.cin(\drawer|VGA|controller|Add0~17 ),
	.combout(\drawer|VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \drawer|VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N28
cycloneive_lcell_comb \drawer|VGA|controller|xCounter~0 (
// Equation(s):
// \drawer|VGA|controller|xCounter~0_combout  = (!\drawer|VGA|controller|Equal0~2_combout  & \drawer|VGA|controller|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\drawer|VGA|controller|Equal0~2_combout ),
	.datad(\drawer|VGA|controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter~0 .lut_mask = 16'h0F00;
defparam \drawer|VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N29
dffeas \drawer|VGA|controller|xCounter[9] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N28
cycloneive_lcell_comb \drawer|VGA|controller|Equal0~1 (
// Equation(s):
// \drawer|VGA|controller|Equal0~1_combout  = (\drawer|VGA|controller|xCounter [9] & (!\drawer|VGA|controller|xCounter [7] & (\drawer|VGA|controller|xCounter [4] & \drawer|VGA|controller|xCounter [8])))

	.dataa(\drawer|VGA|controller|xCounter [9]),
	.datab(\drawer|VGA|controller|xCounter [7]),
	.datac(\drawer|VGA|controller|xCounter [4]),
	.datad(\drawer|VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|Equal0~1 .lut_mask = 16'h2000;
defparam \drawer|VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N6
cycloneive_lcell_comb \drawer|VGA|controller|Equal0~2 (
// Equation(s):
// \drawer|VGA|controller|Equal0~2_combout  = (\drawer|VGA|controller|xCounter [2] & (\drawer|VGA|controller|Equal0~0_combout  & (\drawer|VGA|controller|xCounter [3] & \drawer|VGA|controller|Equal0~1_combout )))

	.dataa(\drawer|VGA|controller|xCounter [2]),
	.datab(\drawer|VGA|controller|Equal0~0_combout ),
	.datac(\drawer|VGA|controller|xCounter [3]),
	.datad(\drawer|VGA|controller|Equal0~1_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \drawer|VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N24
cycloneive_lcell_comb \drawer|VGA|controller|xCounter~2 (
// Equation(s):
// \drawer|VGA|controller|xCounter~2_combout  = (!\drawer|VGA|controller|Equal0~2_combout  & \drawer|VGA|controller|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\drawer|VGA|controller|Equal0~2_combout ),
	.datad(\drawer|VGA|controller|Add0~10_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter~2 .lut_mask = 16'h0F00;
defparam \drawer|VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y45_N25
dffeas \drawer|VGA|controller|xCounter[5] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N10
cycloneive_lcell_comb \drawer|VGA|controller|VGA_HS1~0 (
// Equation(s):
// \drawer|VGA|controller|VGA_HS1~0_combout  = (\drawer|VGA|controller|xCounter [2]) # ((\drawer|VGA|controller|xCounter [3]) # ((\drawer|VGA|controller|xCounter [0] & \drawer|VGA|controller|xCounter [1])))

	.dataa(\drawer|VGA|controller|xCounter [2]),
	.datab(\drawer|VGA|controller|xCounter [3]),
	.datac(\drawer|VGA|controller|xCounter [0]),
	.datad(\drawer|VGA|controller|xCounter [1]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEEE;
defparam \drawer|VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N12
cycloneive_lcell_comb \drawer|VGA|controller|VGA_HS1~1 (
// Equation(s):
// \drawer|VGA|controller|VGA_HS1~1_combout  = (\drawer|VGA|controller|xCounter [5] & (\drawer|VGA|controller|xCounter [4] & (\drawer|VGA|controller|xCounter [6] & \drawer|VGA|controller|VGA_HS1~0_combout ))) # (!\drawer|VGA|controller|xCounter [5] & 
// (!\drawer|VGA|controller|xCounter [6] & ((!\drawer|VGA|controller|VGA_HS1~0_combout ) # (!\drawer|VGA|controller|xCounter [4]))))

	.dataa(\drawer|VGA|controller|xCounter [5]),
	.datab(\drawer|VGA|controller|xCounter [4]),
	.datac(\drawer|VGA|controller|xCounter [6]),
	.datad(\drawer|VGA|controller|VGA_HS1~0_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_HS1~1 .lut_mask = 16'h8105;
defparam \drawer|VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y45_N16
cycloneive_lcell_comb \drawer|VGA|controller|VGA_HS1~2 (
// Equation(s):
// \drawer|VGA|controller|VGA_HS1~2_combout  = (\drawer|VGA|controller|VGA_HS1~1_combout ) # (((\drawer|VGA|controller|xCounter [8]) # (!\drawer|VGA|controller|xCounter [9])) # (!\drawer|VGA|controller|xCounter [7]))

	.dataa(\drawer|VGA|controller|VGA_HS1~1_combout ),
	.datab(\drawer|VGA|controller|xCounter [7]),
	.datac(\drawer|VGA|controller|xCounter [9]),
	.datad(\drawer|VGA|controller|xCounter [8]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_HS1~2 .lut_mask = 16'hFFBF;
defparam \drawer|VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y45_N17
dffeas \drawer|VGA|controller|VGA_HS1 (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \drawer|VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y69_N5
dffeas \drawer|VGA|controller|VGA_HS (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\drawer|VGA|controller|VGA_HS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \drawer|VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N12
cycloneive_lcell_comb \drawer|VGA|controller|Add1~0 (
// Equation(s):
// \drawer|VGA|controller|Add1~0_combout  = \drawer|VGA|controller|yCounter [0] $ (VCC)
// \drawer|VGA|controller|Add1~1  = CARRY(\drawer|VGA|controller|yCounter [0])

	.dataa(\drawer|VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|VGA|controller|Add1~0_combout ),
	.cout(\drawer|VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \drawer|VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N6
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[0]~10 (
// Equation(s):
// \drawer|VGA|controller|yCounter[0]~10_combout  = (\drawer|VGA|controller|yCounter[8]~0_combout  & (((\drawer|VGA|controller|yCounter [0] & !\drawer|VGA|controller|Equal0~2_combout )))) # (!\drawer|VGA|controller|yCounter[8]~0_combout  & 
// ((\drawer|VGA|controller|Add1~0_combout ) # ((\drawer|VGA|controller|yCounter [0] & !\drawer|VGA|controller|Equal0~2_combout ))))

	.dataa(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datab(\drawer|VGA|controller|Add1~0_combout ),
	.datac(\drawer|VGA|controller|yCounter [0]),
	.datad(\drawer|VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[0]~10 .lut_mask = 16'h44F4;
defparam \drawer|VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N7
dffeas \drawer|VGA|controller|yCounter[0] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N14
cycloneive_lcell_comb \drawer|VGA|controller|Add1~2 (
// Equation(s):
// \drawer|VGA|controller|Add1~2_combout  = (\drawer|VGA|controller|yCounter [1] & (!\drawer|VGA|controller|Add1~1 )) # (!\drawer|VGA|controller|yCounter [1] & ((\drawer|VGA|controller|Add1~1 ) # (GND)))
// \drawer|VGA|controller|Add1~3  = CARRY((!\drawer|VGA|controller|Add1~1 ) # (!\drawer|VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add1~1 ),
	.combout(\drawer|VGA|controller|Add1~2_combout ),
	.cout(\drawer|VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N8
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[1]~9 (
// Equation(s):
// \drawer|VGA|controller|yCounter[1]~9_combout  = (\drawer|VGA|controller|yCounter[8]~0_combout  & (((\drawer|VGA|controller|yCounter [1] & !\drawer|VGA|controller|Equal0~2_combout )))) # (!\drawer|VGA|controller|yCounter[8]~0_combout  & 
// ((\drawer|VGA|controller|Add1~2_combout ) # ((\drawer|VGA|controller|yCounter [1] & !\drawer|VGA|controller|Equal0~2_combout ))))

	.dataa(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datab(\drawer|VGA|controller|Add1~2_combout ),
	.datac(\drawer|VGA|controller|yCounter [1]),
	.datad(\drawer|VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[1]~9 .lut_mask = 16'h44F4;
defparam \drawer|VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N9
dffeas \drawer|VGA|controller|yCounter[1] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N16
cycloneive_lcell_comb \drawer|VGA|controller|Add1~4 (
// Equation(s):
// \drawer|VGA|controller|Add1~4_combout  = (\drawer|VGA|controller|yCounter [2] & (\drawer|VGA|controller|Add1~3  $ (GND))) # (!\drawer|VGA|controller|yCounter [2] & (!\drawer|VGA|controller|Add1~3  & VCC))
// \drawer|VGA|controller|Add1~5  = CARRY((\drawer|VGA|controller|yCounter [2] & !\drawer|VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add1~3 ),
	.combout(\drawer|VGA|controller|Add1~4_combout ),
	.cout(\drawer|VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \drawer|VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N4
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[2]~7 (
// Equation(s):
// \drawer|VGA|controller|yCounter[2]~7_combout  = (\drawer|VGA|controller|Equal0~2_combout  & (!\drawer|VGA|controller|yCounter[8]~0_combout  & ((\drawer|VGA|controller|Add1~4_combout )))) # (!\drawer|VGA|controller|Equal0~2_combout  & 
// ((\drawer|VGA|controller|yCounter [2]) # ((!\drawer|VGA|controller|yCounter[8]~0_combout  & \drawer|VGA|controller|Add1~4_combout ))))

	.dataa(\drawer|VGA|controller|Equal0~2_combout ),
	.datab(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datac(\drawer|VGA|controller|yCounter [2]),
	.datad(\drawer|VGA|controller|Add1~4_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[2]~7 .lut_mask = 16'h7350;
defparam \drawer|VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N5
dffeas \drawer|VGA|controller|yCounter[2] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N18
cycloneive_lcell_comb \drawer|VGA|controller|Add1~6 (
// Equation(s):
// \drawer|VGA|controller|Add1~6_combout  = (\drawer|VGA|controller|yCounter [3] & (!\drawer|VGA|controller|Add1~5 )) # (!\drawer|VGA|controller|yCounter [3] & ((\drawer|VGA|controller|Add1~5 ) # (GND)))
// \drawer|VGA|controller|Add1~7  = CARRY((!\drawer|VGA|controller|Add1~5 ) # (!\drawer|VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add1~5 ),
	.combout(\drawer|VGA|controller|Add1~6_combout ),
	.cout(\drawer|VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N0
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[3]~6 (
// Equation(s):
// \drawer|VGA|controller|yCounter[3]~6_combout  = (\drawer|VGA|controller|yCounter[8]~0_combout  & (!\drawer|VGA|controller|Equal0~2_combout  & (\drawer|VGA|controller|yCounter [3]))) # (!\drawer|VGA|controller|yCounter[8]~0_combout  & 
// ((\drawer|VGA|controller|Add1~6_combout ) # ((!\drawer|VGA|controller|Equal0~2_combout  & \drawer|VGA|controller|yCounter [3]))))

	.dataa(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datab(\drawer|VGA|controller|Equal0~2_combout ),
	.datac(\drawer|VGA|controller|yCounter [3]),
	.datad(\drawer|VGA|controller|Add1~6_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[3]~6 .lut_mask = 16'h7530;
defparam \drawer|VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N1
dffeas \drawer|VGA|controller|yCounter[3] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N20
cycloneive_lcell_comb \drawer|VGA|controller|Add1~8 (
// Equation(s):
// \drawer|VGA|controller|Add1~8_combout  = (\drawer|VGA|controller|yCounter [4] & (\drawer|VGA|controller|Add1~7  $ (GND))) # (!\drawer|VGA|controller|yCounter [4] & (!\drawer|VGA|controller|Add1~7  & VCC))
// \drawer|VGA|controller|Add1~9  = CARRY((\drawer|VGA|controller|yCounter [4] & !\drawer|VGA|controller|Add1~7 ))

	.dataa(\drawer|VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add1~7 ),
	.combout(\drawer|VGA|controller|Add1~8_combout ),
	.cout(\drawer|VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \drawer|VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N22
cycloneive_lcell_comb \drawer|VGA|controller|Add1~10 (
// Equation(s):
// \drawer|VGA|controller|Add1~10_combout  = (\drawer|VGA|controller|yCounter [5] & (!\drawer|VGA|controller|Add1~9 )) # (!\drawer|VGA|controller|yCounter [5] & ((\drawer|VGA|controller|Add1~9 ) # (GND)))
// \drawer|VGA|controller|Add1~11  = CARRY((!\drawer|VGA|controller|Add1~9 ) # (!\drawer|VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add1~9 ),
	.combout(\drawer|VGA|controller|Add1~10_combout ),
	.cout(\drawer|VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N30
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[5]~4 (
// Equation(s):
// \drawer|VGA|controller|yCounter[5]~4_combout  = (\drawer|VGA|controller|Equal0~2_combout  & (!\drawer|VGA|controller|yCounter[8]~0_combout  & ((\drawer|VGA|controller|Add1~10_combout )))) # (!\drawer|VGA|controller|Equal0~2_combout  & 
// ((\drawer|VGA|controller|yCounter [5]) # ((!\drawer|VGA|controller|yCounter[8]~0_combout  & \drawer|VGA|controller|Add1~10_combout ))))

	.dataa(\drawer|VGA|controller|Equal0~2_combout ),
	.datab(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datac(\drawer|VGA|controller|yCounter [5]),
	.datad(\drawer|VGA|controller|Add1~10_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[5]~4 .lut_mask = 16'h7350;
defparam \drawer|VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N31
dffeas \drawer|VGA|controller|yCounter[5] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N24
cycloneive_lcell_comb \drawer|VGA|controller|Add1~12 (
// Equation(s):
// \drawer|VGA|controller|Add1~12_combout  = (\drawer|VGA|controller|yCounter [6] & (\drawer|VGA|controller|Add1~11  $ (GND))) # (!\drawer|VGA|controller|yCounter [6] & (!\drawer|VGA|controller|Add1~11  & VCC))
// \drawer|VGA|controller|Add1~13  = CARRY((\drawer|VGA|controller|yCounter [6] & !\drawer|VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add1~11 ),
	.combout(\drawer|VGA|controller|Add1~12_combout ),
	.cout(\drawer|VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \drawer|VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N0
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[6]~3 (
// Equation(s):
// \drawer|VGA|controller|yCounter[6]~3_combout  = (\drawer|VGA|controller|Equal0~2_combout  & (!\drawer|VGA|controller|yCounter[8]~0_combout  & ((\drawer|VGA|controller|Add1~12_combout )))) # (!\drawer|VGA|controller|Equal0~2_combout  & 
// ((\drawer|VGA|controller|yCounter [6]) # ((!\drawer|VGA|controller|yCounter[8]~0_combout  & \drawer|VGA|controller|Add1~12_combout ))))

	.dataa(\drawer|VGA|controller|Equal0~2_combout ),
	.datab(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datac(\drawer|VGA|controller|yCounter [6]),
	.datad(\drawer|VGA|controller|Add1~12_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[6]~3 .lut_mask = 16'h7350;
defparam \drawer|VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N1
dffeas \drawer|VGA|controller|yCounter[6] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N4
cycloneive_lcell_comb \drawer|VGA|controller|always1~2 (
// Equation(s):
// \drawer|VGA|controller|always1~2_combout  = (!\drawer|VGA|controller|yCounter [6] & !\drawer|VGA|controller|yCounter [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\drawer|VGA|controller|yCounter [6]),
	.datad(\drawer|VGA|controller|yCounter [5]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|always1~2 .lut_mask = 16'h000F;
defparam \drawer|VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N26
cycloneive_lcell_comb \drawer|VGA|controller|Add1~14 (
// Equation(s):
// \drawer|VGA|controller|Add1~14_combout  = (\drawer|VGA|controller|yCounter [7] & (!\drawer|VGA|controller|Add1~13 )) # (!\drawer|VGA|controller|yCounter [7] & ((\drawer|VGA|controller|Add1~13 ) # (GND)))
// \drawer|VGA|controller|Add1~15  = CARRY((!\drawer|VGA|controller|Add1~13 ) # (!\drawer|VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add1~13 ),
	.combout(\drawer|VGA|controller|Add1~14_combout ),
	.cout(\drawer|VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N6
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[7]~2 (
// Equation(s):
// \drawer|VGA|controller|yCounter[7]~2_combout  = (\drawer|VGA|controller|Equal0~2_combout  & (!\drawer|VGA|controller|yCounter[8]~0_combout  & ((\drawer|VGA|controller|Add1~14_combout )))) # (!\drawer|VGA|controller|Equal0~2_combout  & 
// ((\drawer|VGA|controller|yCounter [7]) # ((!\drawer|VGA|controller|yCounter[8]~0_combout  & \drawer|VGA|controller|Add1~14_combout ))))

	.dataa(\drawer|VGA|controller|Equal0~2_combout ),
	.datab(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datac(\drawer|VGA|controller|yCounter [7]),
	.datad(\drawer|VGA|controller|Add1~14_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[7]~2 .lut_mask = 16'h7350;
defparam \drawer|VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N7
dffeas \drawer|VGA|controller|yCounter[7] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N28
cycloneive_lcell_comb \drawer|VGA|controller|Add1~16 (
// Equation(s):
// \drawer|VGA|controller|Add1~16_combout  = (\drawer|VGA|controller|yCounter [8] & (\drawer|VGA|controller|Add1~15  $ (GND))) # (!\drawer|VGA|controller|yCounter [8] & (!\drawer|VGA|controller|Add1~15  & VCC))
// \drawer|VGA|controller|Add1~17  = CARRY((\drawer|VGA|controller|yCounter [8] & !\drawer|VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|Add1~15 ),
	.combout(\drawer|VGA|controller|Add1~16_combout ),
	.cout(\drawer|VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \drawer|VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N4
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[8]~1 (
// Equation(s):
// \drawer|VGA|controller|yCounter[8]~1_combout  = (\drawer|VGA|controller|yCounter[8]~0_combout  & (!\drawer|VGA|controller|Equal0~2_combout  & (\drawer|VGA|controller|yCounter [8]))) # (!\drawer|VGA|controller|yCounter[8]~0_combout  & 
// ((\drawer|VGA|controller|Add1~16_combout ) # ((!\drawer|VGA|controller|Equal0~2_combout  & \drawer|VGA|controller|yCounter [8]))))

	.dataa(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datab(\drawer|VGA|controller|Equal0~2_combout ),
	.datac(\drawer|VGA|controller|yCounter [8]),
	.datad(\drawer|VGA|controller|Add1~16_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[8]~1 .lut_mask = 16'h7530;
defparam \drawer|VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N5
dffeas \drawer|VGA|controller|yCounter[8] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N30
cycloneive_lcell_comb \drawer|VGA|controller|Add1~18 (
// Equation(s):
// \drawer|VGA|controller|Add1~18_combout  = \drawer|VGA|controller|Add1~17  $ (\drawer|VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\drawer|VGA|controller|yCounter [9]),
	.cin(\drawer|VGA|controller|Add1~17 ),
	.combout(\drawer|VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \drawer|VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N2
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[9]~8 (
// Equation(s):
// \drawer|VGA|controller|yCounter[9]~8_combout  = (\drawer|VGA|controller|yCounter[8]~0_combout  & (((\drawer|VGA|controller|yCounter [9] & !\drawer|VGA|controller|Equal0~2_combout )))) # (!\drawer|VGA|controller|yCounter[8]~0_combout  & 
// ((\drawer|VGA|controller|Add1~18_combout ) # ((\drawer|VGA|controller|yCounter [9] & !\drawer|VGA|controller|Equal0~2_combout ))))

	.dataa(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datab(\drawer|VGA|controller|Add1~18_combout ),
	.datac(\drawer|VGA|controller|yCounter [9]),
	.datad(\drawer|VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[9]~8 .lut_mask = 16'h44F4;
defparam \drawer|VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N3
dffeas \drawer|VGA|controller|yCounter[9] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N4
cycloneive_lcell_comb \drawer|VGA|controller|always1~0 (
// Equation(s):
// \drawer|VGA|controller|always1~0_combout  = (!\drawer|VGA|controller|yCounter [4] & (\drawer|VGA|controller|yCounter [2] & (\drawer|VGA|controller|yCounter [3] & \drawer|VGA|controller|yCounter [9])))

	.dataa(\drawer|VGA|controller|yCounter [4]),
	.datab(\drawer|VGA|controller|yCounter [2]),
	.datac(\drawer|VGA|controller|yCounter [3]),
	.datad(\drawer|VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|always1~0 .lut_mask = 16'h4000;
defparam \drawer|VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N28
cycloneive_lcell_comb \drawer|VGA|controller|always1~1 (
// Equation(s):
// \drawer|VGA|controller|always1~1_combout  = (!\drawer|VGA|controller|yCounter [0] & (!\drawer|VGA|controller|yCounter [7] & (!\drawer|VGA|controller|yCounter [1] & !\drawer|VGA|controller|yCounter [8])))

	.dataa(\drawer|VGA|controller|yCounter [0]),
	.datab(\drawer|VGA|controller|yCounter [7]),
	.datac(\drawer|VGA|controller|yCounter [1]),
	.datad(\drawer|VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \drawer|VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N26
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[8]~0 (
// Equation(s):
// \drawer|VGA|controller|yCounter[8]~0_combout  = ((\drawer|VGA|controller|always1~2_combout  & (\drawer|VGA|controller|always1~0_combout  & \drawer|VGA|controller|always1~1_combout ))) # (!\drawer|VGA|controller|Equal0~2_combout )

	.dataa(\drawer|VGA|controller|always1~2_combout ),
	.datab(\drawer|VGA|controller|always1~0_combout ),
	.datac(\drawer|VGA|controller|Equal0~2_combout ),
	.datad(\drawer|VGA|controller|always1~1_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[8]~0 .lut_mask = 16'h8F0F;
defparam \drawer|VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N10
cycloneive_lcell_comb \drawer|VGA|controller|yCounter[4]~5 (
// Equation(s):
// \drawer|VGA|controller|yCounter[4]~5_combout  = (\drawer|VGA|controller|yCounter[8]~0_combout  & (!\drawer|VGA|controller|Equal0~2_combout  & (\drawer|VGA|controller|yCounter [4]))) # (!\drawer|VGA|controller|yCounter[8]~0_combout  & 
// ((\drawer|VGA|controller|Add1~8_combout ) # ((!\drawer|VGA|controller|Equal0~2_combout  & \drawer|VGA|controller|yCounter [4]))))

	.dataa(\drawer|VGA|controller|yCounter[8]~0_combout ),
	.datab(\drawer|VGA|controller|Equal0~2_combout ),
	.datac(\drawer|VGA|controller|yCounter [4]),
	.datad(\drawer|VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[4]~5 .lut_mask = 16'h7530;
defparam \drawer|VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N11
dffeas \drawer|VGA|controller|yCounter[4] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \drawer|VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N2
cycloneive_lcell_comb \drawer|VGA|controller|VGA_VS1~0 (
// Equation(s):
// \drawer|VGA|controller|VGA_VS1~0_combout  = (\drawer|VGA|controller|yCounter [4]) # (((\drawer|VGA|controller|yCounter [9]) # (!\drawer|VGA|controller|yCounter [3])) # (!\drawer|VGA|controller|yCounter [2]))

	.dataa(\drawer|VGA|controller|yCounter [4]),
	.datab(\drawer|VGA|controller|yCounter [2]),
	.datac(\drawer|VGA|controller|yCounter [3]),
	.datad(\drawer|VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFBF;
defparam \drawer|VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N2
cycloneive_lcell_comb \drawer|VGA|controller|VGA_VS1~1 (
// Equation(s):
// \drawer|VGA|controller|VGA_VS1~1_combout  = (\drawer|VGA|controller|yCounter [7] & (\drawer|VGA|controller|yCounter [6] & (\drawer|VGA|controller|yCounter [5] & \drawer|VGA|controller|yCounter [8])))

	.dataa(\drawer|VGA|controller|yCounter [7]),
	.datab(\drawer|VGA|controller|yCounter [6]),
	.datac(\drawer|VGA|controller|yCounter [5]),
	.datad(\drawer|VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \drawer|VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N8
cycloneive_lcell_comb \drawer|VGA|controller|VGA_VS1~2 (
// Equation(s):
// \drawer|VGA|controller|VGA_VS1~2_combout  = (\drawer|VGA|controller|VGA_VS1~0_combout ) # ((\drawer|VGA|controller|yCounter [1] $ (!\drawer|VGA|controller|yCounter [0])) # (!\drawer|VGA|controller|VGA_VS1~1_combout ))

	.dataa(\drawer|VGA|controller|VGA_VS1~0_combout ),
	.datab(\drawer|VGA|controller|VGA_VS1~1_combout ),
	.datac(\drawer|VGA|controller|yCounter [1]),
	.datad(\drawer|VGA|controller|yCounter [0]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_VS1~2 .lut_mask = 16'hFBBF;
defparam \drawer|VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y46_N9
dffeas \drawer|VGA|controller|VGA_VS1 (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \drawer|VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y69_N24
cycloneive_lcell_comb \drawer|VGA|controller|VGA_VS~feeder (
// Equation(s):
// \drawer|VGA|controller|VGA_VS~feeder_combout  = \drawer|VGA|controller|VGA_VS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\drawer|VGA|controller|VGA_VS1~q ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \drawer|VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y69_N25
dffeas \drawer|VGA|controller|VGA_VS (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \drawer|VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N28
cycloneive_lcell_comb \drawer|VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \drawer|VGA|controller|VGA_BLANK1~0_combout  = (!\drawer|VGA|controller|yCounter [9] & (((!\drawer|VGA|controller|xCounter [8] & !\drawer|VGA|controller|xCounter [7])) # (!\drawer|VGA|controller|xCounter [9])))

	.dataa(\drawer|VGA|controller|yCounter [9]),
	.datab(\drawer|VGA|controller|xCounter [8]),
	.datac(\drawer|VGA|controller|xCounter [7]),
	.datad(\drawer|VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0155;
defparam \drawer|VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N18
cycloneive_lcell_comb \drawer|VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \drawer|VGA|controller|VGA_BLANK1~1_combout  = (\drawer|VGA|controller|VGA_BLANK1~0_combout  & !\drawer|VGA|controller|VGA_VS1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\drawer|VGA|controller|VGA_BLANK1~0_combout ),
	.datad(\drawer|VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00F0;
defparam \drawer|VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y50_N19
dffeas \drawer|VGA|controller|VGA_BLANK1 (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \drawer|VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N4
cycloneive_lcell_comb \drawer|VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \drawer|VGA|controller|VGA_BLANK~feeder_combout  = \drawer|VGA|controller|VGA_BLANK1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\drawer|VGA|controller|VGA_BLANK1~q ),
	.cin(gnd),
	.combout(\drawer|VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \drawer|VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y50_N5
dffeas \drawer|VGA|controller|VGA_BLANK (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \drawer|VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N10
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|Add0~0_combout  = (\drawer|VGA|controller|yCounter [2] & (\drawer|VGA|controller|yCounter [4] $ (VCC))) # (!\drawer|VGA|controller|yCounter [2] & (\drawer|VGA|controller|yCounter [4] & VCC))
// \drawer|VGA|controller|controller_translator|Add0~1  = CARRY((\drawer|VGA|controller|yCounter [2] & \drawer|VGA|controller|yCounter [4]))

	.dataa(\drawer|VGA|controller|yCounter [2]),
	.datab(\drawer|VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\drawer|VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \drawer|VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N12
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|Add0~2_combout  = (\drawer|VGA|controller|yCounter [5] & ((\drawer|VGA|controller|yCounter [3] & (\drawer|VGA|controller|controller_translator|Add0~1  & VCC)) # (!\drawer|VGA|controller|yCounter [3] & 
// (!\drawer|VGA|controller|controller_translator|Add0~1 )))) # (!\drawer|VGA|controller|yCounter [5] & ((\drawer|VGA|controller|yCounter [3] & (!\drawer|VGA|controller|controller_translator|Add0~1 )) # (!\drawer|VGA|controller|yCounter [3] & 
// ((\drawer|VGA|controller|controller_translator|Add0~1 ) # (GND)))))
// \drawer|VGA|controller|controller_translator|Add0~3  = CARRY((\drawer|VGA|controller|yCounter [5] & (!\drawer|VGA|controller|yCounter [3] & !\drawer|VGA|controller|controller_translator|Add0~1 )) # (!\drawer|VGA|controller|yCounter [5] & 
// ((!\drawer|VGA|controller|controller_translator|Add0~1 ) # (!\drawer|VGA|controller|yCounter [3]))))

	.dataa(\drawer|VGA|controller|yCounter [5]),
	.datab(\drawer|VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|Add0~1 ),
	.combout(\drawer|VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\drawer|VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \drawer|VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N14
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|Add0~4_combout  = ((\drawer|VGA|controller|yCounter [6] $ (\drawer|VGA|controller|yCounter [4] $ (!\drawer|VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \drawer|VGA|controller|controller_translator|Add0~5  = CARRY((\drawer|VGA|controller|yCounter [6] & ((\drawer|VGA|controller|yCounter [4]) # (!\drawer|VGA|controller|controller_translator|Add0~3 ))) # (!\drawer|VGA|controller|yCounter [6] & 
// (\drawer|VGA|controller|yCounter [4] & !\drawer|VGA|controller|controller_translator|Add0~3 )))

	.dataa(\drawer|VGA|controller|yCounter [6]),
	.datab(\drawer|VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|Add0~3 ),
	.combout(\drawer|VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\drawer|VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \drawer|VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N16
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|Add0~6_combout  = (\drawer|VGA|controller|yCounter [7] & ((\drawer|VGA|controller|yCounter [5] & (\drawer|VGA|controller|controller_translator|Add0~5  & VCC)) # (!\drawer|VGA|controller|yCounter [5] & 
// (!\drawer|VGA|controller|controller_translator|Add0~5 )))) # (!\drawer|VGA|controller|yCounter [7] & ((\drawer|VGA|controller|yCounter [5] & (!\drawer|VGA|controller|controller_translator|Add0~5 )) # (!\drawer|VGA|controller|yCounter [5] & 
// ((\drawer|VGA|controller|controller_translator|Add0~5 ) # (GND)))))
// \drawer|VGA|controller|controller_translator|Add0~7  = CARRY((\drawer|VGA|controller|yCounter [7] & (!\drawer|VGA|controller|yCounter [5] & !\drawer|VGA|controller|controller_translator|Add0~5 )) # (!\drawer|VGA|controller|yCounter [7] & 
// ((!\drawer|VGA|controller|controller_translator|Add0~5 ) # (!\drawer|VGA|controller|yCounter [5]))))

	.dataa(\drawer|VGA|controller|yCounter [7]),
	.datab(\drawer|VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|Add0~5 ),
	.combout(\drawer|VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\drawer|VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \drawer|VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N18
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|Add0~8_combout  = ((\drawer|VGA|controller|yCounter [8] $ (\drawer|VGA|controller|yCounter [6] $ (!\drawer|VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \drawer|VGA|controller|controller_translator|Add0~9  = CARRY((\drawer|VGA|controller|yCounter [8] & ((\drawer|VGA|controller|yCounter [6]) # (!\drawer|VGA|controller|controller_translator|Add0~7 ))) # (!\drawer|VGA|controller|yCounter [8] & 
// (\drawer|VGA|controller|yCounter [6] & !\drawer|VGA|controller|controller_translator|Add0~7 )))

	.dataa(\drawer|VGA|controller|yCounter [8]),
	.datab(\drawer|VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|Add0~7 ),
	.combout(\drawer|VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\drawer|VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \drawer|VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N20
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|Add0~10_combout  = (\drawer|VGA|controller|yCounter [7] & (!\drawer|VGA|controller|controller_translator|Add0~9 )) # (!\drawer|VGA|controller|yCounter [7] & ((\drawer|VGA|controller|controller_translator|Add0~9 
// ) # (GND)))
// \drawer|VGA|controller|controller_translator|Add0~11  = CARRY((!\drawer|VGA|controller|controller_translator|Add0~9 ) # (!\drawer|VGA|controller|yCounter [7]))

	.dataa(\drawer|VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|Add0~9 ),
	.combout(\drawer|VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\drawer|VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \drawer|VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N22
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|Add0~12_combout  = (\drawer|VGA|controller|yCounter [8] & (\drawer|VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\drawer|VGA|controller|yCounter [8] & 
// (!\drawer|VGA|controller|controller_translator|Add0~11  & VCC))
// \drawer|VGA|controller|controller_translator|Add0~13  = CARRY((\drawer|VGA|controller|yCounter [8] & !\drawer|VGA|controller|controller_translator|Add0~11 ))

	.dataa(\drawer|VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|Add0~11 ),
	.combout(\drawer|VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\drawer|VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \drawer|VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N24
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|Add0~14_combout  = \drawer|VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\drawer|VGA|controller|controller_translator|Add0~13 ),
	.combout(\drawer|VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \drawer|VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N6
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[5]~0_combout  = (\drawer|VGA|controller|yCounter [2] & (\drawer|VGA|controller|xCounter [7] $ (VCC))) # (!\drawer|VGA|controller|yCounter [2] & (\drawer|VGA|controller|xCounter [7] & VCC))
// \drawer|VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\drawer|VGA|controller|yCounter [2] & \drawer|VGA|controller|xCounter [7]))

	.dataa(\drawer|VGA|controller|yCounter [2]),
	.datab(\drawer|VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\drawer|VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \drawer|VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N8
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[6]~2_combout  = (\drawer|VGA|controller|yCounter [3] & ((\drawer|VGA|controller|xCounter [8] & (\drawer|VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # 
// (!\drawer|VGA|controller|xCounter [8] & (!\drawer|VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\drawer|VGA|controller|yCounter [3] & ((\drawer|VGA|controller|xCounter [8] & (!\drawer|VGA|controller|controller_translator|mem_address[5]~1 
// )) # (!\drawer|VGA|controller|xCounter [8] & ((\drawer|VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \drawer|VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\drawer|VGA|controller|yCounter [3] & (!\drawer|VGA|controller|xCounter [8] & !\drawer|VGA|controller|controller_translator|mem_address[5]~1 )) # (!\drawer|VGA|controller|yCounter [3] 
// & ((!\drawer|VGA|controller|controller_translator|mem_address[5]~1 ) # (!\drawer|VGA|controller|xCounter [8]))))

	.dataa(\drawer|VGA|controller|yCounter [3]),
	.datab(\drawer|VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\drawer|VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \drawer|VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N10
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\drawer|VGA|controller|xCounter [9] $ (\drawer|VGA|controller|controller_translator|Add0~0_combout  $ (!\drawer|VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \drawer|VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\drawer|VGA|controller|xCounter [9] & ((\drawer|VGA|controller|controller_translator|Add0~0_combout ) # (!\drawer|VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\drawer|VGA|controller|xCounter [9] & (\drawer|VGA|controller|controller_translator|Add0~0_combout  & !\drawer|VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\drawer|VGA|controller|xCounter [9]),
	.datab(\drawer|VGA|controller|controller_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\drawer|VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \drawer|VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N12
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[8]~6_combout  = (\drawer|VGA|controller|controller_translator|Add0~2_combout  & (!\drawer|VGA|controller|controller_translator|mem_address[7]~5 )) # 
// (!\drawer|VGA|controller|controller_translator|Add0~2_combout  & ((\drawer|VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \drawer|VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\drawer|VGA|controller|controller_translator|mem_address[7]~5 ) # (!\drawer|VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\drawer|VGA|controller|controller_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\drawer|VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \drawer|VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N14
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[9]~8_combout  = (\drawer|VGA|controller|controller_translator|Add0~4_combout  & (\drawer|VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # 
// (!\drawer|VGA|controller|controller_translator|Add0~4_combout  & (!\drawer|VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \drawer|VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\drawer|VGA|controller|controller_translator|Add0~4_combout  & !\drawer|VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|controller_translator|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\drawer|VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hC30C;
defparam \drawer|VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N16
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[10]~10_combout  = (\drawer|VGA|controller|controller_translator|Add0~6_combout  & (!\drawer|VGA|controller|controller_translator|mem_address[9]~9 )) # 
// (!\drawer|VGA|controller|controller_translator|Add0~6_combout  & ((\drawer|VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \drawer|VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\drawer|VGA|controller|controller_translator|mem_address[9]~9 ) # (!\drawer|VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|controller_translator|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\drawer|VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N18
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[11]~12_combout  = (\drawer|VGA|controller|controller_translator|Add0~8_combout  & (\drawer|VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # 
// (!\drawer|VGA|controller|controller_translator|Add0~8_combout  & (!\drawer|VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \drawer|VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\drawer|VGA|controller|controller_translator|Add0~8_combout  & !\drawer|VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|controller_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\drawer|VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \drawer|VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N20
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[12]~14_combout  = (\drawer|VGA|controller|controller_translator|Add0~10_combout  & (!\drawer|VGA|controller|controller_translator|mem_address[11]~13 )) # 
// (!\drawer|VGA|controller|controller_translator|Add0~10_combout  & ((\drawer|VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \drawer|VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\drawer|VGA|controller|controller_translator|mem_address[11]~13 ) # (!\drawer|VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\drawer|VGA|controller|controller_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\drawer|VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \drawer|VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N22
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[13]~16_combout  = (\drawer|VGA|controller|controller_translator|Add0~12_combout  & (\drawer|VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # 
// (!\drawer|VGA|controller|controller_translator|Add0~12_combout  & (!\drawer|VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \drawer|VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\drawer|VGA|controller|controller_translator|Add0~12_combout  & !\drawer|VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\drawer|VGA|controller|controller_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\drawer|VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \drawer|VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N24
cycloneive_lcell_comb \drawer|VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \drawer|VGA|controller|controller_translator|mem_address[14]~18_combout  = \drawer|VGA|controller|controller_translator|mem_address[13]~17  $ (\drawer|VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\drawer|VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\drawer|VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\drawer|VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \drawer|VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y46_N25
dffeas \drawer|VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \drawer|VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N27
dffeas \drawer|VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\drawer|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \drawer|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N4
cycloneive_lcell_comb \rate|case01|out[0]~28 (
// Equation(s):
// \rate|case01|out[0]~28_combout  = \rate|case01|out [0] $ (VCC)
// \rate|case01|out[0]~29  = CARRY(\rate|case01|out [0])

	.dataa(\rate|case01|out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rate|case01|out[0]~28_combout ),
	.cout(\rate|case01|out[0]~29 ));
// synopsys translate_off
defparam \rate|case01|out[0]~28 .lut_mask = 16'h55AA;
defparam \rate|case01|out[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N26
cycloneive_lcell_comb \rate|case01|out[0]~feeder (
// Equation(s):
// \rate|case01|out[0]~feeder_combout  = \rate|case01|out[0]~28_combout 

	.dataa(\rate|case01|out[0]~28_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rate|case01|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[0]~feeder .lut_mask = 16'hAAAA;
defparam \rate|case01|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N28
cycloneive_lcell_comb \rate|case01|out[17]~30 (
// Equation(s):
// \rate|case01|out[17]~30_combout  = (\rtl~0_combout ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\rtl~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rate|case01|out[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[17]~30 .lut_mask = 16'hF3F3;
defparam \rate|case01|out[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N27
dffeas \rate|case01|out[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rate|case01|out[0]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[0] .is_wysiwyg = "true";
defparam \rate|case01|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N6
cycloneive_lcell_comb \rate|case01|out[1]~31 (
// Equation(s):
// \rate|case01|out[1]~31_combout  = (\rate|case01|out [1] & (\rate|case01|out[0]~29  & VCC)) # (!\rate|case01|out [1] & (!\rate|case01|out[0]~29 ))
// \rate|case01|out[1]~32  = CARRY((!\rate|case01|out [1] & !\rate|case01|out[0]~29 ))

	.dataa(\rate|case01|out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[0]~29 ),
	.combout(\rate|case01|out[1]~31_combout ),
	.cout(\rate|case01|out[1]~32 ));
// synopsys translate_off
defparam \rate|case01|out[1]~31 .lut_mask = 16'hA505;
defparam \rate|case01|out[1]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N22
cycloneive_lcell_comb \rate|case01|out[1]~feeder (
// Equation(s):
// \rate|case01|out[1]~feeder_combout  = \rate|case01|out[1]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[1]~31_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[1]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N23
dffeas \rate|case01|out[1] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[1]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[1] .is_wysiwyg = "true";
defparam \rate|case01|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N8
cycloneive_lcell_comb \rate|case01|out[2]~33 (
// Equation(s):
// \rate|case01|out[2]~33_combout  = (\rate|case01|out [2] & ((GND) # (!\rate|case01|out[1]~32 ))) # (!\rate|case01|out [2] & (\rate|case01|out[1]~32  $ (GND)))
// \rate|case01|out[2]~34  = CARRY((\rate|case01|out [2]) # (!\rate|case01|out[1]~32 ))

	.dataa(\rate|case01|out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[1]~32 ),
	.combout(\rate|case01|out[2]~33_combout ),
	.cout(\rate|case01|out[2]~34 ));
// synopsys translate_off
defparam \rate|case01|out[2]~33 .lut_mask = 16'h5AAF;
defparam \rate|case01|out[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N20
cycloneive_lcell_comb \rate|case01|out[2]~feeder (
// Equation(s):
// \rate|case01|out[2]~feeder_combout  = \rate|case01|out[2]~33_combout 

	.dataa(gnd),
	.datab(\rate|case01|out[2]~33_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rate|case01|out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[2]~feeder .lut_mask = 16'hCCCC;
defparam \rate|case01|out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N21
dffeas \rate|case01|out[2] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[2]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[2] .is_wysiwyg = "true";
defparam \rate|case01|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N10
cycloneive_lcell_comb \rate|case01|out[3]~35 (
// Equation(s):
// \rate|case01|out[3]~35_combout  = (\rate|case01|out [3] & (\rate|case01|out[2]~34  & VCC)) # (!\rate|case01|out [3] & (!\rate|case01|out[2]~34 ))
// \rate|case01|out[3]~36  = CARRY((!\rate|case01|out [3] & !\rate|case01|out[2]~34 ))

	.dataa(\rate|case01|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[2]~34 ),
	.combout(\rate|case01|out[3]~35_combout ),
	.cout(\rate|case01|out[3]~36 ));
// synopsys translate_off
defparam \rate|case01|out[3]~35 .lut_mask = 16'hA505;
defparam \rate|case01|out[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N4
cycloneive_lcell_comb \rate|case01|out[3]~feeder (
// Equation(s):
// \rate|case01|out[3]~feeder_combout  = \rate|case01|out[3]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[3]~35_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[3]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N5
dffeas \rate|case01|out[3] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[3]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[3] .is_wysiwyg = "true";
defparam \rate|case01|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N12
cycloneive_lcell_comb \rate|case01|out[4]~37 (
// Equation(s):
// \rate|case01|out[4]~37_combout  = (\rate|case01|out [4] & ((GND) # (!\rate|case01|out[3]~36 ))) # (!\rate|case01|out [4] & (\rate|case01|out[3]~36  $ (GND)))
// \rate|case01|out[4]~38  = CARRY((\rate|case01|out [4]) # (!\rate|case01|out[3]~36 ))

	.dataa(gnd),
	.datab(\rate|case01|out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[3]~36 ),
	.combout(\rate|case01|out[4]~37_combout ),
	.cout(\rate|case01|out[4]~38 ));
// synopsys translate_off
defparam \rate|case01|out[4]~37 .lut_mask = 16'h3CCF;
defparam \rate|case01|out[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N26
cycloneive_lcell_comb \rate|case01|out[4]~feeder (
// Equation(s):
// \rate|case01|out[4]~feeder_combout  = \rate|case01|out[4]~37_combout 

	.dataa(gnd),
	.datab(\rate|case01|out[4]~37_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rate|case01|out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[4]~feeder .lut_mask = 16'hCCCC;
defparam \rate|case01|out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y36_N27
dffeas \rate|case01|out[4] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[4]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[4] .is_wysiwyg = "true";
defparam \rate|case01|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N14
cycloneive_lcell_comb \rate|case01|out[5]~39 (
// Equation(s):
// \rate|case01|out[5]~39_combout  = (\rate|case01|out [5] & (\rate|case01|out[4]~38  & VCC)) # (!\rate|case01|out [5] & (!\rate|case01|out[4]~38 ))
// \rate|case01|out[5]~40  = CARRY((!\rate|case01|out [5] & !\rate|case01|out[4]~38 ))

	.dataa(gnd),
	.datab(\rate|case01|out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[4]~38 ),
	.combout(\rate|case01|out[5]~39_combout ),
	.cout(\rate|case01|out[5]~40 ));
// synopsys translate_off
defparam \rate|case01|out[5]~39 .lut_mask = 16'hC303;
defparam \rate|case01|out[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N24
cycloneive_lcell_comb \rate|case01|out[5]~feeder (
// Equation(s):
// \rate|case01|out[5]~feeder_combout  = \rate|case01|out[5]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[5]~39_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[5]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y36_N25
dffeas \rate|case01|out[5] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[5]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[5] .is_wysiwyg = "true";
defparam \rate|case01|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N16
cycloneive_lcell_comb \rate|case01|out[6]~41 (
// Equation(s):
// \rate|case01|out[6]~41_combout  = (\rate|case01|out [6] & ((GND) # (!\rate|case01|out[5]~40 ))) # (!\rate|case01|out [6] & (\rate|case01|out[5]~40  $ (GND)))
// \rate|case01|out[6]~42  = CARRY((\rate|case01|out [6]) # (!\rate|case01|out[5]~40 ))

	.dataa(\rate|case01|out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[5]~40 ),
	.combout(\rate|case01|out[6]~41_combout ),
	.cout(\rate|case01|out[6]~42 ));
// synopsys translate_off
defparam \rate|case01|out[6]~41 .lut_mask = 16'h5AAF;
defparam \rate|case01|out[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N28
cycloneive_lcell_comb \rate|case01|out[6]~feeder (
// Equation(s):
// \rate|case01|out[6]~feeder_combout  = \rate|case01|out[6]~41_combout 

	.dataa(gnd),
	.datab(\rate|case01|out[6]~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rate|case01|out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[6]~feeder .lut_mask = 16'hCCCC;
defparam \rate|case01|out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y36_N29
dffeas \rate|case01|out[6] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[6]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[6] .is_wysiwyg = "true";
defparam \rate|case01|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N18
cycloneive_lcell_comb \rate|case01|out[7]~43 (
// Equation(s):
// \rate|case01|out[7]~43_combout  = (\rate|case01|out [7] & (\rate|case01|out[6]~42  & VCC)) # (!\rate|case01|out [7] & (!\rate|case01|out[6]~42 ))
// \rate|case01|out[7]~44  = CARRY((!\rate|case01|out [7] & !\rate|case01|out[6]~42 ))

	.dataa(gnd),
	.datab(\rate|case01|out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[6]~42 ),
	.combout(\rate|case01|out[7]~43_combout ),
	.cout(\rate|case01|out[7]~44 ));
// synopsys translate_off
defparam \rate|case01|out[7]~43 .lut_mask = 16'hC303;
defparam \rate|case01|out[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N30
cycloneive_lcell_comb \rate|case01|out[7]~feeder (
// Equation(s):
// \rate|case01|out[7]~feeder_combout  = \rate|case01|out[7]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[7]~43_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[7]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N10
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y36_N31
dffeas \rate|case01|out[7] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[7] .is_wysiwyg = "true";
defparam \rate|case01|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N20
cycloneive_lcell_comb \rate|case01|out[8]~45 (
// Equation(s):
// \rate|case01|out[8]~45_combout  = (\rate|case01|out [8] & ((GND) # (!\rate|case01|out[7]~44 ))) # (!\rate|case01|out [8] & (\rate|case01|out[7]~44  $ (GND)))
// \rate|case01|out[8]~46  = CARRY((\rate|case01|out [8]) # (!\rate|case01|out[7]~44 ))

	.dataa(\rate|case01|out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[7]~44 ),
	.combout(\rate|case01|out[8]~45_combout ),
	.cout(\rate|case01|out[8]~46 ));
// synopsys translate_off
defparam \rate|case01|out[8]~45 .lut_mask = 16'h5AAF;
defparam \rate|case01|out[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N18
cycloneive_lcell_comb \rate|case01|out[8]~feeder (
// Equation(s):
// \rate|case01|out[8]~feeder_combout  = \rate|case01|out[8]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[8]~45_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[8]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N19
dffeas \rate|case01|out[8] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[8] .is_wysiwyg = "true";
defparam \rate|case01|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N22
cycloneive_lcell_comb \rate|case01|out[9]~47 (
// Equation(s):
// \rate|case01|out[9]~47_combout  = (\rate|case01|out [9] & (\rate|case01|out[8]~46  & VCC)) # (!\rate|case01|out [9] & (!\rate|case01|out[8]~46 ))
// \rate|case01|out[9]~48  = CARRY((!\rate|case01|out [9] & !\rate|case01|out[8]~46 ))

	.dataa(\rate|case01|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[8]~46 ),
	.combout(\rate|case01|out[9]~47_combout ),
	.cout(\rate|case01|out[9]~48 ));
// synopsys translate_off
defparam \rate|case01|out[9]~47 .lut_mask = 16'hA505;
defparam \rate|case01|out[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N24
cycloneive_lcell_comb \rate|case01|out[9]~feeder (
// Equation(s):
// \rate|case01|out[9]~feeder_combout  = \rate|case01|out[9]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[9]~47_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[9]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N25
dffeas \rate|case01|out[9] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[9]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[9] .is_wysiwyg = "true";
defparam \rate|case01|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N24
cycloneive_lcell_comb \rate|case01|out[10]~49 (
// Equation(s):
// \rate|case01|out[10]~49_combout  = (\rate|case01|out [10] & ((GND) # (!\rate|case01|out[9]~48 ))) # (!\rate|case01|out [10] & (\rate|case01|out[9]~48  $ (GND)))
// \rate|case01|out[10]~50  = CARRY((\rate|case01|out [10]) # (!\rate|case01|out[9]~48 ))

	.dataa(\rate|case01|out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[9]~48 ),
	.combout(\rate|case01|out[10]~49_combout ),
	.cout(\rate|case01|out[10]~50 ));
// synopsys translate_off
defparam \rate|case01|out[10]~49 .lut_mask = 16'h5AAF;
defparam \rate|case01|out[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N12
cycloneive_lcell_comb \rate|case01|out[10]~feeder (
// Equation(s):
// \rate|case01|out[10]~feeder_combout  = \rate|case01|out[10]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[10]~49_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[10]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N13
dffeas \rate|case01|out[10] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[10]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[10] .is_wysiwyg = "true";
defparam \rate|case01|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N26
cycloneive_lcell_comb \rate|case01|out[11]~51 (
// Equation(s):
// \rate|case01|out[11]~51_combout  = (\rate|case01|out [11] & (\rate|case01|out[10]~50  & VCC)) # (!\rate|case01|out [11] & (!\rate|case01|out[10]~50 ))
// \rate|case01|out[11]~52  = CARRY((!\rate|case01|out [11] & !\rate|case01|out[10]~50 ))

	.dataa(gnd),
	.datab(\rate|case01|out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[10]~50 ),
	.combout(\rate|case01|out[11]~51_combout ),
	.cout(\rate|case01|out[11]~52 ));
// synopsys translate_off
defparam \rate|case01|out[11]~51 .lut_mask = 16'hC303;
defparam \rate|case01|out[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N14
cycloneive_lcell_comb \rate|case01|out[11]~feeder (
// Equation(s):
// \rate|case01|out[11]~feeder_combout  = \rate|case01|out[11]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[11]~51_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[11]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y36_N15
dffeas \rate|case01|out[11] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[11]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[11] .is_wysiwyg = "true";
defparam \rate|case01|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N28
cycloneive_lcell_comb \rate|case01|out[12]~53 (
// Equation(s):
// \rate|case01|out[12]~53_combout  = (\rate|case01|out [12] & ((GND) # (!\rate|case01|out[11]~52 ))) # (!\rate|case01|out [12] & (\rate|case01|out[11]~52  $ (GND)))
// \rate|case01|out[12]~54  = CARRY((\rate|case01|out [12]) # (!\rate|case01|out[11]~52 ))

	.dataa(gnd),
	.datab(\rate|case01|out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[11]~52 ),
	.combout(\rate|case01|out[12]~53_combout ),
	.cout(\rate|case01|out[12]~54 ));
// synopsys translate_off
defparam \rate|case01|out[12]~53 .lut_mask = 16'h3CCF;
defparam \rate|case01|out[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N2
cycloneive_lcell_comb \rate|case01|out[12]~feeder (
// Equation(s):
// \rate|case01|out[12]~feeder_combout  = \rate|case01|out[12]~53_combout 

	.dataa(gnd),
	.datab(\rate|case01|out[12]~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rate|case01|out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[12]~feeder .lut_mask = 16'hCCCC;
defparam \rate|case01|out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y36_N3
dffeas \rate|case01|out[12] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[12]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[12] .is_wysiwyg = "true";
defparam \rate|case01|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N30
cycloneive_lcell_comb \rate|case01|out[13]~55 (
// Equation(s):
// \rate|case01|out[13]~55_combout  = (\rate|case01|out [13] & (\rate|case01|out[12]~54  & VCC)) # (!\rate|case01|out [13] & (!\rate|case01|out[12]~54 ))
// \rate|case01|out[13]~56  = CARRY((!\rate|case01|out [13] & !\rate|case01|out[12]~54 ))

	.dataa(gnd),
	.datab(\rate|case01|out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[12]~54 ),
	.combout(\rate|case01|out[13]~55_combout ),
	.cout(\rate|case01|out[13]~56 ));
// synopsys translate_off
defparam \rate|case01|out[13]~55 .lut_mask = 16'hC303;
defparam \rate|case01|out[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X3_Y36_N0
cycloneive_lcell_comb \rate|case01|out[13]~feeder (
// Equation(s):
// \rate|case01|out[13]~feeder_combout  = \rate|case01|out[13]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[13]~55_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[13]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y36_N1
dffeas \rate|case01|out[13] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[13]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[13] .is_wysiwyg = "true";
defparam \rate|case01|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N0
cycloneive_lcell_comb \rate|case01|out[14]~57 (
// Equation(s):
// \rate|case01|out[14]~57_combout  = (\rate|case01|out [14] & ((GND) # (!\rate|case01|out[13]~56 ))) # (!\rate|case01|out [14] & (\rate|case01|out[13]~56  $ (GND)))
// \rate|case01|out[14]~58  = CARRY((\rate|case01|out [14]) # (!\rate|case01|out[13]~56 ))

	.dataa(gnd),
	.datab(\rate|case01|out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[13]~56 ),
	.combout(\rate|case01|out[14]~57_combout ),
	.cout(\rate|case01|out[14]~58 ));
// synopsys translate_off
defparam \rate|case01|out[14]~57 .lut_mask = 16'h3CCF;
defparam \rate|case01|out[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N0
cycloneive_lcell_comb \rate|case01|out[14]~feeder (
// Equation(s):
// \rate|case01|out[14]~feeder_combout  = \rate|case01|out[14]~57_combout 

	.dataa(\rate|case01|out[14]~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rate|case01|out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[14]~feeder .lut_mask = 16'hAAAA;
defparam \rate|case01|out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y35_N1
dffeas \rate|case01|out[14] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[14]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[14] .is_wysiwyg = "true";
defparam \rate|case01|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N2
cycloneive_lcell_comb \rate|case01|out[15]~59 (
// Equation(s):
// \rate|case01|out[15]~59_combout  = (\rate|case01|out [15] & (\rate|case01|out[14]~58  & VCC)) # (!\rate|case01|out [15] & (!\rate|case01|out[14]~58 ))
// \rate|case01|out[15]~60  = CARRY((!\rate|case01|out [15] & !\rate|case01|out[14]~58 ))

	.dataa(gnd),
	.datab(\rate|case01|out [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[14]~58 ),
	.combout(\rate|case01|out[15]~59_combout ),
	.cout(\rate|case01|out[15]~60 ));
// synopsys translate_off
defparam \rate|case01|out[15]~59 .lut_mask = 16'hC303;
defparam \rate|case01|out[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N24
cycloneive_lcell_comb \rate|case01|out[15]~feeder (
// Equation(s):
// \rate|case01|out[15]~feeder_combout  = \rate|case01|out[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rate|case01|out[15]~59_combout ),
	.cin(gnd),
	.combout(\rate|case01|out[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[15]~feeder .lut_mask = 16'hFF00;
defparam \rate|case01|out[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y35_N25
dffeas \rate|case01|out[15] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[15]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[15] .is_wysiwyg = "true";
defparam \rate|case01|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N10
cycloneive_lcell_comb \rate|Equal1~3 (
// Equation(s):
// \rate|Equal1~3_combout  = (!\rate|case01|out [13] & (!\rate|case01|out [12] & (!\rate|case01|out [15] & !\rate|case01|out [14])))

	.dataa(\rate|case01|out [13]),
	.datab(\rate|case01|out [12]),
	.datac(\rate|case01|out [15]),
	.datad(\rate|case01|out [14]),
	.cin(gnd),
	.combout(\rate|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \rate|Equal1~3 .lut_mask = 16'h0001;
defparam \rate|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y36_N2
cycloneive_lcell_comb \rate|Equal1~1 (
// Equation(s):
// \rate|Equal1~1_combout  = (!\rate|case01|out [4] & (!\rate|case01|out [5] & (!\rate|case01|out [7] & !\rate|case01|out [6])))

	.dataa(\rate|case01|out [4]),
	.datab(\rate|case01|out [5]),
	.datac(\rate|case01|out [7]),
	.datad(\rate|case01|out [6]),
	.cin(gnd),
	.combout(\rate|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rate|Equal1~1 .lut_mask = 16'h0001;
defparam \rate|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N8
cycloneive_lcell_comb \rate|Equal1~2 (
// Equation(s):
// \rate|Equal1~2_combout  = (!\rate|case01|out [10] & (!\rate|case01|out [9] & (!\rate|case01|out [11] & !\rate|case01|out [8])))

	.dataa(\rate|case01|out [10]),
	.datab(\rate|case01|out [9]),
	.datac(\rate|case01|out [11]),
	.datad(\rate|case01|out [8]),
	.cin(gnd),
	.combout(\rate|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \rate|Equal1~2 .lut_mask = 16'h0001;
defparam \rate|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N16
cycloneive_lcell_comb \rate|Equal1~0 (
// Equation(s):
// \rate|Equal1~0_combout  = (!\rate|case01|out [1] & (!\rate|case01|out [3] & (!\rate|case01|out [0] & !\rate|case01|out [2])))

	.dataa(\rate|case01|out [1]),
	.datab(\rate|case01|out [3]),
	.datac(\rate|case01|out [0]),
	.datad(\rate|case01|out [2]),
	.cin(gnd),
	.combout(\rate|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rate|Equal1~0 .lut_mask = 16'h0001;
defparam \rate|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N6
cycloneive_lcell_comb \rate|Equal1~4 (
// Equation(s):
// \rate|Equal1~4_combout  = (\rate|Equal1~3_combout  & (\rate|Equal1~1_combout  & (\rate|Equal1~2_combout  & \rate|Equal1~0_combout )))

	.dataa(\rate|Equal1~3_combout ),
	.datab(\rate|Equal1~1_combout ),
	.datac(\rate|Equal1~2_combout ),
	.datad(\rate|Equal1~0_combout ),
	.cin(gnd),
	.combout(\rate|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \rate|Equal1~4 .lut_mask = 16'h8000;
defparam \rate|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N4
cycloneive_lcell_comb \rate|case01|out[16]~61 (
// Equation(s):
// \rate|case01|out[16]~61_combout  = (\rate|case01|out [16] & ((GND) # (!\rate|case01|out[15]~60 ))) # (!\rate|case01|out [16] & (\rate|case01|out[15]~60  $ (GND)))
// \rate|case01|out[16]~62  = CARRY((\rate|case01|out [16]) # (!\rate|case01|out[15]~60 ))

	.dataa(\rate|case01|out [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[15]~60 ),
	.combout(\rate|case01|out[16]~61_combout ),
	.cout(\rate|case01|out[16]~62 ));
// synopsys translate_off
defparam \rate|case01|out[16]~61 .lut_mask = 16'h5AAF;
defparam \rate|case01|out[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N30
cycloneive_lcell_comb \rate|case01|out[16]~feeder (
// Equation(s):
// \rate|case01|out[16]~feeder_combout  = \rate|case01|out[16]~61_combout 

	.dataa(gnd),
	.datab(\rate|case01|out[16]~61_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rate|case01|out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[16]~feeder .lut_mask = 16'hCCCC;
defparam \rate|case01|out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y35_N31
dffeas \rate|case01|out[16] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[16]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[16] .is_wysiwyg = "true";
defparam \rate|case01|out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N6
cycloneive_lcell_comb \rate|case01|out[17]~63 (
// Equation(s):
// \rate|case01|out[17]~63_combout  = (\rate|case01|out [17] & (\rate|case01|out[16]~62  & VCC)) # (!\rate|case01|out [17] & (!\rate|case01|out[16]~62 ))
// \rate|case01|out[17]~64  = CARRY((!\rate|case01|out [17] & !\rate|case01|out[16]~62 ))

	.dataa(\rate|case01|out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[16]~62 ),
	.combout(\rate|case01|out[17]~63_combout ),
	.cout(\rate|case01|out[17]~64 ));
// synopsys translate_off
defparam \rate|case01|out[17]~63 .lut_mask = 16'hA505;
defparam \rate|case01|out[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N26
cycloneive_lcell_comb \rate|case01|out[17]~feeder (
// Equation(s):
// \rate|case01|out[17]~feeder_combout  = \rate|case01|out[17]~63_combout 

	.dataa(gnd),
	.datab(\rate|case01|out[17]~63_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rate|case01|out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[17]~feeder .lut_mask = 16'hCCCC;
defparam \rate|case01|out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y35_N27
dffeas \rate|case01|out[17] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[17]~feeder_combout ),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[17] .is_wysiwyg = "true";
defparam \rate|case01|out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N8
cycloneive_lcell_comb \rate|case01|out[18]~65 (
// Equation(s):
// \rate|case01|out[18]~65_combout  = (\rate|case01|out [18] & ((GND) # (!\rate|case01|out[17]~64 ))) # (!\rate|case01|out [18] & (\rate|case01|out[17]~64  $ (GND)))
// \rate|case01|out[18]~66  = CARRY((\rate|case01|out [18]) # (!\rate|case01|out[17]~64 ))

	.dataa(gnd),
	.datab(\rate|case01|out [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[17]~64 ),
	.combout(\rate|case01|out[18]~65_combout ),
	.cout(\rate|case01|out[18]~66 ));
// synopsys translate_off
defparam \rate|case01|out[18]~65 .lut_mask = 16'h3CCF;
defparam \rate|case01|out[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N9
dffeas \rate|case01|out[18] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[18]~65_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[18] .is_wysiwyg = "true";
defparam \rate|case01|out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N10
cycloneive_lcell_comb \rate|case01|out[19]~67 (
// Equation(s):
// \rate|case01|out[19]~67_combout  = (\rate|case01|out [19] & (\rate|case01|out[18]~66  & VCC)) # (!\rate|case01|out [19] & (!\rate|case01|out[18]~66 ))
// \rate|case01|out[19]~68  = CARRY((!\rate|case01|out [19] & !\rate|case01|out[18]~66 ))

	.dataa(\rate|case01|out [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[18]~66 ),
	.combout(\rate|case01|out[19]~67_combout ),
	.cout(\rate|case01|out[19]~68 ));
// synopsys translate_off
defparam \rate|case01|out[19]~67 .lut_mask = 16'hA505;
defparam \rate|case01|out[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N11
dffeas \rate|case01|out[19] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[19]~67_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[19] .is_wysiwyg = "true";
defparam \rate|case01|out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N12
cycloneive_lcell_comb \rate|case01|out[20]~69 (
// Equation(s):
// \rate|case01|out[20]~69_combout  = (\rate|case01|out [20] & ((GND) # (!\rate|case01|out[19]~68 ))) # (!\rate|case01|out [20] & (\rate|case01|out[19]~68  $ (GND)))
// \rate|case01|out[20]~70  = CARRY((\rate|case01|out [20]) # (!\rate|case01|out[19]~68 ))

	.dataa(\rate|case01|out [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[19]~68 ),
	.combout(\rate|case01|out[20]~69_combout ),
	.cout(\rate|case01|out[20]~70 ));
// synopsys translate_off
defparam \rate|case01|out[20]~69 .lut_mask = 16'h5AAF;
defparam \rate|case01|out[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N13
dffeas \rate|case01|out[20] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[20]~69_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[20] .is_wysiwyg = "true";
defparam \rate|case01|out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N14
cycloneive_lcell_comb \rate|case01|out[21]~71 (
// Equation(s):
// \rate|case01|out[21]~71_combout  = (\rate|case01|out [21] & (\rate|case01|out[20]~70  & VCC)) # (!\rate|case01|out [21] & (!\rate|case01|out[20]~70 ))
// \rate|case01|out[21]~72  = CARRY((!\rate|case01|out [21] & !\rate|case01|out[20]~70 ))

	.dataa(gnd),
	.datab(\rate|case01|out [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[20]~70 ),
	.combout(\rate|case01|out[21]~71_combout ),
	.cout(\rate|case01|out[21]~72 ));
// synopsys translate_off
defparam \rate|case01|out[21]~71 .lut_mask = 16'hC303;
defparam \rate|case01|out[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N15
dffeas \rate|case01|out[21] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[21]~71_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[21] .is_wysiwyg = "true";
defparam \rate|case01|out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N16
cycloneive_lcell_comb \rate|case01|out[22]~73 (
// Equation(s):
// \rate|case01|out[22]~73_combout  = (\rate|case01|out [22] & ((GND) # (!\rate|case01|out[21]~72 ))) # (!\rate|case01|out [22] & (\rate|case01|out[21]~72  $ (GND)))
// \rate|case01|out[22]~74  = CARRY((\rate|case01|out [22]) # (!\rate|case01|out[21]~72 ))

	.dataa(\rate|case01|out [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[21]~72 ),
	.combout(\rate|case01|out[22]~73_combout ),
	.cout(\rate|case01|out[22]~74 ));
// synopsys translate_off
defparam \rate|case01|out[22]~73 .lut_mask = 16'h5AAF;
defparam \rate|case01|out[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N17
dffeas \rate|case01|out[22] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[22]~73_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[22] .is_wysiwyg = "true";
defparam \rate|case01|out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N18
cycloneive_lcell_comb \rate|case01|out[23]~75 (
// Equation(s):
// \rate|case01|out[23]~75_combout  = (\rate|case01|out [23] & (\rate|case01|out[22]~74  & VCC)) # (!\rate|case01|out [23] & (!\rate|case01|out[22]~74 ))
// \rate|case01|out[23]~76  = CARRY((!\rate|case01|out [23] & !\rate|case01|out[22]~74 ))

	.dataa(gnd),
	.datab(\rate|case01|out [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[22]~74 ),
	.combout(\rate|case01|out[23]~75_combout ),
	.cout(\rate|case01|out[23]~76 ));
// synopsys translate_off
defparam \rate|case01|out[23]~75 .lut_mask = 16'hC303;
defparam \rate|case01|out[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N19
dffeas \rate|case01|out[23] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[23]~75_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[23] .is_wysiwyg = "true";
defparam \rate|case01|out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N20
cycloneive_lcell_comb \rate|case01|out[24]~77 (
// Equation(s):
// \rate|case01|out[24]~77_combout  = (\rate|case01|out [24] & ((GND) # (!\rate|case01|out[23]~76 ))) # (!\rate|case01|out [24] & (\rate|case01|out[23]~76  $ (GND)))
// \rate|case01|out[24]~78  = CARRY((\rate|case01|out [24]) # (!\rate|case01|out[23]~76 ))

	.dataa(gnd),
	.datab(\rate|case01|out [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[23]~76 ),
	.combout(\rate|case01|out[24]~77_combout ),
	.cout(\rate|case01|out[24]~78 ));
// synopsys translate_off
defparam \rate|case01|out[24]~77 .lut_mask = 16'h3CCF;
defparam \rate|case01|out[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N21
dffeas \rate|case01|out[24] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[24]~77_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[24] .is_wysiwyg = "true";
defparam \rate|case01|out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N22
cycloneive_lcell_comb \rate|case01|out[25]~79 (
// Equation(s):
// \rate|case01|out[25]~79_combout  = (\rate|case01|out [25] & (\rate|case01|out[24]~78  & VCC)) # (!\rate|case01|out [25] & (!\rate|case01|out[24]~78 ))
// \rate|case01|out[25]~80  = CARRY((!\rate|case01|out [25] & !\rate|case01|out[24]~78 ))

	.dataa(\rate|case01|out [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[24]~78 ),
	.combout(\rate|case01|out[25]~79_combout ),
	.cout(\rate|case01|out[25]~80 ));
// synopsys translate_off
defparam \rate|case01|out[25]~79 .lut_mask = 16'hA505;
defparam \rate|case01|out[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N23
dffeas \rate|case01|out[25] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[25]~79_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[25] .is_wysiwyg = "true";
defparam \rate|case01|out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N24
cycloneive_lcell_comb \rate|case01|out[26]~81 (
// Equation(s):
// \rate|case01|out[26]~81_combout  = (\rate|case01|out [26] & ((GND) # (!\rate|case01|out[25]~80 ))) # (!\rate|case01|out [26] & (\rate|case01|out[25]~80  $ (GND)))
// \rate|case01|out[26]~82  = CARRY((\rate|case01|out [26]) # (!\rate|case01|out[25]~80 ))

	.dataa(\rate|case01|out [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rate|case01|out[25]~80 ),
	.combout(\rate|case01|out[26]~81_combout ),
	.cout(\rate|case01|out[26]~82 ));
// synopsys translate_off
defparam \rate|case01|out[26]~81 .lut_mask = 16'h5AAF;
defparam \rate|case01|out[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N25
dffeas \rate|case01|out[26] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[26]~81_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[26] .is_wysiwyg = "true";
defparam \rate|case01|out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N26
cycloneive_lcell_comb \rate|case01|out[27]~83 (
// Equation(s):
// \rate|case01|out[27]~83_combout  = \rate|case01|out [27] $ (!\rate|case01|out[26]~82 )

	.dataa(\rate|case01|out [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\rate|case01|out[26]~82 ),
	.combout(\rate|case01|out[27]~83_combout ),
	.cout());
// synopsys translate_off
defparam \rate|case01|out[27]~83 .lut_mask = 16'hA5A5;
defparam \rate|case01|out[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y35_N27
dffeas \rate|case01|out[27] (
	.clk(\CLOCK_50~input_o ),
	.d(\rate|case01|out[27]~83_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\rate|case01|out[17]~30_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rate|case01|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \rate|case01|out[27] .is_wysiwyg = "true";
defparam \rate|case01|out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N28
cycloneive_lcell_comb \rate|Equal1~7 (
// Equation(s):
// \rate|Equal1~7_combout  = (!\rate|case01|out [25] & (!\rate|case01|out [24] & (!\rate|case01|out [27] & !\rate|case01|out [26])))

	.dataa(\rate|case01|out [25]),
	.datab(\rate|case01|out [24]),
	.datac(\rate|case01|out [27]),
	.datad(\rate|case01|out [26]),
	.cin(gnd),
	.combout(\rate|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \rate|Equal1~7 .lut_mask = 16'h0001;
defparam \rate|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N30
cycloneive_lcell_comb \rate|Equal1~6 (
// Equation(s):
// \rate|Equal1~6_combout  = (!\rate|case01|out [20] & (!\rate|case01|out [23] & (!\rate|case01|out [21] & !\rate|case01|out [22])))

	.dataa(\rate|case01|out [20]),
	.datab(\rate|case01|out [23]),
	.datac(\rate|case01|out [21]),
	.datad(\rate|case01|out [22]),
	.cin(gnd),
	.combout(\rate|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \rate|Equal1~6 .lut_mask = 16'h0001;
defparam \rate|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N6
cycloneive_lcell_comb \rate|Equal1~5 (
// Equation(s):
// \rate|Equal1~5_combout  = (!\rate|case01|out [18] & (!\rate|case01|out [16] & (!\rate|case01|out [17] & !\rate|case01|out [19])))

	.dataa(\rate|case01|out [18]),
	.datab(\rate|case01|out [16]),
	.datac(\rate|case01|out [17]),
	.datad(\rate|case01|out [19]),
	.cin(gnd),
	.combout(\rate|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \rate|Equal1~5 .lut_mask = 16'h0001;
defparam \rate|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y36_N30
cycloneive_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL((\rate|Equal1~4_combout  & (\rate|Equal1~7_combout  & (\rate|Equal1~6_combout  & \rate|Equal1~5_combout ))))

	.dataa(\rate|Equal1~4_combout ),
	.datab(\rate|Equal1~7_combout ),
	.datac(\rate|Equal1~6_combout ),
	.datad(\rate|Equal1~5_combout ),
	.cin(gnd),
	.combout(\rtl~0_combout ),
	.cout());
// synopsys translate_off
defparam \rtl~0 .lut_mask = 16'h8000;
defparam \rtl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \rtl~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rtl~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rtl~0clkctrl_outclk ));
// synopsys translate_off
defparam \rtl~0clkctrl .clock_type = "global clock";
defparam \rtl~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N26
cycloneive_lcell_comb \nxt.init1~feeder (
// Equation(s):
// \nxt.init1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt.init1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nxt.init1~feeder .lut_mask = 16'hFFFF;
defparam \nxt.init1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N27
dffeas \nxt.init1 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\nxt.init1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init1 .is_wysiwyg = "true";
defparam \nxt.init1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N14
cycloneive_lcell_comb \cur.init1~feeder (
// Equation(s):
// \cur.init1~feeder_combout  = \nxt.init1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\nxt.init1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cur.init1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.init1~feeder .lut_mask = 16'hF0F0;
defparam \cur.init1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N15
dffeas \cur.init1 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.init1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init1 .is_wysiwyg = "true";
defparam \cur.init1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N2
cycloneive_lcell_comb \nxt.init2~0 (
// Equation(s):
// \nxt.init2~0_combout  = !\cur.init1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cur.init1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt.init2~0_combout ),
	.cout());
// synopsys translate_off
defparam \nxt.init2~0 .lut_mask = 16'h0F0F;
defparam \nxt.init2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N3
dffeas \nxt.init2 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\nxt.init2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init2 .is_wysiwyg = "true";
defparam \nxt.init2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N20
cycloneive_lcell_comb \cur.init2~feeder (
// Equation(s):
// \cur.init2~feeder_combout  = \nxt.init2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nxt.init2~q ),
	.cin(gnd),
	.combout(\cur.init2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.init2~feeder .lut_mask = 16'hFF00;
defparam \cur.init2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N21
dffeas \cur.init2 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.init2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init2 .is_wysiwyg = "true";
defparam \cur.init2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N2
cycloneive_lcell_comb \nxt.init3~feeder (
// Equation(s):
// \nxt.init3~feeder_combout  = \cur.init2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cur.init2~q ),
	.cin(gnd),
	.combout(\nxt.init3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nxt.init3~feeder .lut_mask = 16'hFF00;
defparam \nxt.init3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N3
dffeas \nxt.init3 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\nxt.init3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init3 .is_wysiwyg = "true";
defparam \nxt.init3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N24
cycloneive_lcell_comb \cur.init3~feeder (
// Equation(s):
// \cur.init3~feeder_combout  = \nxt.init3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nxt.init3~q ),
	.cin(gnd),
	.combout(\cur.init3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.init3~feeder .lut_mask = 16'hFF00;
defparam \cur.init3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N25
dffeas \cur.init3 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.init3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init3 .is_wysiwyg = "true";
defparam \cur.init3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N28
cycloneive_lcell_comb \nxt.init4~feeder (
// Equation(s):
// \nxt.init4~feeder_combout  = \cur.init3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cur.init3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt.init4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nxt.init4~feeder .lut_mask = 16'hF0F0;
defparam \nxt.init4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N29
dffeas \nxt.init4 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\nxt.init4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init4 .is_wysiwyg = "true";
defparam \nxt.init4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N30
cycloneive_lcell_comb \cur.init4~feeder (
// Equation(s):
// \cur.init4~feeder_combout  = \nxt.init4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nxt.init4~q ),
	.cin(gnd),
	.combout(\cur.init4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.init4~feeder .lut_mask = 16'hFF00;
defparam \cur.init4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N31
dffeas \cur.init4 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.init4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init4 .is_wysiwyg = "true";
defparam \cur.init4 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y46_N9
dffeas \nxt.init5 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\cur.init4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init5 .is_wysiwyg = "true";
defparam \nxt.init5 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y46_N27
dffeas \cur.init5 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\nxt.init5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init5 .is_wysiwyg = "true";
defparam \cur.init5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N16
cycloneive_lcell_comb \nxt.init6~feeder (
// Equation(s):
// \nxt.init6~feeder_combout  = \cur.init5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cur.init5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt.init6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nxt.init6~feeder .lut_mask = 16'hF0F0;
defparam \nxt.init6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N17
dffeas \nxt.init6 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\nxt.init6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init6 .is_wysiwyg = "true";
defparam \nxt.init6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N14
cycloneive_lcell_comb \cur.init6~feeder (
// Equation(s):
// \cur.init6~feeder_combout  = \nxt.init6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nxt.init6~q ),
	.cin(gnd),
	.combout(\cur.init6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.init6~feeder .lut_mask = 16'hFF00;
defparam \cur.init6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N15
dffeas \cur.init6 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.init6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init6 .is_wysiwyg = "true";
defparam \cur.init6 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y46_N5
dffeas \nxt.init7 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\cur.init6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init7 .is_wysiwyg = "true";
defparam \nxt.init7 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y46_N23
dffeas \cur.init7 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\nxt.init7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init7 .is_wysiwyg = "true";
defparam \cur.init7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N10
cycloneive_lcell_comb \nxt.init8~feeder (
// Equation(s):
// \nxt.init8~feeder_combout  = \cur.init7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cur.init7~q ),
	.cin(gnd),
	.combout(\nxt.init8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nxt.init8~feeder .lut_mask = 16'hFF00;
defparam \nxt.init8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N11
dffeas \nxt.init8 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\nxt.init8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init8 .is_wysiwyg = "true";
defparam \nxt.init8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N0
cycloneive_lcell_comb \cur.init8~feeder (
// Equation(s):
// \cur.init8~feeder_combout  = \nxt.init8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nxt.init8~q ),
	.cin(gnd),
	.combout(\cur.init8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.init8~feeder .lut_mask = 16'hFF00;
defparam \cur.init8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N1
dffeas \cur.init8 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.init8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init8 .is_wysiwyg = "true";
defparam \cur.init8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N20
cycloneive_lcell_comb \nxt.init9~feeder (
// Equation(s):
// \nxt.init9~feeder_combout  = \cur.init8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cur.init8~q ),
	.cin(gnd),
	.combout(\nxt.init9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nxt.init9~feeder .lut_mask = 16'hFF00;
defparam \nxt.init9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N21
dffeas \nxt.init9 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\nxt.init9~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init9 .is_wysiwyg = "true";
defparam \nxt.init9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N18
cycloneive_lcell_comb \cur.init9~feeder (
// Equation(s):
// \cur.init9~feeder_combout  = \nxt.init9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nxt.init9~q ),
	.cin(gnd),
	.combout(\cur.init9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.init9~feeder .lut_mask = 16'hFF00;
defparam \cur.init9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N19
dffeas \cur.init9 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.init9~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init9 .is_wysiwyg = "true";
defparam \cur.init9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N8
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (!\cur.init5~q  & (!\cur.init8~q  & (!\cur.init4~q  & !\cur.init9~q )))

	.dataa(\cur.init5~q ),
	.datab(\cur.init8~q ),
	.datac(\cur.init4~q ),
	.datad(\cur.init9~q ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'h0001;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N4
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (!\cur.init8~q  & (!\cur.init7~q  & (!\cur.init6~q  & !\cur.init9~q )))

	.dataa(\cur.init8~q ),
	.datab(\cur.init7~q ),
	.datac(\cur.init6~q ),
	.datad(\cur.init9~q ),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h0001;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N17
dffeas \nxt.init10 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\cur.init9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init10 .is_wysiwyg = "true";
defparam \nxt.init10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N8
cycloneive_lcell_comb \cur.init10~feeder (
// Equation(s):
// \cur.init10~feeder_combout  = \nxt.init10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nxt.init10~q ),
	.cin(gnd),
	.combout(\cur.init10~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.init10~feeder .lut_mask = 16'hFF00;
defparam \cur.init10~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N9
dffeas \cur.init10 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.init10~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init10 .is_wysiwyg = "true";
defparam \cur.init10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N18
cycloneive_lcell_comb \nxt.init11~feeder (
// Equation(s):
// \nxt.init11~feeder_combout  = \cur.init10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cur.init10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nxt.init11~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nxt.init11~feeder .lut_mask = 16'hF0F0;
defparam \nxt.init11~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N19
dffeas \nxt.init11 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\nxt.init11~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.init11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.init11 .is_wysiwyg = "true";
defparam \nxt.init11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N6
cycloneive_lcell_comb \cur.init11~feeder (
// Equation(s):
// \cur.init11~feeder_combout  = \nxt.init11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nxt.init11~q ),
	.cin(gnd),
	.combout(\cur.init11~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.init11~feeder .lut_mask = 16'hFF00;
defparam \cur.init11~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N7
dffeas \cur.init11 (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.init11~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.init11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.init11 .is_wysiwyg = "true";
defparam \cur.init11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N26
cycloneive_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (\cur.init3~q ) # ((\cur.init9~q ) # ((\cur.init5~q ) # (\cur.init7~q )))

	.dataa(\cur.init3~q ),
	.datab(\cur.init9~q ),
	.datac(\cur.init5~q ),
	.datad(\cur.init7~q ),
	.cin(gnd),
	.combout(\WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = 16'hFFFE;
defparam \WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N18
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\cur.update~q ) # ((\cur.predraw~q ) # (!\cur.init1~q ))

	.dataa(gnd),
	.datab(\cur.update~q ),
	.datac(\cur.predraw~q ),
	.datad(\cur.init1~q ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'hFCFF;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N18
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = starty[0] $ (VCC)
// \Add5~1  = CARRY(starty[0])

	.dataa(starty[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h55AA;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N20
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\in~0_combout  & ((\Add5~0_combout ) # ((starty[0] & !\WideOr2~0_combout )))) # (!\in~0_combout  & (((starty[0] & !\WideOr2~0_combout ))))

	.dataa(\in~0_combout ),
	.datab(\Add5~0_combout ),
	.datac(starty[0]),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h88F8;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N21
dffeas \starty[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(starty[0]),
	.prn(vcc));
// synopsys translate_off
defparam \starty[0] .is_wysiwyg = "true";
defparam \starty[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N20
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (starty[1] & (!\Add5~1 )) # (!starty[1] & ((\Add5~1 ) # (GND)))
// \Add5~3  = CARRY((!\Add5~1 ) # (!starty[1]))

	.dataa(starty[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h5A5F;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N4
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\cur.update~q  & ((\Add5~2_combout ) # ((!\WideOr2~0_combout  & starty[1])))) # (!\cur.update~q  & (!\WideOr2~0_combout  & (starty[1])))

	.dataa(\cur.update~q ),
	.datab(\WideOr2~0_combout ),
	.datac(starty[1]),
	.datad(\Add5~2_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hBA30;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N5
dffeas \starty[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(starty[1]),
	.prn(vcc));
// synopsys translate_off
defparam \starty[1] .is_wysiwyg = "true";
defparam \starty[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N22
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = (starty[2] & (\Add5~3  $ (GND))) # (!starty[2] & (!\Add5~3  & VCC))
// \Add5~5  = CARRY((starty[2] & !\Add5~3 ))

	.dataa(starty[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'hA50A;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N6
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\cur.update~q  & ((\Add5~4_combout ) # ((!\WideOr2~0_combout  & starty[2])))) # (!\cur.update~q  & (!\WideOr2~0_combout  & (starty[2])))

	.dataa(\cur.update~q ),
	.datab(\WideOr2~0_combout ),
	.datac(starty[2]),
	.datad(\Add5~4_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hBA30;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N7
dffeas \starty[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(starty[2]),
	.prn(vcc));
// synopsys translate_off
defparam \starty[2] .is_wysiwyg = "true";
defparam \starty[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N24
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (starty[3] & (!\Add5~5 )) # (!starty[3] & ((\Add5~5 ) # (GND)))
// \Add5~7  = CARRY((!\Add5~5 ) # (!starty[3]))

	.dataa(gnd),
	.datab(starty[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h3C3F;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N0
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\cur.update~q  & ((\Add5~6_combout ))) # (!\cur.update~q  & (!\cur.predraw~q ))

	.dataa(gnd),
	.datab(\cur.predraw~q ),
	.datac(\cur.update~q ),
	.datad(\Add5~6_combout ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hF303;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N10
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (starty[4]) # ((starty[2]) # (!starty[3]))

	.dataa(starty[4]),
	.datab(starty[2]),
	.datac(gnd),
	.datad(starty[3]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'hEEFF;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N0
cycloneive_lcell_comb \starty[6]~0 (
// Equation(s):
// \starty[6]~0_combout  = (\WideOr2~0_combout  & ((\Equal1~1_combout ) # ((\Equal1~0_combout ) # (!\cur.update~q ))))

	.dataa(\Equal1~1_combout ),
	.datab(\cur.update~q ),
	.datac(\Equal1~0_combout ),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\starty[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \starty[6]~0 .lut_mask = 16'hFB00;
defparam \starty[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N1
dffeas \starty[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\starty[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(starty[3]),
	.prn(vcc));
// synopsys translate_off
defparam \starty[3] .is_wysiwyg = "true";
defparam \starty[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N26
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (starty[4] & (\Add5~7  $ (GND))) # (!starty[4] & (!\Add5~7  & VCC))
// \Add5~9  = CARRY((starty[4] & !\Add5~7 ))

	.dataa(starty[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'hA50A;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N30
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\cur.update~q  & ((\Add5~8_combout ) # ((!\WideOr2~0_combout  & starty[4])))) # (!\cur.update~q  & (!\WideOr2~0_combout  & (starty[4])))

	.dataa(\cur.update~q ),
	.datab(\WideOr2~0_combout ),
	.datac(starty[4]),
	.datad(\Add5~8_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hBA30;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N31
dffeas \starty[4] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(starty[4]),
	.prn(vcc));
// synopsys translate_off
defparam \starty[4] .is_wysiwyg = "true";
defparam \starty[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N28
cycloneive_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (starty[5] & (!\Add5~9 )) # (!starty[5] & ((\Add5~9 ) # (GND)))
// \Add5~11  = CARRY((!\Add5~9 ) # (!starty[5]))

	.dataa(gnd),
	.datab(starty[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h3C3F;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N12
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\cur.update~q  & ((\Add5~10_combout ))) # (!\cur.update~q  & (!\cur.predraw~q ))

	.dataa(gnd),
	.datab(\cur.update~q ),
	.datac(\cur.predraw~q ),
	.datad(\Add5~10_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hCF03;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N13
dffeas \starty[5] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\starty[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(starty[5]),
	.prn(vcc));
// synopsys translate_off
defparam \starty[5] .is_wysiwyg = "true";
defparam \starty[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N30
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = \Add5~11  $ (!starty[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(starty[6]),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'hF00F;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N16
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\cur.update~q  & ((\Add5~12_combout ))) # (!\cur.update~q  & (!\cur.predraw~q ))

	.dataa(gnd),
	.datab(\cur.update~q ),
	.datac(\cur.predraw~q ),
	.datad(\Add5~12_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hCF03;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N17
dffeas \starty[6] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\starty[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(starty[6]),
	.prn(vcc));
// synopsys translate_off
defparam \starty[6] .is_wysiwyg = "true";
defparam \starty[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N14
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (((starty[1]) # (starty[0])) # (!starty[6])) # (!starty[5])

	.dataa(starty[5]),
	.datab(starty[6]),
	.datac(starty[1]),
	.datad(starty[0]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'hFFF7;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N26
cycloneive_lcell_comb \in~0 (
// Equation(s):
// \in~0_combout  = (\cur.update~q  & ((\Equal1~0_combout ) # (\Equal1~1_combout )))

	.dataa(gnd),
	.datab(\Equal1~0_combout ),
	.datac(\cur.update~q ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\in~0_combout ),
	.cout());
// synopsys translate_off
defparam \in~0 .lut_mask = 16'hF0C0;
defparam \in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N9
dffeas \nxt.draw (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\in~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.draw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.draw .is_wysiwyg = "true";
defparam \nxt.draw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N30
cycloneive_lcell_comb \cur.draw~feeder (
// Equation(s):
// \cur.draw~feeder_combout  = \nxt.draw~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nxt.draw~q ),
	.cin(gnd),
	.combout(\cur.draw~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.draw~feeder .lut_mask = 16'hFF00;
defparam \cur.draw~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N31
dffeas \cur.draw (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.draw~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.draw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.draw .is_wysiwyg = "true";
defparam \cur.draw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N16
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (!\cur.draw~q  & !\cur.predraw~q )

	.dataa(\cur.draw~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cur.predraw~q ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h0055;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N4
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = count[0] $ (VCC)
// \Add0~1  = CARRY(count[0])

	.dataa(gnd),
	.datab(count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N28
cycloneive_lcell_comb \count~0 (
// Equation(s):
// \count~0_combout  = (\Add0~0_combout  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Add0~0_combout ),
	.datac(\Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\count~0_combout ),
	.cout());
// synopsys translate_off
defparam \count~0 .lut_mask = 16'h4C4C;
defparam \count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y46_N29
dffeas \count[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cur.stay~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N6
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (count[1] & (!\Add0~1 )) # (!count[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!count[1]))

	.dataa(count[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h5A5F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y46_N7
dffeas \count[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cur.stay~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N8
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (count[2] & (\Add0~3  $ (GND))) # (!count[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((count[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y46_N9
dffeas \count[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cur.stay~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N10
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (count[3] & (!\Add0~5 )) # (!count[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!count[3]))

	.dataa(count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y46_N11
dffeas \count[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cur.stay~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N26
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!count[1] & (!count[0] & (!count[2] & !count[3])))

	.dataa(count[1]),
	.datab(count[0]),
	.datac(count[2]),
	.datad(count[3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N12
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (count[4] & (\Add0~7  $ (GND))) # (!count[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((count[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N24
cycloneive_lcell_comb \count~1 (
// Equation(s):
// \count~1_combout  = (\Add0~8_combout  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\Equal0~1_combout ),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\count~1_combout ),
	.cout());
// synopsys translate_off
defparam \count~1 .lut_mask = 16'h5F00;
defparam \count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y46_N25
dffeas \count[4] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cur.stay~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N14
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (count[5] & (!\Add0~9 )) # (!count[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!count[5]))

	.dataa(gnd),
	.datab(count[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y46_N15
dffeas \count[5] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cur.stay~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N16
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (count[6] & (\Add0~11  $ (GND))) # (!count[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((count[6] & !\Add0~11 ))

	.dataa(count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N22
cycloneive_lcell_comb \count~2 (
// Equation(s):
// \count~2_combout  = (\Add0~12_combout  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\Equal0~1_combout ),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\count~2_combout ),
	.cout());
// synopsys translate_off
defparam \count~2 .lut_mask = 16'h5F00;
defparam \count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y46_N23
dffeas \count[6] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cur.stay~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N18
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = \Add0~13  $ (count[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(count[7]),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h0FF0;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y46_N19
dffeas \count[7] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cur.stay~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N20
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (count[6] & (!count[7] & (!count[5] & count[4])))

	.dataa(count[6]),
	.datab(count[7]),
	.datac(count[5]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0200;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N0
cycloneive_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ((\cur.stay~q  & ((!\Equal0~0_combout ) # (!\Equal0~1_combout )))) # (!\Selector10~0_combout )

	.dataa(\cur.stay~q ),
	.datab(\Selector10~0_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'h3BBB;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N1
dffeas \nxt.stay (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.stay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.stay .is_wysiwyg = "true";
defparam \nxt.stay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N12
cycloneive_lcell_comb \cur.stay~feeder (
// Equation(s):
// \cur.stay~feeder_combout  = \nxt.stay~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\nxt.stay~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cur.stay~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.stay~feeder .lut_mask = 16'hF0F0;
defparam \cur.stay~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N13
dffeas \cur.stay (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.stay~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.stay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.stay .is_wysiwyg = "true";
defparam \cur.stay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N4
cycloneive_lcell_comb \nxt~26 (
// Equation(s):
// \nxt~26_combout  = (\cur.stay~q  & (\Equal0~1_combout  & \Equal0~0_combout ))

	.dataa(\cur.stay~q ),
	.datab(gnd),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\nxt~26_combout ),
	.cout());
// synopsys translate_off
defparam \nxt~26 .lut_mask = 16'hA000;
defparam \nxt~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N5
dffeas \nxt.stop (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\nxt~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.stop .is_wysiwyg = "true";
defparam \nxt.stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N28
cycloneive_lcell_comb \cur.stop~feeder (
// Equation(s):
// \cur.stop~feeder_combout  = \nxt.stop~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\nxt.stop~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cur.stop~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cur.stop~feeder .lut_mask = 16'hF0F0;
defparam \cur.stop~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N29
dffeas \cur.stop (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\cur.stop~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.stop .is_wysiwyg = "true";
defparam \cur.stop .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y45_N11
dffeas \nxt.update (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\cur.stop~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.update~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.update .is_wysiwyg = "true";
defparam \nxt.update .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y45_N27
dffeas \cur.update (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\nxt.update~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.update~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.update .is_wysiwyg = "true";
defparam \cur.update .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N22
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\cur.init11~q ) # ((\cur.update~q  & (!\Equal1~0_combout  & !\Equal1~1_combout )))

	.dataa(\cur.init11~q ),
	.datab(\cur.update~q ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hAAAE;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N23
dffeas \nxt.predraw (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nxt.predraw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nxt.predraw .is_wysiwyg = "true";
defparam \nxt.predraw .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y45_N19
dffeas \cur.predraw (
	.clk(\rtl~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\nxt.predraw~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cur.predraw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cur.predraw .is_wysiwyg = "true";
defparam \cur.predraw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N0
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\cur.predraw~q  & (startx[5])) # (!\cur.predraw~q  & (((\cur.init11~q ) # (\WideOr13~0_combout ))))

	.dataa(startx[5]),
	.datab(\cur.init11~q ),
	.datac(\WideOr13~0_combout ),
	.datad(\cur.predraw~q ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hAAFC;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N22
cycloneive_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = (\cur.draw~q ) # ((\cur.stop~q ) # ((\cur.stay~q ) # (!\cur.init1~q )))

	.dataa(\cur.draw~q ),
	.datab(\cur.stop~q ),
	.datac(\cur.init1~q ),
	.datad(\cur.stay~q ),
	.cin(gnd),
	.combout(\WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr11~0 .lut_mask = 16'hFFEF;
defparam \WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N12
cycloneive_lcell_comb WideOr11(
// Equation(s):
// \WideOr11~combout  = (!\cur.update~q  & !\WideOr11~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cur.update~q ),
	.datad(\WideOr11~0_combout ),
	.cin(gnd),
	.combout(\WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam WideOr11.lut_mask = 16'h000F;
defparam WideOr11.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y46_N1
dffeas \startx[4] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(startx[4]),
	.prn(vcc));
// synopsys translate_off
defparam \startx[4] .is_wysiwyg = "true";
defparam \startx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N22
cycloneive_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = (\cur.init3~q ) # ((\cur.init7~q ) # ((startx[4] & \cur.predraw~q )))

	.dataa(\cur.init3~q ),
	.datab(startx[4]),
	.datac(\cur.init7~q ),
	.datad(\cur.predraw~q ),
	.cin(gnd),
	.combout(\Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~1 .lut_mask = 16'hFEFA;
defparam \Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N2
cycloneive_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ((startx[3] & ((\cur.update~q ) # (\WideOr11~0_combout )))) # (!\Selector18~0_combout )

	.dataa(\cur.update~q ),
	.datab(\WideOr11~0_combout ),
	.datac(startx[3]),
	.datad(\Selector18~0_combout ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hE0FF;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N6
cycloneive_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = (\Selector16~1_combout ) # ((\cur.init2~q ) # ((\cur.init6~q ) # (\Selector16~0_combout )))

	.dataa(\Selector16~1_combout ),
	.datab(\cur.init2~q ),
	.datac(\cur.init6~q ),
	.datad(\Selector16~0_combout ),
	.cin(gnd),
	.combout(\Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~2 .lut_mask = 16'hFFFE;
defparam \Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N7
dffeas \startx[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(startx[3]),
	.prn(vcc));
// synopsys translate_off
defparam \startx[3] .is_wysiwyg = "true";
defparam \startx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N14
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\cur.predraw~q  & ((startx[3]))) # (!\cur.predraw~q  & (\Selector13~0_combout ))

	.dataa(gnd),
	.datab(\Selector13~0_combout ),
	.datac(startx[3]),
	.datad(\cur.predraw~q ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hF0CC;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y46_N15
dffeas \startx[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(startx[2]),
	.prn(vcc));
// synopsys translate_off
defparam \startx[2] .is_wysiwyg = "true";
defparam \startx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N4
cycloneive_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = (\cur.predraw~q  & ((startx[2]))) # (!\cur.predraw~q  & (\Selector18~0_combout ))

	.dataa(\Selector18~0_combout ),
	.datab(gnd),
	.datac(startx[2]),
	.datad(\cur.predraw~q ),
	.cin(gnd),
	.combout(\Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~1 .lut_mask = 16'hF0AA;
defparam \Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y46_N5
dffeas \startx[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(startx[1]),
	.prn(vcc));
// synopsys translate_off
defparam \startx[1] .is_wysiwyg = "true";
defparam \startx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N8
cycloneive_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (\cur.predraw~q  & (startx[1] $ (((startx[6]))))) # (!\cur.predraw~q  & (((!\Selector13~0_combout ))))

	.dataa(startx[1]),
	.datab(\Selector13~0_combout ),
	.datac(startx[6]),
	.datad(\cur.predraw~q ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'h5A33;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y46_N9
dffeas \startx[6] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(startx[6]),
	.prn(vcc));
// synopsys translate_off
defparam \startx[6] .is_wysiwyg = "true";
defparam \startx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N6
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\cur.predraw~q  & ((startx[6]))) # (!\cur.predraw~q  & (!\Selector18~0_combout ))

	.dataa(\Selector18~0_combout ),
	.datab(gnd),
	.datac(startx[6]),
	.datad(\cur.predraw~q ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hF055;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y46_N7
dffeas \startx[5] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(startx[5]),
	.prn(vcc));
// synopsys translate_off
defparam \startx[5] .is_wysiwyg = "true";
defparam \startx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N24
cycloneive_lcell_comb \drawer|c0|offset_x[3]~12 (
// Equation(s):
// \drawer|c0|offset_x[3]~12_combout  = (\drawer|c0|offset_x [3] & (!\drawer|c0|offset_x[2]~11 )) # (!\drawer|c0|offset_x [3] & ((\drawer|c0|offset_x[2]~11 ) # (GND)))
// \drawer|c0|offset_x[3]~13  = CARRY((!\drawer|c0|offset_x[2]~11 ) # (!\drawer|c0|offset_x [3]))

	.dataa(gnd),
	.datab(\drawer|c0|offset_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|c0|offset_x[2]~11 ),
	.combout(\drawer|c0|offset_x[3]~12_combout ),
	.cout(\drawer|c0|offset_x[3]~13 ));
// synopsys translate_off
defparam \drawer|c0|offset_x[3]~12 .lut_mask = 16'h3C3F;
defparam \drawer|c0|offset_x[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N26
cycloneive_lcell_comb \drawer|c0|offset_x[4]~14 (
// Equation(s):
// \drawer|c0|offset_x[4]~14_combout  = \drawer|c0|offset_x [4] $ (!\drawer|c0|offset_x[3]~13 )

	.dataa(\drawer|c0|offset_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\drawer|c0|offset_x[3]~13 ),
	.combout(\drawer|c0|offset_x[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|c0|offset_x[4]~14 .lut_mask = 16'hA5A5;
defparam \drawer|c0|offset_x[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y46_N27
dffeas \drawer|c0|offset_x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|offset_x[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|c0|offset_x[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|offset_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|offset_x[4] .is_wysiwyg = "true";
defparam \drawer|c0|offset_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N18
cycloneive_lcell_comb \drawer|c0|offset_x[0]~6 (
// Equation(s):
// \drawer|c0|offset_x[0]~6_combout  = (\drawer|c0|first_draw~q  & (\drawer|c0|offset_x [0] $ (VCC))) # (!\drawer|c0|first_draw~q  & (\drawer|c0|offset_x [0] & VCC))
// \drawer|c0|offset_x[0]~7  = CARRY((\drawer|c0|first_draw~q  & \drawer|c0|offset_x [0]))

	.dataa(\drawer|c0|first_draw~q ),
	.datab(\drawer|c0|offset_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|c0|offset_x[0]~6_combout ),
	.cout(\drawer|c0|offset_x[0]~7 ));
// synopsys translate_off
defparam \drawer|c0|offset_x[0]~6 .lut_mask = 16'h6688;
defparam \drawer|c0|offset_x[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N19
dffeas \drawer|c0|offset_x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|offset_x[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|c0|offset_x[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|offset_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|offset_x[0] .is_wysiwyg = "true";
defparam \drawer|c0|offset_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N8
cycloneive_lcell_comb \drawer|c0|LessThan0~0 (
// Equation(s):
// \drawer|c0|LessThan0~0_combout  = (\drawer|c0|offset_x [3] & (\drawer|c0|offset_x [1] & (\drawer|c0|offset_x [2] & \drawer|c0|offset_x [0])))

	.dataa(\drawer|c0|offset_x [3]),
	.datab(\drawer|c0|offset_x [1]),
	.datac(\drawer|c0|offset_x [2]),
	.datad(\drawer|c0|offset_x [0]),
	.cin(gnd),
	.combout(\drawer|c0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|c0|LessThan0~0 .lut_mask = 16'h8000;
defparam \drawer|c0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N0
cycloneive_lcell_comb \drawer|c0|offset_x[0]~5 (
// Equation(s):
// \drawer|c0|offset_x[0]~5_combout  = ((\drawer|c0|offset_x [4]) # (\drawer|c0|LessThan0~0_combout )) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\drawer|c0|offset_x [4]),
	.datad(\drawer|c0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\drawer|c0|offset_x[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|c0|offset_x[0]~5 .lut_mask = 16'hFFF3;
defparam \drawer|c0|offset_x[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N30
cycloneive_lcell_comb \drawer|c0|first_draw~0 (
// Equation(s):
// \drawer|c0|first_draw~0_combout  = !\drawer|c0|offset_x[0]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\drawer|c0|offset_x[0]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\drawer|c0|first_draw~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|c0|first_draw~0 .lut_mask = 16'h0F0F;
defparam \drawer|c0|first_draw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N31
dffeas \drawer|c0|first_draw (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|first_draw~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|first_draw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|first_draw .is_wysiwyg = "true";
defparam \drawer|c0|first_draw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N20
cycloneive_lcell_comb \drawer|c0|offset_x[1]~8 (
// Equation(s):
// \drawer|c0|offset_x[1]~8_combout  = (\drawer|c0|offset_x [1] & (!\drawer|c0|offset_x[0]~7 )) # (!\drawer|c0|offset_x [1] & ((\drawer|c0|offset_x[0]~7 ) # (GND)))
// \drawer|c0|offset_x[1]~9  = CARRY((!\drawer|c0|offset_x[0]~7 ) # (!\drawer|c0|offset_x [1]))

	.dataa(gnd),
	.datab(\drawer|c0|offset_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|c0|offset_x[0]~7 ),
	.combout(\drawer|c0|offset_x[1]~8_combout ),
	.cout(\drawer|c0|offset_x[1]~9 ));
// synopsys translate_off
defparam \drawer|c0|offset_x[1]~8 .lut_mask = 16'h3C3F;
defparam \drawer|c0|offset_x[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y46_N21
dffeas \drawer|c0|offset_x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|offset_x[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|c0|offset_x[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|offset_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|offset_x[1] .is_wysiwyg = "true";
defparam \drawer|c0|offset_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N22
cycloneive_lcell_comb \drawer|c0|offset_x[2]~10 (
// Equation(s):
// \drawer|c0|offset_x[2]~10_combout  = (\drawer|c0|offset_x [2] & (\drawer|c0|offset_x[1]~9  $ (GND))) # (!\drawer|c0|offset_x [2] & (!\drawer|c0|offset_x[1]~9  & VCC))
// \drawer|c0|offset_x[2]~11  = CARRY((\drawer|c0|offset_x [2] & !\drawer|c0|offset_x[1]~9 ))

	.dataa(\drawer|c0|offset_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|c0|offset_x[1]~9 ),
	.combout(\drawer|c0|offset_x[2]~10_combout ),
	.cout(\drawer|c0|offset_x[2]~11 ));
// synopsys translate_off
defparam \drawer|c0|offset_x[2]~10 .lut_mask = 16'hA50A;
defparam \drawer|c0|offset_x[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y46_N23
dffeas \drawer|c0|offset_x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|offset_x[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|c0|offset_x[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|offset_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|offset_x[2] .is_wysiwyg = "true";
defparam \drawer|c0|offset_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y46_N25
dffeas \drawer|c0|offset_x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|offset_x[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\drawer|c0|offset_x[0]~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|offset_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|offset_x[3] .is_wysiwyg = "true";
defparam \drawer|c0|offset_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N10
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\cur.predraw~q  & (startx[1])) # (!\cur.predraw~q  & (((!\cur.init11~q  & !\WideOr13~0_combout ))))

	.dataa(startx[1]),
	.datab(\cur.init11~q ),
	.datac(\WideOr13~0_combout ),
	.datad(\cur.predraw~q ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hAA03;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y46_N11
dffeas \startx[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr11~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(startx[0]),
	.prn(vcc));
// synopsys translate_off
defparam \startx[0] .is_wysiwyg = "true";
defparam \startx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N16
cycloneive_lcell_comb \drawer|d0|out_x[0]~8 (
// Equation(s):
// \drawer|d0|out_x[0]~8_combout  = (startx[0] & (\drawer|c0|offset_x [0] $ (VCC))) # (!startx[0] & (\drawer|c0|offset_x [0] & VCC))
// \drawer|d0|out_x[0]~9  = CARRY((startx[0] & \drawer|c0|offset_x [0]))

	.dataa(startx[0]),
	.datab(\drawer|c0|offset_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|d0|out_x[0]~8_combout ),
	.cout(\drawer|d0|out_x[0]~9 ));
// synopsys translate_off
defparam \drawer|d0|out_x[0]~8 .lut_mask = 16'h6688;
defparam \drawer|d0|out_x[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N18
cycloneive_lcell_comb \drawer|d0|out_x[1]~10 (
// Equation(s):
// \drawer|d0|out_x[1]~10_combout  = (\drawer|c0|offset_x [1] & ((startx[1] & (\drawer|d0|out_x[0]~9  & VCC)) # (!startx[1] & (!\drawer|d0|out_x[0]~9 )))) # (!\drawer|c0|offset_x [1] & ((startx[1] & (!\drawer|d0|out_x[0]~9 )) # (!startx[1] & 
// ((\drawer|d0|out_x[0]~9 ) # (GND)))))
// \drawer|d0|out_x[1]~11  = CARRY((\drawer|c0|offset_x [1] & (!startx[1] & !\drawer|d0|out_x[0]~9 )) # (!\drawer|c0|offset_x [1] & ((!\drawer|d0|out_x[0]~9 ) # (!startx[1]))))

	.dataa(\drawer|c0|offset_x [1]),
	.datab(startx[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_x[0]~9 ),
	.combout(\drawer|d0|out_x[1]~10_combout ),
	.cout(\drawer|d0|out_x[1]~11 ));
// synopsys translate_off
defparam \drawer|d0|out_x[1]~10 .lut_mask = 16'h9617;
defparam \drawer|d0|out_x[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N20
cycloneive_lcell_comb \drawer|d0|out_x[2]~12 (
// Equation(s):
// \drawer|d0|out_x[2]~12_combout  = ((\drawer|c0|offset_x [2] $ (startx[2] $ (!\drawer|d0|out_x[1]~11 )))) # (GND)
// \drawer|d0|out_x[2]~13  = CARRY((\drawer|c0|offset_x [2] & ((startx[2]) # (!\drawer|d0|out_x[1]~11 ))) # (!\drawer|c0|offset_x [2] & (startx[2] & !\drawer|d0|out_x[1]~11 )))

	.dataa(\drawer|c0|offset_x [2]),
	.datab(startx[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_x[1]~11 ),
	.combout(\drawer|d0|out_x[2]~12_combout ),
	.cout(\drawer|d0|out_x[2]~13 ));
// synopsys translate_off
defparam \drawer|d0|out_x[2]~12 .lut_mask = 16'h698E;
defparam \drawer|d0|out_x[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N22
cycloneive_lcell_comb \drawer|d0|out_x[3]~14 (
// Equation(s):
// \drawer|d0|out_x[3]~14_combout  = (\drawer|c0|offset_x [3] & ((startx[3] & (\drawer|d0|out_x[2]~13  & VCC)) # (!startx[3] & (!\drawer|d0|out_x[2]~13 )))) # (!\drawer|c0|offset_x [3] & ((startx[3] & (!\drawer|d0|out_x[2]~13 )) # (!startx[3] & 
// ((\drawer|d0|out_x[2]~13 ) # (GND)))))
// \drawer|d0|out_x[3]~15  = CARRY((\drawer|c0|offset_x [3] & (!startx[3] & !\drawer|d0|out_x[2]~13 )) # (!\drawer|c0|offset_x [3] & ((!\drawer|d0|out_x[2]~13 ) # (!startx[3]))))

	.dataa(\drawer|c0|offset_x [3]),
	.datab(startx[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_x[2]~13 ),
	.combout(\drawer|d0|out_x[3]~14_combout ),
	.cout(\drawer|d0|out_x[3]~15 ));
// synopsys translate_off
defparam \drawer|d0|out_x[3]~14 .lut_mask = 16'h9617;
defparam \drawer|d0|out_x[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N24
cycloneive_lcell_comb \drawer|d0|out_x[4]~16 (
// Equation(s):
// \drawer|d0|out_x[4]~16_combout  = (startx[4] & (\drawer|d0|out_x[3]~15  $ (GND))) # (!startx[4] & (!\drawer|d0|out_x[3]~15  & VCC))
// \drawer|d0|out_x[4]~17  = CARRY((startx[4] & !\drawer|d0|out_x[3]~15 ))

	.dataa(gnd),
	.datab(startx[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_x[3]~15 ),
	.combout(\drawer|d0|out_x[4]~16_combout ),
	.cout(\drawer|d0|out_x[4]~17 ));
// synopsys translate_off
defparam \drawer|d0|out_x[4]~16 .lut_mask = 16'hC30C;
defparam \drawer|d0|out_x[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N26
cycloneive_lcell_comb \drawer|d0|out_x[5]~18 (
// Equation(s):
// \drawer|d0|out_x[5]~18_combout  = (startx[5] & (!\drawer|d0|out_x[4]~17 )) # (!startx[5] & ((\drawer|d0|out_x[4]~17 ) # (GND)))
// \drawer|d0|out_x[5]~19  = CARRY((!\drawer|d0|out_x[4]~17 ) # (!startx[5]))

	.dataa(startx[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_x[4]~17 ),
	.combout(\drawer|d0|out_x[5]~18_combout ),
	.cout(\drawer|d0|out_x[5]~19 ));
// synopsys translate_off
defparam \drawer|d0|out_x[5]~18 .lut_mask = 16'h5A5F;
defparam \drawer|d0|out_x[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y46_N27
dffeas \drawer|d0|out_x[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_x[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_x[5] .is_wysiwyg = "true";
defparam \drawer|d0|out_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N12
cycloneive_lcell_comb \drawer|c0|offset_y[0]~4 (
// Equation(s):
// \drawer|c0|offset_y[0]~4_combout  = \drawer|c0|offset_y [0] $ (VCC)
// \drawer|c0|offset_y[0]~5  = CARRY(\drawer|c0|offset_y [0])

	.dataa(\drawer|c0|offset_y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|c0|offset_y[0]~4_combout ),
	.cout(\drawer|c0|offset_y[0]~5 ));
// synopsys translate_off
defparam \drawer|c0|offset_y[0]~4 .lut_mask = 16'h55AA;
defparam \drawer|c0|offset_y[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N13
dffeas \drawer|c0|offset_y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|offset_y[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\drawer|c0|offset_x[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|offset_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|offset_y[0] .is_wysiwyg = "true";
defparam \drawer|c0|offset_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N14
cycloneive_lcell_comb \drawer|c0|offset_y[1]~6 (
// Equation(s):
// \drawer|c0|offset_y[1]~6_combout  = (\drawer|c0|offset_y [1] & (!\drawer|c0|offset_y[0]~5 )) # (!\drawer|c0|offset_y [1] & ((\drawer|c0|offset_y[0]~5 ) # (GND)))
// \drawer|c0|offset_y[1]~7  = CARRY((!\drawer|c0|offset_y[0]~5 ) # (!\drawer|c0|offset_y [1]))

	.dataa(gnd),
	.datab(\drawer|c0|offset_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|c0|offset_y[0]~5 ),
	.combout(\drawer|c0|offset_y[1]~6_combout ),
	.cout(\drawer|c0|offset_y[1]~7 ));
// synopsys translate_off
defparam \drawer|c0|offset_y[1]~6 .lut_mask = 16'h3C3F;
defparam \drawer|c0|offset_y[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X85_Y45_N15
dffeas \drawer|c0|offset_y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|offset_y[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\drawer|c0|offset_x[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|offset_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|offset_y[1] .is_wysiwyg = "true";
defparam \drawer|c0|offset_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N16
cycloneive_lcell_comb \drawer|c0|offset_y[2]~8 (
// Equation(s):
// \drawer|c0|offset_y[2]~8_combout  = (\drawer|c0|offset_y [2] & (\drawer|c0|offset_y[1]~7  $ (GND))) # (!\drawer|c0|offset_y [2] & (!\drawer|c0|offset_y[1]~7  & VCC))
// \drawer|c0|offset_y[2]~9  = CARRY((\drawer|c0|offset_y [2] & !\drawer|c0|offset_y[1]~7 ))

	.dataa(gnd),
	.datab(\drawer|c0|offset_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|c0|offset_y[1]~7 ),
	.combout(\drawer|c0|offset_y[2]~8_combout ),
	.cout(\drawer|c0|offset_y[2]~9 ));
// synopsys translate_off
defparam \drawer|c0|offset_y[2]~8 .lut_mask = 16'hC30C;
defparam \drawer|c0|offset_y[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X85_Y45_N17
dffeas \drawer|c0|offset_y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|offset_y[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\drawer|c0|offset_x[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|offset_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|offset_y[2] .is_wysiwyg = "true";
defparam \drawer|c0|offset_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N18
cycloneive_lcell_comb \drawer|c0|offset_y[3]~10 (
// Equation(s):
// \drawer|c0|offset_y[3]~10_combout  = \drawer|c0|offset_y [3] $ (\drawer|c0|offset_y[2]~9 )

	.dataa(gnd),
	.datab(\drawer|c0|offset_y [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\drawer|c0|offset_y[2]~9 ),
	.combout(\drawer|c0|offset_y[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|c0|offset_y[3]~10 .lut_mask = 16'h3C3C;
defparam \drawer|c0|offset_y[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X85_Y45_N19
dffeas \drawer|c0|offset_y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|c0|offset_y[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\drawer|c0|offset_x[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|c0|offset_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|c0|offset_y[3] .is_wysiwyg = "true";
defparam \drawer|c0|offset_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N4
cycloneive_lcell_comb \drawer|d0|out_y[0]~7 (
// Equation(s):
// \drawer|d0|out_y[0]~7_combout  = (starty[0] & (\drawer|c0|offset_y [0] $ (VCC))) # (!starty[0] & (\drawer|c0|offset_y [0] & VCC))
// \drawer|d0|out_y[0]~8  = CARRY((starty[0] & \drawer|c0|offset_y [0]))

	.dataa(starty[0]),
	.datab(\drawer|c0|offset_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|d0|out_y[0]~7_combout ),
	.cout(\drawer|d0|out_y[0]~8 ));
// synopsys translate_off
defparam \drawer|d0|out_y[0]~7 .lut_mask = 16'h6688;
defparam \drawer|d0|out_y[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N6
cycloneive_lcell_comb \drawer|d0|out_y[1]~9 (
// Equation(s):
// \drawer|d0|out_y[1]~9_combout  = (starty[1] & ((\drawer|c0|offset_y [1] & (\drawer|d0|out_y[0]~8  & VCC)) # (!\drawer|c0|offset_y [1] & (!\drawer|d0|out_y[0]~8 )))) # (!starty[1] & ((\drawer|c0|offset_y [1] & (!\drawer|d0|out_y[0]~8 )) # 
// (!\drawer|c0|offset_y [1] & ((\drawer|d0|out_y[0]~8 ) # (GND)))))
// \drawer|d0|out_y[1]~10  = CARRY((starty[1] & (!\drawer|c0|offset_y [1] & !\drawer|d0|out_y[0]~8 )) # (!starty[1] & ((!\drawer|d0|out_y[0]~8 ) # (!\drawer|c0|offset_y [1]))))

	.dataa(starty[1]),
	.datab(\drawer|c0|offset_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_y[0]~8 ),
	.combout(\drawer|d0|out_y[1]~9_combout ),
	.cout(\drawer|d0|out_y[1]~10 ));
// synopsys translate_off
defparam \drawer|d0|out_y[1]~9 .lut_mask = 16'h9617;
defparam \drawer|d0|out_y[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N8
cycloneive_lcell_comb \drawer|d0|out_y[2]~11 (
// Equation(s):
// \drawer|d0|out_y[2]~11_combout  = ((starty[2] $ (\drawer|c0|offset_y [2] $ (!\drawer|d0|out_y[1]~10 )))) # (GND)
// \drawer|d0|out_y[2]~12  = CARRY((starty[2] & ((\drawer|c0|offset_y [2]) # (!\drawer|d0|out_y[1]~10 ))) # (!starty[2] & (\drawer|c0|offset_y [2] & !\drawer|d0|out_y[1]~10 )))

	.dataa(starty[2]),
	.datab(\drawer|c0|offset_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_y[1]~10 ),
	.combout(\drawer|d0|out_y[2]~11_combout ),
	.cout(\drawer|d0|out_y[2]~12 ));
// synopsys translate_off
defparam \drawer|d0|out_y[2]~11 .lut_mask = 16'h698E;
defparam \drawer|d0|out_y[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N10
cycloneive_lcell_comb \drawer|d0|out_y[3]~13 (
// Equation(s):
// \drawer|d0|out_y[3]~13_combout  = (\drawer|c0|offset_y [3] & ((starty[3] & (\drawer|d0|out_y[2]~12  & VCC)) # (!starty[3] & (!\drawer|d0|out_y[2]~12 )))) # (!\drawer|c0|offset_y [3] & ((starty[3] & (!\drawer|d0|out_y[2]~12 )) # (!starty[3] & 
// ((\drawer|d0|out_y[2]~12 ) # (GND)))))
// \drawer|d0|out_y[3]~14  = CARRY((\drawer|c0|offset_y [3] & (!starty[3] & !\drawer|d0|out_y[2]~12 )) # (!\drawer|c0|offset_y [3] & ((!\drawer|d0|out_y[2]~12 ) # (!starty[3]))))

	.dataa(\drawer|c0|offset_y [3]),
	.datab(starty[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_y[2]~12 ),
	.combout(\drawer|d0|out_y[3]~13_combout ),
	.cout(\drawer|d0|out_y[3]~14 ));
// synopsys translate_off
defparam \drawer|d0|out_y[3]~13 .lut_mask = 16'h9617;
defparam \drawer|d0|out_y[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N12
cycloneive_lcell_comb \drawer|d0|out_y[4]~15 (
// Equation(s):
// \drawer|d0|out_y[4]~15_combout  = (starty[4] & (\drawer|d0|out_y[3]~14  $ (GND))) # (!starty[4] & (!\drawer|d0|out_y[3]~14  & VCC))
// \drawer|d0|out_y[4]~16  = CARRY((starty[4] & !\drawer|d0|out_y[3]~14 ))

	.dataa(starty[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_y[3]~14 ),
	.combout(\drawer|d0|out_y[4]~15_combout ),
	.cout(\drawer|d0|out_y[4]~16 ));
// synopsys translate_off
defparam \drawer|d0|out_y[4]~15 .lut_mask = 16'hA50A;
defparam \drawer|d0|out_y[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y45_N13
dffeas \drawer|d0|out_y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_y[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_y[4] .is_wysiwyg = "true";
defparam \drawer|d0|out_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N14
cycloneive_lcell_comb \drawer|d0|out_y[5]~17 (
// Equation(s):
// \drawer|d0|out_y[5]~17_combout  = (starty[5] & (!\drawer|d0|out_y[4]~16 )) # (!starty[5] & ((\drawer|d0|out_y[4]~16 ) # (GND)))
// \drawer|d0|out_y[5]~18  = CARRY((!\drawer|d0|out_y[4]~16 ) # (!starty[5]))

	.dataa(gnd),
	.datab(starty[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_y[4]~16 ),
	.combout(\drawer|d0|out_y[5]~17_combout ),
	.cout(\drawer|d0|out_y[5]~18 ));
// synopsys translate_off
defparam \drawer|d0|out_y[5]~17 .lut_mask = 16'h3C3F;
defparam \drawer|d0|out_y[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y45_N15
dffeas \drawer|d0|out_y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_y[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_y[5] .is_wysiwyg = "true";
defparam \drawer|d0|out_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N11
dffeas \drawer|d0|out_y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_y[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_y[3] .is_wysiwyg = "true";
defparam \drawer|d0|out_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N16
cycloneive_lcell_comb \drawer|d0|out_y[6]~19 (
// Equation(s):
// \drawer|d0|out_y[6]~19_combout  = \drawer|d0|out_y[5]~18  $ (!starty[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(starty[6]),
	.cin(\drawer|d0|out_y[5]~18 ),
	.combout(\drawer|d0|out_y[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|d0|out_y[6]~19 .lut_mask = 16'hF00F;
defparam \drawer|d0|out_y[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y45_N17
dffeas \drawer|d0|out_y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_y[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_y[6] .is_wysiwyg = "true";
defparam \drawer|d0|out_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N4
cycloneive_lcell_comb \drawer|VGA|LessThan3~0 (
// Equation(s):
// \drawer|VGA|LessThan3~0_combout  = (((!\drawer|d0|out_y [6]) # (!\drawer|d0|out_y [3])) # (!\drawer|d0|out_y [5])) # (!\drawer|d0|out_y [4])

	.dataa(\drawer|d0|out_y [4]),
	.datab(\drawer|d0|out_y [5]),
	.datac(\drawer|d0|out_y [3]),
	.datad(\drawer|d0|out_y [6]),
	.cin(gnd),
	.combout(\drawer|VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \drawer|VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N24
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\cur.init11~q ) # ((\cur.init10~q ) # ((startx[7] & !\WideOr11~combout )))

	.dataa(\cur.init11~q ),
	.datab(\cur.init10~q ),
	.datac(startx[7]),
	.datad(\WideOr11~combout ),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hEEFE;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N25
dffeas \startx[7] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(startx[7]),
	.prn(vcc));
// synopsys translate_off
defparam \startx[7] .is_wysiwyg = "true";
defparam \startx[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N28
cycloneive_lcell_comb \drawer|d0|out_x[6]~20 (
// Equation(s):
// \drawer|d0|out_x[6]~20_combout  = (startx[6] & (\drawer|d0|out_x[5]~19  $ (GND))) # (!startx[6] & (!\drawer|d0|out_x[5]~19  & VCC))
// \drawer|d0|out_x[6]~21  = CARRY((startx[6] & !\drawer|d0|out_x[5]~19 ))

	.dataa(gnd),
	.datab(startx[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|d0|out_x[5]~19 ),
	.combout(\drawer|d0|out_x[6]~20_combout ),
	.cout(\drawer|d0|out_x[6]~21 ));
// synopsys translate_off
defparam \drawer|d0|out_x[6]~20 .lut_mask = 16'hC30C;
defparam \drawer|d0|out_x[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N30
cycloneive_lcell_comb \drawer|d0|out_x[7]~22 (
// Equation(s):
// \drawer|d0|out_x[7]~22_combout  = \drawer|d0|out_x[6]~21  $ (startx[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(startx[7]),
	.cin(\drawer|d0|out_x[6]~21 ),
	.combout(\drawer|d0|out_x[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|d0|out_x[7]~22 .lut_mask = 16'h0FF0;
defparam \drawer|d0|out_x[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y46_N31
dffeas \drawer|d0|out_x[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_x[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_x[7] .is_wysiwyg = "true";
defparam \drawer|d0|out_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y46_N29
dffeas \drawer|d0|out_x[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_x[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_x[6] .is_wysiwyg = "true";
defparam \drawer|d0|out_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N24
cycloneive_lcell_comb \drawer|VGA|valid_160x120~0 (
// Equation(s):
// \drawer|VGA|valid_160x120~0_combout  = (\drawer|VGA|LessThan3~0_combout  & (((!\drawer|d0|out_x [5] & !\drawer|d0|out_x [6])) # (!\drawer|d0|out_x [7])))

	.dataa(\drawer|d0|out_x [5]),
	.datab(\drawer|VGA|LessThan3~0_combout ),
	.datac(\drawer|d0|out_x [7]),
	.datad(\drawer|d0|out_x [6]),
	.cin(gnd),
	.combout(\drawer|VGA|valid_160x120~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|valid_160x120~0 .lut_mask = 16'h0C4C;
defparam \drawer|VGA|valid_160x120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N9
dffeas \drawer|d0|out_y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_y[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_y[2] .is_wysiwyg = "true";
defparam \drawer|d0|out_y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N7
dffeas \drawer|d0|out_y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_y[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_y[1] .is_wysiwyg = "true";
defparam \drawer|d0|out_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N5
dffeas \drawer|d0|out_y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_y[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_y[0] .is_wysiwyg = "true";
defparam \drawer|d0|out_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N10
cycloneive_lcell_comb \drawer|VGA|user_input_translator|Add0~0 (
// Equation(s):
// \drawer|VGA|user_input_translator|Add0~0_combout  = (\drawer|d0|out_y [0] & (\drawer|d0|out_y [2] $ (VCC))) # (!\drawer|d0|out_y [0] & (\drawer|d0|out_y [2] & VCC))
// \drawer|VGA|user_input_translator|Add0~1  = CARRY((\drawer|d0|out_y [0] & \drawer|d0|out_y [2]))

	.dataa(\drawer|d0|out_y [0]),
	.datab(\drawer|d0|out_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|VGA|user_input_translator|Add0~0_combout ),
	.cout(\drawer|VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \drawer|VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N12
cycloneive_lcell_comb \drawer|VGA|user_input_translator|Add0~2 (
// Equation(s):
// \drawer|VGA|user_input_translator|Add0~2_combout  = (\drawer|d0|out_y [1] & ((\drawer|d0|out_y [3] & (\drawer|VGA|user_input_translator|Add0~1  & VCC)) # (!\drawer|d0|out_y [3] & (!\drawer|VGA|user_input_translator|Add0~1 )))) # (!\drawer|d0|out_y [1] & 
// ((\drawer|d0|out_y [3] & (!\drawer|VGA|user_input_translator|Add0~1 )) # (!\drawer|d0|out_y [3] & ((\drawer|VGA|user_input_translator|Add0~1 ) # (GND)))))
// \drawer|VGA|user_input_translator|Add0~3  = CARRY((\drawer|d0|out_y [1] & (!\drawer|d0|out_y [3] & !\drawer|VGA|user_input_translator|Add0~1 )) # (!\drawer|d0|out_y [1] & ((!\drawer|VGA|user_input_translator|Add0~1 ) # (!\drawer|d0|out_y [3]))))

	.dataa(\drawer|d0|out_y [1]),
	.datab(\drawer|d0|out_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|Add0~1 ),
	.combout(\drawer|VGA|user_input_translator|Add0~2_combout ),
	.cout(\drawer|VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \drawer|VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N14
cycloneive_lcell_comb \drawer|VGA|user_input_translator|Add0~4 (
// Equation(s):
// \drawer|VGA|user_input_translator|Add0~4_combout  = ((\drawer|d0|out_y [4] $ (\drawer|d0|out_y [2] $ (!\drawer|VGA|user_input_translator|Add0~3 )))) # (GND)
// \drawer|VGA|user_input_translator|Add0~5  = CARRY((\drawer|d0|out_y [4] & ((\drawer|d0|out_y [2]) # (!\drawer|VGA|user_input_translator|Add0~3 ))) # (!\drawer|d0|out_y [4] & (\drawer|d0|out_y [2] & !\drawer|VGA|user_input_translator|Add0~3 )))

	.dataa(\drawer|d0|out_y [4]),
	.datab(\drawer|d0|out_y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|Add0~3 ),
	.combout(\drawer|VGA|user_input_translator|Add0~4_combout ),
	.cout(\drawer|VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \drawer|VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N16
cycloneive_lcell_comb \drawer|VGA|user_input_translator|Add0~6 (
// Equation(s):
// \drawer|VGA|user_input_translator|Add0~6_combout  = (\drawer|d0|out_y [3] & ((\drawer|d0|out_y [5] & (\drawer|VGA|user_input_translator|Add0~5  & VCC)) # (!\drawer|d0|out_y [5] & (!\drawer|VGA|user_input_translator|Add0~5 )))) # (!\drawer|d0|out_y [3] & 
// ((\drawer|d0|out_y [5] & (!\drawer|VGA|user_input_translator|Add0~5 )) # (!\drawer|d0|out_y [5] & ((\drawer|VGA|user_input_translator|Add0~5 ) # (GND)))))
// \drawer|VGA|user_input_translator|Add0~7  = CARRY((\drawer|d0|out_y [3] & (!\drawer|d0|out_y [5] & !\drawer|VGA|user_input_translator|Add0~5 )) # (!\drawer|d0|out_y [3] & ((!\drawer|VGA|user_input_translator|Add0~5 ) # (!\drawer|d0|out_y [5]))))

	.dataa(\drawer|d0|out_y [3]),
	.datab(\drawer|d0|out_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|Add0~5 ),
	.combout(\drawer|VGA|user_input_translator|Add0~6_combout ),
	.cout(\drawer|VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \drawer|VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N18
cycloneive_lcell_comb \drawer|VGA|user_input_translator|Add0~8 (
// Equation(s):
// \drawer|VGA|user_input_translator|Add0~8_combout  = ((\drawer|d0|out_y [4] $ (\drawer|d0|out_y [6] $ (!\drawer|VGA|user_input_translator|Add0~7 )))) # (GND)
// \drawer|VGA|user_input_translator|Add0~9  = CARRY((\drawer|d0|out_y [4] & ((\drawer|d0|out_y [6]) # (!\drawer|VGA|user_input_translator|Add0~7 ))) # (!\drawer|d0|out_y [4] & (\drawer|d0|out_y [6] & !\drawer|VGA|user_input_translator|Add0~7 )))

	.dataa(\drawer|d0|out_y [4]),
	.datab(\drawer|d0|out_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|Add0~7 ),
	.combout(\drawer|VGA|user_input_translator|Add0~8_combout ),
	.cout(\drawer|VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \drawer|VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N20
cycloneive_lcell_comb \drawer|VGA|user_input_translator|Add0~10 (
// Equation(s):
// \drawer|VGA|user_input_translator|Add0~10_combout  = (\drawer|d0|out_y [5] & (!\drawer|VGA|user_input_translator|Add0~9 )) # (!\drawer|d0|out_y [5] & ((\drawer|VGA|user_input_translator|Add0~9 ) # (GND)))
// \drawer|VGA|user_input_translator|Add0~11  = CARRY((!\drawer|VGA|user_input_translator|Add0~9 ) # (!\drawer|d0|out_y [5]))

	.dataa(gnd),
	.datab(\drawer|d0|out_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|Add0~9 ),
	.combout(\drawer|VGA|user_input_translator|Add0~10_combout ),
	.cout(\drawer|VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N22
cycloneive_lcell_comb \drawer|VGA|user_input_translator|Add0~12 (
// Equation(s):
// \drawer|VGA|user_input_translator|Add0~12_combout  = (\drawer|d0|out_y [6] & (\drawer|VGA|user_input_translator|Add0~11  $ (GND))) # (!\drawer|d0|out_y [6] & (!\drawer|VGA|user_input_translator|Add0~11  & VCC))
// \drawer|VGA|user_input_translator|Add0~13  = CARRY((\drawer|d0|out_y [6] & !\drawer|VGA|user_input_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\drawer|d0|out_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|Add0~11 ),
	.combout(\drawer|VGA|user_input_translator|Add0~12_combout ),
	.cout(\drawer|VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \drawer|VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N24
cycloneive_lcell_comb \drawer|VGA|user_input_translator|Add0~14 (
// Equation(s):
// \drawer|VGA|user_input_translator|Add0~14_combout  = \drawer|VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\drawer|VGA|user_input_translator|Add0~13 ),
	.combout(\drawer|VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \drawer|VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N2
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[5]~0_combout  = (\drawer|d0|out_x [5] & (\drawer|d0|out_y [0] $ (VCC))) # (!\drawer|d0|out_x [5] & (\drawer|d0|out_y [0] & VCC))
// \drawer|VGA|user_input_translator|mem_address[5]~1  = CARRY((\drawer|d0|out_x [5] & \drawer|d0|out_y [0]))

	.dataa(\drawer|d0|out_x [5]),
	.datab(\drawer|d0|out_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\drawer|VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\drawer|VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \drawer|VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N4
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[6]~2_combout  = (\drawer|d0|out_y [1] & ((\drawer|d0|out_x [6] & (\drawer|VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\drawer|d0|out_x [6] & (!\drawer|VGA|user_input_translator|mem_address[5]~1 
// )))) # (!\drawer|d0|out_y [1] & ((\drawer|d0|out_x [6] & (!\drawer|VGA|user_input_translator|mem_address[5]~1 )) # (!\drawer|d0|out_x [6] & ((\drawer|VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \drawer|VGA|user_input_translator|mem_address[6]~3  = CARRY((\drawer|d0|out_y [1] & (!\drawer|d0|out_x [6] & !\drawer|VGA|user_input_translator|mem_address[5]~1 )) # (!\drawer|d0|out_y [1] & ((!\drawer|VGA|user_input_translator|mem_address[5]~1 ) # 
// (!\drawer|d0|out_x [6]))))

	.dataa(\drawer|d0|out_y [1]),
	.datab(\drawer|d0|out_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\drawer|VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\drawer|VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \drawer|VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N6
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[7]~4_combout  = ((\drawer|d0|out_x [7] $ (\drawer|VGA|user_input_translator|Add0~0_combout  $ (!\drawer|VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \drawer|VGA|user_input_translator|mem_address[7]~5  = CARRY((\drawer|d0|out_x [7] & ((\drawer|VGA|user_input_translator|Add0~0_combout ) # (!\drawer|VGA|user_input_translator|mem_address[6]~3 ))) # (!\drawer|d0|out_x [7] & 
// (\drawer|VGA|user_input_translator|Add0~0_combout  & !\drawer|VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\drawer|d0|out_x [7]),
	.datab(\drawer|VGA|user_input_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\drawer|VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\drawer|VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \drawer|VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N8
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[8]~6_combout  = (\drawer|VGA|user_input_translator|Add0~2_combout  & (!\drawer|VGA|user_input_translator|mem_address[7]~5 )) # (!\drawer|VGA|user_input_translator|Add0~2_combout  & 
// ((\drawer|VGA|user_input_translator|mem_address[7]~5 ) # (GND)))
// \drawer|VGA|user_input_translator|mem_address[8]~7  = CARRY((!\drawer|VGA|user_input_translator|mem_address[7]~5 ) # (!\drawer|VGA|user_input_translator|Add0~2_combout ))

	.dataa(\drawer|VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\drawer|VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\drawer|VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \drawer|VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N10
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[9]~8_combout  = (\drawer|VGA|user_input_translator|Add0~4_combout  & (\drawer|VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\drawer|VGA|user_input_translator|Add0~4_combout  & 
// (!\drawer|VGA|user_input_translator|mem_address[8]~7  & VCC))
// \drawer|VGA|user_input_translator|mem_address[9]~9  = CARRY((\drawer|VGA|user_input_translator|Add0~4_combout  & !\drawer|VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(\drawer|VGA|user_input_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\drawer|VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\drawer|VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \drawer|VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N12
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[10]~10_combout  = (\drawer|VGA|user_input_translator|Add0~6_combout  & (!\drawer|VGA|user_input_translator|mem_address[9]~9 )) # (!\drawer|VGA|user_input_translator|Add0~6_combout  & 
// ((\drawer|VGA|user_input_translator|mem_address[9]~9 ) # (GND)))
// \drawer|VGA|user_input_translator|mem_address[10]~11  = CARRY((!\drawer|VGA|user_input_translator|mem_address[9]~9 ) # (!\drawer|VGA|user_input_translator|Add0~6_combout ))

	.dataa(\drawer|VGA|user_input_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\drawer|VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\drawer|VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \drawer|VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N14
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[11]~12_combout  = (\drawer|VGA|user_input_translator|Add0~8_combout  & (\drawer|VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\drawer|VGA|user_input_translator|Add0~8_combout  & 
// (!\drawer|VGA|user_input_translator|mem_address[10]~11  & VCC))
// \drawer|VGA|user_input_translator|mem_address[11]~13  = CARRY((\drawer|VGA|user_input_translator|Add0~8_combout  & !\drawer|VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(\drawer|VGA|user_input_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\drawer|VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\drawer|VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \drawer|VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N16
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[12]~14_combout  = (\drawer|VGA|user_input_translator|Add0~10_combout  & (!\drawer|VGA|user_input_translator|mem_address[11]~13 )) # (!\drawer|VGA|user_input_translator|Add0~10_combout  & 
// ((\drawer|VGA|user_input_translator|mem_address[11]~13 ) # (GND)))
// \drawer|VGA|user_input_translator|mem_address[12]~15  = CARRY((!\drawer|VGA|user_input_translator|mem_address[11]~13 ) # (!\drawer|VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\drawer|VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\drawer|VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\drawer|VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \drawer|VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N18
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[13]~16_combout  = (\drawer|VGA|user_input_translator|Add0~12_combout  & (\drawer|VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\drawer|VGA|user_input_translator|Add0~12_combout  & 
// (!\drawer|VGA|user_input_translator|mem_address[12]~15  & VCC))
// \drawer|VGA|user_input_translator|mem_address[13]~17  = CARRY((\drawer|VGA|user_input_translator|Add0~12_combout  & !\drawer|VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\drawer|VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\drawer|VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\drawer|VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\drawer|VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \drawer|VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N20
cycloneive_lcell_comb \drawer|VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \drawer|VGA|user_input_translator|mem_address[14]~18_combout  = \drawer|VGA|user_input_translator|mem_address[13]~17  $ (\drawer|VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\drawer|VGA|user_input_translator|Add0~14_combout ),
	.cin(\drawer|VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\drawer|VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \drawer|VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N0
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (\drawer|VGA|valid_160x120~0_combout  & (!\drawer|VGA|user_input_translator|mem_address[14]~18_combout  & !\drawer|VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\drawer|VGA|valid_160x120~0_combout ),
	.datac(\drawer|VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\drawer|VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h000C;
defparam \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N0
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\drawer|VGA|controller|controller_translator|mem_address[13]~16_combout  & !\drawer|VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(\drawer|VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(gnd),
	.datad(\drawer|VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h0033;
defparam \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N0
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ((\cur.init1~q  & (!\cur.stop~q  & colour[1]))) # (!\Selector10~0_combout )

	.dataa(\cur.init1~q ),
	.datab(\cur.stop~q ),
	.datac(colour[1]),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h20FF;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y47_N1
dffeas \colour[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[1]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[1] .is_wysiwyg = "true";
defparam \colour[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y46_N17
dffeas \drawer|d0|out_x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_x[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_x[0] .is_wysiwyg = "true";
defparam \drawer|d0|out_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y46_N19
dffeas \drawer|d0|out_x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_x[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_x[1] .is_wysiwyg = "true";
defparam \drawer|d0|out_x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y46_N21
dffeas \drawer|d0|out_x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_x[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_x[2] .is_wysiwyg = "true";
defparam \drawer|d0|out_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y46_N23
dffeas \drawer|d0|out_x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_x[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_x[3] .is_wysiwyg = "true";
defparam \drawer|d0|out_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y46_N25
dffeas \drawer|d0|out_x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\drawer|d0|out_x[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|d0|out_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|d0|out_x[4] .is_wysiwyg = "true";
defparam \drawer|d0|out_x[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[1]}),
	.portaaddr({\drawer|VGA|user_input_translator|mem_address[12]~14_combout ,\drawer|VGA|user_input_translator|mem_address[11]~12_combout ,\drawer|VGA|user_input_translator|mem_address[10]~10_combout ,\drawer|VGA|user_input_translator|mem_address[9]~8_combout ,
\drawer|VGA|user_input_translator|mem_address[8]~6_combout ,\drawer|VGA|user_input_translator|mem_address[7]~4_combout ,\drawer|VGA|user_input_translator|mem_address[6]~2_combout ,\drawer|VGA|user_input_translator|mem_address[5]~0_combout ,\drawer|d0|out_x [4],
\drawer|d0|out_x [3],\drawer|d0|out_x [2],\drawer|d0|out_x [1],\drawer|d0|out_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drawer|VGA|controller|controller_translator|mem_address[12]~14_combout ,\drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ,\drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ,
\drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ,\drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ,\drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ,
\drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ,\drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ,\drawer|VGA|controller|xCounter [6],\drawer|VGA|controller|xCounter [5],\drawer|VGA|controller|xCounter [4],
\drawer|VGA|controller|xCounter [3],\drawer|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\drawer|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "block_drawer:drawer|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X72_Y46_N23
dffeas \drawer|VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\drawer|VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \drawer|VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y46_N1
dffeas \drawer|VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\drawer|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \drawer|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N30
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (\drawer|VGA|valid_160x120~0_combout  & (!\drawer|VGA|user_input_translator|mem_address[14]~18_combout  & \drawer|VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\drawer|VGA|valid_160x120~0_combout ),
	.datac(\drawer|VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\drawer|VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h0C00;
defparam \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N30
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (\drawer|VGA|controller|controller_translator|mem_address[13]~16_combout  & !\drawer|VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(\drawer|VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(gnd),
	.datad(\drawer|VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h00CC;
defparam \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[1]}),
	.portaaddr({\drawer|VGA|user_input_translator|mem_address[12]~14_combout ,\drawer|VGA|user_input_translator|mem_address[11]~12_combout ,\drawer|VGA|user_input_translator|mem_address[10]~10_combout ,\drawer|VGA|user_input_translator|mem_address[9]~8_combout ,
\drawer|VGA|user_input_translator|mem_address[8]~6_combout ,\drawer|VGA|user_input_translator|mem_address[7]~4_combout ,\drawer|VGA|user_input_translator|mem_address[6]~2_combout ,\drawer|VGA|user_input_translator|mem_address[5]~0_combout ,\drawer|d0|out_x [4],
\drawer|d0|out_x [3],\drawer|d0|out_x [2],\drawer|d0|out_x [1],\drawer|d0|out_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drawer|VGA|controller|controller_translator|mem_address[12]~14_combout ,\drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ,\drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ,
\drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ,\drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ,\drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ,
\drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ,\drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ,\drawer|VGA|controller|xCounter [6],\drawer|VGA|controller|xCounter [5],\drawer|VGA|controller|xCounter [4],
\drawer|VGA|controller|xCounter [3],\drawer|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\drawer|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "block_drawer:drawer|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N28
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\drawer|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # (!\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\drawer|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\drawer|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datac(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\drawer|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h5404;
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N26
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\drawer|VGA|valid_160x120~0_combout  & (\drawer|VGA|user_input_translator|mem_address[14]~18_combout  & !\drawer|VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\drawer|VGA|valid_160x120~0_combout ),
	.datac(\drawer|VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\drawer|VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h00C0;
defparam \drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y46_N26
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (!\drawer|VGA|controller|controller_translator|mem_address[13]~16_combout  & \drawer|VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(\drawer|VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datac(gnd),
	.datad(\drawer|VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h3300;
defparam \drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[1],colour[1]}),
	.portaaddr({\drawer|VGA|user_input_translator|mem_address[11]~12_combout ,\drawer|VGA|user_input_translator|mem_address[10]~10_combout ,\drawer|VGA|user_input_translator|mem_address[9]~8_combout ,\drawer|VGA|user_input_translator|mem_address[8]~6_combout ,
\drawer|VGA|user_input_translator|mem_address[7]~4_combout ,\drawer|VGA|user_input_translator|mem_address[6]~2_combout ,\drawer|VGA|user_input_translator|mem_address[5]~0_combout ,\drawer|d0|out_x [4],\drawer|d0|out_x [3],\drawer|d0|out_x [2],\drawer|d0|out_x [1],
\drawer|d0|out_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ,\drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ,\drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ,
\drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ,\drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ,\drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ,
\drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ,\drawer|VGA|controller|xCounter [6],\drawer|VGA|controller|xCounter [5],\drawer|VGA|controller|xCounter [4],\drawer|VGA|controller|xCounter [3],\drawer|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\drawer|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "block_drawer:drawer|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N10
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \drawer|VGA|VideoMemory|auto_generated|ram_block1a8 ))

	.dataa(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datac(\drawer|VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hECEC;
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[1]}),
	.portaaddr({\drawer|VGA|user_input_translator|mem_address[12]~14_combout ,\drawer|VGA|user_input_translator|mem_address[11]~12_combout ,\drawer|VGA|user_input_translator|mem_address[10]~10_combout ,\drawer|VGA|user_input_translator|mem_address[9]~8_combout ,
\drawer|VGA|user_input_translator|mem_address[8]~6_combout ,\drawer|VGA|user_input_translator|mem_address[7]~4_combout ,\drawer|VGA|user_input_translator|mem_address[6]~2_combout ,\drawer|VGA|user_input_translator|mem_address[5]~0_combout ,\drawer|d0|out_x [4],
\drawer|d0|out_x [3],\drawer|d0|out_x [2],\drawer|d0|out_x [1],\drawer|d0|out_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drawer|VGA|controller|controller_translator|mem_address[12]~14_combout ,\drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ,\drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ,
\drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ,\drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ,\drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ,
\drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ,\drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ,\drawer|VGA|controller|xCounter [6],\drawer|VGA|controller|xCounter [5],\drawer|VGA|controller|xCounter [4],
\drawer|VGA|controller|xCounter [3],\drawer|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\drawer|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "block_drawer:drawer|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[1]}),
	.portaaddr({\drawer|VGA|user_input_translator|mem_address[12]~14_combout ,\drawer|VGA|user_input_translator|mem_address[11]~12_combout ,\drawer|VGA|user_input_translator|mem_address[10]~10_combout ,\drawer|VGA|user_input_translator|mem_address[9]~8_combout ,
\drawer|VGA|user_input_translator|mem_address[8]~6_combout ,\drawer|VGA|user_input_translator|mem_address[7]~4_combout ,\drawer|VGA|user_input_translator|mem_address[6]~2_combout ,\drawer|VGA|user_input_translator|mem_address[5]~0_combout ,\drawer|d0|out_x [4],
\drawer|d0|out_x [3],\drawer|d0|out_x [2],\drawer|d0|out_x [1],\drawer|d0|out_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drawer|VGA|controller|controller_translator|mem_address[12]~14_combout ,\drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ,\drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ,
\drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ,\drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ,\drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ,
\drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ,\drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ,\drawer|VGA|controller|xCounter [6],\drawer|VGA|controller|xCounter [5],\drawer|VGA|controller|xCounter [4],
\drawer|VGA|controller|xCounter [3],\drawer|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\drawer|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "block_drawer:drawer|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N12
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\drawer|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # (!\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\drawer|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\drawer|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datac(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\drawer|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h5404;
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N22
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \drawer|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))

	.dataa(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\drawer|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hFFA0;
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N10
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\cur.draw~q ) # (((colour[0]) # (\cur.stop~q )) # (!\cur.init1~q ))

	.dataa(\cur.draw~q ),
	.datab(\cur.init1~q ),
	.datac(colour[0]),
	.datad(\cur.stop~q ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hFFFB;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N2
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (starty[6] & (starty[5] & ((starty[4]) # (starty[3]))))

	.dataa(starty[6]),
	.datab(starty[5]),
	.datac(starty[4]),
	.datad(starty[3]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h8880;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N12
cycloneive_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\cur.stop~q  & (\Selector2~0_combout  & ((\cur.predraw~q ) # (\Selector2~1_combout )))) # (!\cur.stop~q  & ((\cur.predraw~q ) # ((\Selector2~1_combout ))))

	.dataa(\cur.stop~q ),
	.datab(\cur.predraw~q ),
	.datac(\Selector2~1_combout ),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hFC54;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N13
dffeas \colour[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[0]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[0] .is_wysiwyg = "true";
defparam \colour[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[0]}),
	.portaaddr({\drawer|VGA|user_input_translator|mem_address[12]~14_combout ,\drawer|VGA|user_input_translator|mem_address[11]~12_combout ,\drawer|VGA|user_input_translator|mem_address[10]~10_combout ,\drawer|VGA|user_input_translator|mem_address[9]~8_combout ,
\drawer|VGA|user_input_translator|mem_address[8]~6_combout ,\drawer|VGA|user_input_translator|mem_address[7]~4_combout ,\drawer|VGA|user_input_translator|mem_address[6]~2_combout ,\drawer|VGA|user_input_translator|mem_address[5]~0_combout ,\drawer|d0|out_x [4],
\drawer|d0|out_x [3],\drawer|d0|out_x [2],\drawer|d0|out_x [1],\drawer|d0|out_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drawer|VGA|controller|controller_translator|mem_address[12]~14_combout ,\drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ,\drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ,
\drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ,\drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ,\drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ,
\drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ,\drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ,\drawer|VGA|controller|xCounter [6],\drawer|VGA|controller|xCounter [5],\drawer|VGA|controller|xCounter [4],
\drawer|VGA|controller|xCounter [3],\drawer|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\drawer|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "block_drawer:drawer|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[0]}),
	.portaaddr({\drawer|VGA|user_input_translator|mem_address[12]~14_combout ,\drawer|VGA|user_input_translator|mem_address[11]~12_combout ,\drawer|VGA|user_input_translator|mem_address[10]~10_combout ,\drawer|VGA|user_input_translator|mem_address[9]~8_combout ,
\drawer|VGA|user_input_translator|mem_address[8]~6_combout ,\drawer|VGA|user_input_translator|mem_address[7]~4_combout ,\drawer|VGA|user_input_translator|mem_address[6]~2_combout ,\drawer|VGA|user_input_translator|mem_address[5]~0_combout ,\drawer|d0|out_x [4],
\drawer|d0|out_x [3],\drawer|d0|out_x [2],\drawer|d0|out_x [1],\drawer|d0|out_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\drawer|VGA|controller|controller_translator|mem_address[12]~14_combout ,\drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ,\drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ,
\drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ,\drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ,\drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ,
\drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ,\drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ,\drawer|VGA|controller|xCounter [6],\drawer|VGA|controller|xCounter [5],\drawer|VGA|controller|xCounter [4],
\drawer|VGA|controller|xCounter [3],\drawer|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\drawer|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "block_drawer:drawer|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N4
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\drawer|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # (!\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\drawer|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\drawer|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datac(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(\drawer|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h5404;
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\drawer|VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\drawer|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\drawer|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,colour[0]}),
	.portaaddr({\drawer|VGA|user_input_translator|mem_address[11]~12_combout ,\drawer|VGA|user_input_translator|mem_address[10]~10_combout ,\drawer|VGA|user_input_translator|mem_address[9]~8_combout ,\drawer|VGA|user_input_translator|mem_address[8]~6_combout ,
\drawer|VGA|user_input_translator|mem_address[7]~4_combout ,\drawer|VGA|user_input_translator|mem_address[6]~2_combout ,\drawer|VGA|user_input_translator|mem_address[5]~0_combout ,\drawer|d0|out_x [4],\drawer|d0|out_x [3],\drawer|d0|out_x [2],\drawer|d0|out_x [1],
\drawer|d0|out_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\drawer|VGA|controller|controller_translator|mem_address[11]~12_combout ,\drawer|VGA|controller|controller_translator|mem_address[10]~10_combout ,\drawer|VGA|controller|controller_translator|mem_address[9]~8_combout ,
\drawer|VGA|controller|controller_translator|mem_address[8]~6_combout ,\drawer|VGA|controller|controller_translator|mem_address[7]~4_combout ,\drawer|VGA|controller|controller_translator|mem_address[6]~2_combout ,
\drawer|VGA|controller|controller_translator|mem_address[5]~0_combout ,\drawer|VGA|controller|xCounter [6],\drawer|VGA|controller|xCounter [5],\drawer|VGA|controller|xCounter [4],\drawer|VGA|controller|xCounter [3],\drawer|VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\drawer|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "block_drawer:drawer|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \drawer|VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y46_N6
cycloneive_lcell_comb \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \drawer|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))

	.dataa(\drawer|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\drawer|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hECEC;
defparam \drawer|VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N16
cycloneive_lcell_comb \ones~0 (
// Equation(s):
// \ones~0_combout  = (!ones[0] & (((!ones[1] & !ones[2])) # (!ones[3])))

	.dataa(ones[1]),
	.datab(ones[2]),
	.datac(ones[0]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\ones~0_combout ),
	.cout());
// synopsys translate_off
defparam \ones~0 .lut_mask = 16'h010F;
defparam \ones~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N28
cycloneive_lcell_comb \in~1 (
// Equation(s):
// \in~1_combout  = (\in~0_combout  & (\SW[0]~input_o )) # (!\in~0_combout  & ((\in~q )))

	.dataa(\in~0_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\in~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\in~1_combout ),
	.cout());
// synopsys translate_off
defparam \in~1 .lut_mask = 16'hD8D8;
defparam \in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N29
dffeas in(
	.clk(\rtl~0clkctrl_outclk ),
	.d(\in~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\in~q ),
	.prn(vcc));
// synopsys translate_off
defparam in.is_wysiwyg = "true";
defparam in.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N8
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = \SW[0]~input_o  $ (\in~q )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\in~q ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h33CC;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N24
cycloneive_lcell_comb \ones[0]~1 (
// Equation(s):
// \ones[0]~1_combout  = (\cur.update~q  & (\always0~0_combout  & (!\Equal1~0_combout  & !\Equal1~1_combout )))

	.dataa(\cur.update~q ),
	.datab(\always0~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\ones[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ones[0]~1 .lut_mask = 16'h0008;
defparam \ones[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N17
dffeas \ones[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\ones~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ones[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ones[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ones[0] .is_wysiwyg = "true";
defparam \ones[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N8
cycloneive_lcell_comb \ones~3 (
// Equation(s):
// \ones~3_combout  = (!ones[3] & (ones[2] $ (((ones[1] & ones[0])))))

	.dataa(ones[1]),
	.datab(ones[0]),
	.datac(ones[2]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\ones~3_combout ),
	.cout());
// synopsys translate_off
defparam \ones~3 .lut_mask = 16'h0078;
defparam \ones~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N9
dffeas \ones[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\ones~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ones[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ones[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ones[2] .is_wysiwyg = "true";
defparam \ones[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N18
cycloneive_lcell_comb \ones~4 (
// Equation(s):
// \ones~4_combout  = (ones[1] & (ones[2] & (!ones[3] & ones[0]))) # (!ones[1] & (!ones[2] & (ones[3] & !ones[0])))

	.dataa(ones[1]),
	.datab(ones[2]),
	.datac(ones[3]),
	.datad(ones[0]),
	.cin(gnd),
	.combout(\ones~4_combout ),
	.cout());
// synopsys translate_off
defparam \ones~4 .lut_mask = 16'h0810;
defparam \ones~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N19
dffeas \ones[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\ones~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ones[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ones[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ones[3] .is_wysiwyg = "true";
defparam \ones[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N22
cycloneive_lcell_comb \ones~2 (
// Equation(s):
// \ones~2_combout  = (!ones[3] & (ones[1] $ (ones[0])))

	.dataa(gnd),
	.datab(ones[3]),
	.datac(ones[1]),
	.datad(ones[0]),
	.cin(gnd),
	.combout(\ones~2_combout ),
	.cout());
// synopsys translate_off
defparam \ones~2 .lut_mask = 16'h0330;
defparam \ones~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N23
dffeas \ones[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\ones~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ones[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ones[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ones[1] .is_wysiwyg = "true";
defparam \ones[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N24
cycloneive_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = (ones[2] & (!ones[1] & (ones[0] $ (!ones[3])))) # (!ones[2] & (ones[0] & (ones[1] $ (!ones[3]))))

	.dataa(ones[1]),
	.datab(ones[0]),
	.datac(ones[2]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr6~0 .lut_mask = 16'h4814;
defparam \h0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N26
cycloneive_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = (ones[1] & ((ones[0] & ((ones[3]))) # (!ones[0] & (ones[2])))) # (!ones[1] & (ones[2] & (ones[0] $ (ones[3]))))

	.dataa(ones[1]),
	.datab(ones[0]),
	.datac(ones[2]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr5~0 .lut_mask = 16'hB860;
defparam \h0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N4
cycloneive_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = (ones[2] & (ones[3] & ((ones[1]) # (!ones[0])))) # (!ones[2] & (ones[1] & (!ones[0] & !ones[3])))

	.dataa(ones[1]),
	.datab(ones[0]),
	.datac(ones[2]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr4~0 .lut_mask = 16'hB002;
defparam \h0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N30
cycloneive_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = (ones[0] & (ones[1] $ ((!ones[2])))) # (!ones[0] & ((ones[1] & (!ones[2] & ones[3])) # (!ones[1] & (ones[2] & !ones[3]))))

	.dataa(ones[1]),
	.datab(ones[0]),
	.datac(ones[2]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr3~0 .lut_mask = 16'h8694;
defparam \h0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N28
cycloneive_lcell_comb \h0|WideOr2~0 (
// Equation(s):
// \h0|WideOr2~0_combout  = (ones[1] & (ones[0] & ((!ones[3])))) # (!ones[1] & ((ones[2] & ((!ones[3]))) # (!ones[2] & (ones[0]))))

	.dataa(ones[1]),
	.datab(ones[0]),
	.datac(ones[2]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\h0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr2~0 .lut_mask = 16'h04DC;
defparam \h0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N6
cycloneive_lcell_comb \h0|WideOr1~0 (
// Equation(s):
// \h0|WideOr1~0_combout  = (ones[1] & (!ones[3] & ((ones[0]) # (!ones[2])))) # (!ones[1] & (ones[0] & (ones[2] $ (!ones[3]))))

	.dataa(ones[1]),
	.datab(ones[0]),
	.datac(ones[2]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\h0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr1~0 .lut_mask = 16'h408E;
defparam \h0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N12
cycloneive_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = (ones[0] & ((ones[3]) # (ones[1] $ (ones[2])))) # (!ones[0] & ((ones[1]) # (ones[2] $ (ones[3]))))

	.dataa(ones[1]),
	.datab(ones[0]),
	.datac(ones[2]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \h0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N18
cycloneive_lcell_comb \tens~3 (
// Equation(s):
// \tens~3_combout  = (tens[1] & (tens[0] & (!tens[3] & tens[2]))) # (!tens[1] & (!tens[0] & (tens[3] & !tens[2])))

	.dataa(tens[1]),
	.datab(tens[0]),
	.datac(tens[3]),
	.datad(tens[2]),
	.cin(gnd),
	.combout(\tens~3_combout ),
	.cout());
// synopsys translate_off
defparam \tens~3 .lut_mask = 16'h0810;
defparam \tens~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N10
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ((!ones[1] & (!ones[0] & !ones[2]))) # (!ones[3])

	.dataa(ones[1]),
	.datab(ones[0]),
	.datac(ones[2]),
	.datad(ones[3]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h01FF;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N22
cycloneive_lcell_comb \thousands[0]~0 (
// Equation(s):
// \thousands[0]~0_combout  = (!\LessThan1~0_combout  & \ones[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan1~0_combout ),
	.datad(\ones[0]~1_combout ),
	.cin(gnd),
	.combout(\thousands[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \thousands[0]~0 .lut_mask = 16'h0F00;
defparam \thousands[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N19
dffeas \tens[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\tens~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\thousands[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tens[3]),
	.prn(vcc));
// synopsys translate_off
defparam \tens[3] .is_wysiwyg = "true";
defparam \tens[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N28
cycloneive_lcell_comb \tens~2 (
// Equation(s):
// \tens~2_combout  = (!tens[3] & (tens[2] $ (((tens[1] & tens[0])))))

	.dataa(tens[1]),
	.datab(tens[0]),
	.datac(tens[2]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\tens~2_combout ),
	.cout());
// synopsys translate_off
defparam \tens~2 .lut_mask = 16'h0078;
defparam \tens~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N29
dffeas \tens[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\tens~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\thousands[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tens[2]),
	.prn(vcc));
// synopsys translate_off
defparam \tens[2] .is_wysiwyg = "true";
defparam \tens[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N8
cycloneive_lcell_comb \tens~0 (
// Equation(s):
// \tens~0_combout  = (!tens[0] & (((!tens[1] & !tens[2])) # (!tens[3])))

	.dataa(tens[1]),
	.datab(tens[2]),
	.datac(tens[0]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\tens~0_combout ),
	.cout());
// synopsys translate_off
defparam \tens~0 .lut_mask = 16'h010F;
defparam \tens~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N9
dffeas \tens[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\tens~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\thousands[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tens[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tens[0] .is_wysiwyg = "true";
defparam \tens[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N30
cycloneive_lcell_comb \tens~1 (
// Equation(s):
// \tens~1_combout  = (!tens[3] & (tens[0] $ (tens[1])))

	.dataa(gnd),
	.datab(tens[0]),
	.datac(tens[1]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\tens~1_combout ),
	.cout());
// synopsys translate_off
defparam \tens~1 .lut_mask = 16'h003C;
defparam \tens~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N31
dffeas \tens[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\tens~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\thousands[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tens[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tens[1] .is_wysiwyg = "true";
defparam \tens[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N16
cycloneive_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = (tens[2] & (!tens[1] & (tens[0] $ (!tens[3])))) # (!tens[2] & (tens[0] & (tens[1] $ (!tens[3]))))

	.dataa(tens[1]),
	.datab(tens[2]),
	.datac(tens[0]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr6~0 .lut_mask = 16'h6014;
defparam \h1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N26
cycloneive_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = (tens[1] & ((tens[0] & ((tens[3]))) # (!tens[0] & (tens[2])))) # (!tens[1] & (tens[2] & (tens[0] $ (tens[3]))))

	.dataa(tens[1]),
	.datab(tens[2]),
	.datac(tens[0]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr5~0 .lut_mask = 16'hAC48;
defparam \h1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N0
cycloneive_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = (tens[2] & (tens[3] & ((tens[1]) # (!tens[0])))) # (!tens[2] & (tens[1] & (!tens[0] & !tens[3])))

	.dataa(tens[1]),
	.datab(tens[2]),
	.datac(tens[0]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr4~0 .lut_mask = 16'h8C02;
defparam \h1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N14
cycloneive_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = (tens[0] & (tens[1] $ ((!tens[2])))) # (!tens[0] & ((tens[1] & (!tens[2] & tens[3])) # (!tens[1] & (tens[2] & !tens[3]))))

	.dataa(tens[1]),
	.datab(tens[2]),
	.datac(tens[0]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr3~0 .lut_mask = 16'h9294;
defparam \h1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N4
cycloneive_lcell_comb \h1|WideOr2~0 (
// Equation(s):
// \h1|WideOr2~0_combout  = (tens[1] & (((tens[0] & !tens[3])))) # (!tens[1] & ((tens[2] & ((!tens[3]))) # (!tens[2] & (tens[0]))))

	.dataa(tens[1]),
	.datab(tens[2]),
	.datac(tens[0]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\h1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr2~0 .lut_mask = 16'h10F4;
defparam \h1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N2
cycloneive_lcell_comb \h1|WideOr1~0 (
// Equation(s):
// \h1|WideOr1~0_combout  = (tens[1] & (!tens[3] & ((tens[0]) # (!tens[2])))) # (!tens[1] & (tens[0] & (tens[2] $ (!tens[3]))))

	.dataa(tens[1]),
	.datab(tens[2]),
	.datac(tens[0]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\h1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr1~0 .lut_mask = 16'h40B2;
defparam \h1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N20
cycloneive_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = (tens[0] & ((tens[3]) # (tens[1] $ (tens[2])))) # (!tens[0] & ((tens[1]) # (tens[2] $ (tens[3]))))

	.dataa(tens[1]),
	.datab(tens[2]),
	.datac(tens[0]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr0~0 .lut_mask = 16'hFB6E;
defparam \h1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N28
cycloneive_lcell_comb \hundreds~0 (
// Equation(s):
// \hundreds~0_combout  = (!hundreds[0] & (((!hundreds[1] & !hundreds[2])) # (!hundreds[3])))

	.dataa(hundreds[1]),
	.datab(hundreds[2]),
	.datac(hundreds[0]),
	.datad(hundreds[3]),
	.cin(gnd),
	.combout(\hundreds~0_combout ),
	.cout());
// synopsys translate_off
defparam \hundreds~0 .lut_mask = 16'h010F;
defparam \hundreds~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N24
cycloneive_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ((!tens[1] & (!tens[2] & !tens[0]))) # (!tens[3])

	.dataa(tens[1]),
	.datab(tens[2]),
	.datac(tens[0]),
	.datad(tens[3]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h01FF;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N26
cycloneive_lcell_comb \thousands[0]~1 (
// Equation(s):
// \thousands[0]~1_combout  = (!\LessThan2~0_combout  & (!\LessThan1~0_combout  & \ones[0]~1_combout ))

	.dataa(gnd),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan1~0_combout ),
	.datad(\ones[0]~1_combout ),
	.cin(gnd),
	.combout(\thousands[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \thousands[0]~1 .lut_mask = 16'h0300;
defparam \thousands[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N29
dffeas \hundreds[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\hundreds~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\thousands[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hundreds[0]),
	.prn(vcc));
// synopsys translate_off
defparam \hundreds[0] .is_wysiwyg = "true";
defparam \hundreds[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N4
cycloneive_lcell_comb \hundreds~2 (
// Equation(s):
// \hundreds~2_combout  = (!hundreds[3] & (hundreds[2] $ (((hundreds[1] & hundreds[0])))))

	.dataa(hundreds[1]),
	.datab(hundreds[3]),
	.datac(hundreds[2]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\hundreds~2_combout ),
	.cout());
// synopsys translate_off
defparam \hundreds~2 .lut_mask = 16'h1230;
defparam \hundreds~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N5
dffeas \hundreds[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\hundreds~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\thousands[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hundreds[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hundreds[2] .is_wysiwyg = "true";
defparam \hundreds[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N18
cycloneive_lcell_comb \hundreds~3 (
// Equation(s):
// \hundreds~3_combout  = (hundreds[1] & (hundreds[2] & (!hundreds[3] & hundreds[0]))) # (!hundreds[1] & (!hundreds[2] & (hundreds[3] & !hundreds[0])))

	.dataa(hundreds[1]),
	.datab(hundreds[2]),
	.datac(hundreds[3]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\hundreds~3_combout ),
	.cout());
// synopsys translate_off
defparam \hundreds~3 .lut_mask = 16'h0810;
defparam \hundreds~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N19
dffeas \hundreds[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\hundreds~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\thousands[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hundreds[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hundreds[3] .is_wysiwyg = "true";
defparam \hundreds[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N10
cycloneive_lcell_comb \hundreds~1 (
// Equation(s):
// \hundreds~1_combout  = (!hundreds[3] & (hundreds[1] $ (hundreds[0])))

	.dataa(gnd),
	.datab(hundreds[3]),
	.datac(hundreds[1]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\hundreds~1_combout ),
	.cout());
// synopsys translate_off
defparam \hundreds~1 .lut_mask = 16'h0330;
defparam \hundreds~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N11
dffeas \hundreds[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\hundreds~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\thousands[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hundreds[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hundreds[1] .is_wysiwyg = "true";
defparam \hundreds[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N12
cycloneive_lcell_comb \h2|WideOr6~0 (
// Equation(s):
// \h2|WideOr6~0_combout  = (hundreds[3] & (hundreds[0] & (hundreds[1] $ (hundreds[2])))) # (!hundreds[3] & (!hundreds[1] & (hundreds[2] $ (hundreds[0]))))

	.dataa(hundreds[1]),
	.datab(hundreds[3]),
	.datac(hundreds[2]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\h2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr6~0 .lut_mask = 16'h4910;
defparam \h2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N30
cycloneive_lcell_comb \h2|WideOr5~0 (
// Equation(s):
// \h2|WideOr5~0_combout  = (hundreds[1] & ((hundreds[0] & (hundreds[3])) # (!hundreds[0] & ((hundreds[2]))))) # (!hundreds[1] & (hundreds[2] & (hundreds[3] $ (hundreds[0]))))

	.dataa(hundreds[1]),
	.datab(hundreds[3]),
	.datac(hundreds[2]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\h2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr5~0 .lut_mask = 16'h98E0;
defparam \h2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N16
cycloneive_lcell_comb \h2|WideOr4~0 (
// Equation(s):
// \h2|WideOr4~0_combout  = (hundreds[3] & (hundreds[2] & ((hundreds[1]) # (!hundreds[0])))) # (!hundreds[3] & (hundreds[1] & (!hundreds[2] & !hundreds[0])))

	.dataa(hundreds[1]),
	.datab(hundreds[3]),
	.datac(hundreds[2]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\h2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr4~0 .lut_mask = 16'h80C2;
defparam \h2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N14
cycloneive_lcell_comb \h2|WideOr3~0 (
// Equation(s):
// \h2|WideOr3~0_combout  = (hundreds[0] & (hundreds[1] $ (((!hundreds[2]))))) # (!hundreds[0] & ((hundreds[1] & (hundreds[3] & !hundreds[2])) # (!hundreds[1] & (!hundreds[3] & hundreds[2]))))

	.dataa(hundreds[1]),
	.datab(hundreds[3]),
	.datac(hundreds[2]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\h2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr3~0 .lut_mask = 16'hA518;
defparam \h2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N0
cycloneive_lcell_comb \h2|WideOr2~0 (
// Equation(s):
// \h2|WideOr2~0_combout  = (hundreds[1] & (!hundreds[3] & ((hundreds[0])))) # (!hundreds[1] & ((hundreds[2] & (!hundreds[3])) # (!hundreds[2] & ((hundreds[0])))))

	.dataa(hundreds[1]),
	.datab(hundreds[3]),
	.datac(hundreds[2]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\h2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr2~0 .lut_mask = 16'h3710;
defparam \h2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N22
cycloneive_lcell_comb \h2|WideOr1~0 (
// Equation(s):
// \h2|WideOr1~0_combout  = (hundreds[1] & (!hundreds[3] & ((hundreds[0]) # (!hundreds[2])))) # (!hundreds[1] & (hundreds[0] & (hundreds[3] $ (!hundreds[2]))))

	.dataa(hundreds[1]),
	.datab(hundreds[3]),
	.datac(hundreds[2]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\h2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr1~0 .lut_mask = 16'h6302;
defparam \h2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N8
cycloneive_lcell_comb \h2|WideOr0~0 (
// Equation(s):
// \h2|WideOr0~0_combout  = (hundreds[0] & ((hundreds[3]) # (hundreds[1] $ (hundreds[2])))) # (!hundreds[0] & ((hundreds[1]) # (hundreds[3] $ (hundreds[2]))))

	.dataa(hundreds[1]),
	.datab(hundreds[3]),
	.datac(hundreds[2]),
	.datad(hundreds[0]),
	.cin(gnd),
	.combout(\h2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \h2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N24
cycloneive_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ((!hundreds[1] & (!hundreds[0] & !hundreds[2]))) # (!hundreds[3])

	.dataa(hundreds[1]),
	.datab(hundreds[0]),
	.datac(hundreds[2]),
	.datad(hundreds[3]),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'h01FF;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N2
cycloneive_lcell_comb \thousands[0]~2 (
// Equation(s):
// \thousands[0]~2_combout  = thousands[0] $ (((\thousands[0]~1_combout  & !\LessThan3~0_combout )))

	.dataa(\thousands[0]~1_combout ),
	.datab(gnd),
	.datac(thousands[0]),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\thousands[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \thousands[0]~2 .lut_mask = 16'hF05A;
defparam \thousands[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N3
dffeas \thousands[0] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\thousands[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(thousands[0]),
	.prn(vcc));
// synopsys translate_off
defparam \thousands[0] .is_wysiwyg = "true";
defparam \thousands[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N20
cycloneive_lcell_comb \thousands[1]~3 (
// Equation(s):
// \thousands[1]~3_combout  = thousands[1] $ (((\thousands[0]~1_combout  & (!\LessThan3~0_combout  & thousands[0]))))

	.dataa(\thousands[0]~1_combout ),
	.datab(\LessThan3~0_combout ),
	.datac(thousands[1]),
	.datad(thousands[0]),
	.cin(gnd),
	.combout(\thousands[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \thousands[1]~3 .lut_mask = 16'hD2F0;
defparam \thousands[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N21
dffeas \thousands[1] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\thousands[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(thousands[1]),
	.prn(vcc));
// synopsys translate_off
defparam \thousands[1] .is_wysiwyg = "true";
defparam \thousands[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N6
cycloneive_lcell_comb \thousands[2]~4 (
// Equation(s):
// \thousands[2]~4_combout  = (thousands[1] & (thousands[0] & !\LessThan3~0_combout ))

	.dataa(gnd),
	.datab(thousands[1]),
	.datac(thousands[0]),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\thousands[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \thousands[2]~4 .lut_mask = 16'h00C0;
defparam \thousands[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N10
cycloneive_lcell_comb \thousands[2]~5 (
// Equation(s):
// \thousands[2]~5_combout  = (!\LessThan1~0_combout  & (!\LessThan2~0_combout  & (\thousands[2]~4_combout  & \ones[0]~1_combout )))

	.dataa(\LessThan1~0_combout ),
	.datab(\LessThan2~0_combout ),
	.datac(\thousands[2]~4_combout ),
	.datad(\ones[0]~1_combout ),
	.cin(gnd),
	.combout(\thousands[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \thousands[2]~5 .lut_mask = 16'h1000;
defparam \thousands[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N6
cycloneive_lcell_comb \thousands[2]~6 (
// Equation(s):
// \thousands[2]~6_combout  = thousands[2] $ (\thousands[2]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(thousands[2]),
	.datad(\thousands[2]~5_combout ),
	.cin(gnd),
	.combout(\thousands[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \thousands[2]~6 .lut_mask = 16'h0FF0;
defparam \thousands[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N7
dffeas \thousands[2] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\thousands[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(thousands[2]),
	.prn(vcc));
// synopsys translate_off
defparam \thousands[2] .is_wysiwyg = "true";
defparam \thousands[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N12
cycloneive_lcell_comb \thousands[3]~7 (
// Equation(s):
// \thousands[3]~7_combout  = thousands[3] $ (((thousands[2] & \thousands[2]~5_combout )))

	.dataa(thousands[2]),
	.datab(gnd),
	.datac(thousands[3]),
	.datad(\thousands[2]~5_combout ),
	.cin(gnd),
	.combout(\thousands[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \thousands[3]~7 .lut_mask = 16'h5AF0;
defparam \thousands[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N13
dffeas \thousands[3] (
	.clk(\rtl~0clkctrl_outclk ),
	.d(\thousands[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(thousands[3]),
	.prn(vcc));
// synopsys translate_off
defparam \thousands[3] .is_wysiwyg = "true";
defparam \thousands[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y25_N12
cycloneive_lcell_comb \h3|WideOr6~0 (
// Equation(s):
// \h3|WideOr6~0_combout  = (thousands[3] & (thousands[0] & (thousands[1] $ (thousands[2])))) # (!thousands[3] & (!thousands[1] & (thousands[0] $ (thousands[2]))))

	.dataa(thousands[3]),
	.datab(thousands[0]),
	.datac(thousands[1]),
	.datad(thousands[2]),
	.cin(gnd),
	.combout(\h3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr6~0 .lut_mask = 16'h0984;
defparam \h3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y25_N10
cycloneive_lcell_comb \h3|WideOr5~0 (
// Equation(s):
// \h3|WideOr5~0_combout  = (thousands[3] & ((thousands[0] & (thousands[1])) # (!thousands[0] & ((thousands[2]))))) # (!thousands[3] & (thousands[2] & (thousands[0] $ (thousands[1]))))

	.dataa(thousands[3]),
	.datab(thousands[0]),
	.datac(thousands[1]),
	.datad(thousands[2]),
	.cin(gnd),
	.combout(\h3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr5~0 .lut_mask = 16'hB680;
defparam \h3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y25_N28
cycloneive_lcell_comb \h3|WideOr4~0 (
// Equation(s):
// \h3|WideOr4~0_combout  = (thousands[3] & (thousands[2] & ((thousands[1]) # (!thousands[0])))) # (!thousands[3] & (!thousands[0] & (thousands[1] & !thousands[2])))

	.dataa(thousands[3]),
	.datab(thousands[0]),
	.datac(thousands[1]),
	.datad(thousands[2]),
	.cin(gnd),
	.combout(\h3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr4~0 .lut_mask = 16'hA210;
defparam \h3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y25_N30
cycloneive_lcell_comb \h3|WideOr3~0 (
// Equation(s):
// \h3|WideOr3~0_combout  = (thousands[0] & ((thousands[1] $ (!thousands[2])))) # (!thousands[0] & ((thousands[3] & (thousands[1] & !thousands[2])) # (!thousands[3] & (!thousands[1] & thousands[2]))))

	.dataa(thousands[3]),
	.datab(thousands[0]),
	.datac(thousands[1]),
	.datad(thousands[2]),
	.cin(gnd),
	.combout(\h3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr3~0 .lut_mask = 16'hC12C;
defparam \h3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y25_N24
cycloneive_lcell_comb \h3|WideOr2~0 (
// Equation(s):
// \h3|WideOr2~0_combout  = (thousands[1] & (!thousands[3] & (thousands[0]))) # (!thousands[1] & ((thousands[2] & (!thousands[3])) # (!thousands[2] & ((thousands[0])))))

	.dataa(thousands[3]),
	.datab(thousands[0]),
	.datac(thousands[1]),
	.datad(thousands[2]),
	.cin(gnd),
	.combout(\h3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr2~0 .lut_mask = 16'h454C;
defparam \h3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y25_N22
cycloneive_lcell_comb \h3|WideOr1~0 (
// Equation(s):
// \h3|WideOr1~0_combout  = (thousands[0] & (thousands[3] $ (((thousands[1]) # (!thousands[2]))))) # (!thousands[0] & (!thousands[3] & (thousands[1] & !thousands[2])))

	.dataa(thousands[3]),
	.datab(thousands[0]),
	.datac(thousands[1]),
	.datad(thousands[2]),
	.cin(gnd),
	.combout(\h3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr1~0 .lut_mask = 16'h4854;
defparam \h3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y25_N20
cycloneive_lcell_comb \h3|WideOr0~0 (
// Equation(s):
// \h3|WideOr0~0_combout  = (thousands[0] & ((thousands[3]) # (thousands[1] $ (thousands[2])))) # (!thousands[0] & ((thousands[1]) # (thousands[3] $ (thousands[2]))))

	.dataa(thousands[3]),
	.datab(thousands[0]),
	.datac(thousands[1]),
	.datad(thousands[2]),
	.cin(gnd),
	.combout(\h3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \h3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
