$version Generated by VerilatedVcd $end
$date Thu Nov 24 17:59:37 2022 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  4 # x [3:0] $end
  $var wire  2 % y [1:0] $end
  $scope module top $end
   $var wire  1 $ en $end
   $var wire  4 # x [3:0] $end
   $var wire  2 % y [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0001 #
0$
b00 %
#1
b0010 #
#2
b0100 #
#3
b1000 #
#4
b0001 #
1$
#5
b0010 #
b01 %
#6
b0100 #
b10 %
#7
b1000 #
b11 %
#8
