{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670312949564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670312949567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 15:49:09 2022 " "Processing started: Tue Dec 06 15:49:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670312949567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670312949567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab11_KeyPad -c Lab11_KeyPad " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab11_KeyPad -c Lab11_KeyPad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670312949568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670312949857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670312949857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11_keypad.v 1 1 " "Found 1 design units, including 1 entities, in source file lab11_keypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11_KeyPad " "Found entity 1: Lab11_KeyPad" {  } { { "Lab11_KeyPad.v" "" { Text "C:/Users/user/Downloads/Lab11/Lab11_KeyPad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670312955718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670312955718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/user/Downloads/Lab11/FrequencyDivider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670312955719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670312955719 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "checkkeypad.v(11) " "Verilog HDL information at checkkeypad.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "checkkeypad.v" "" { Text "C:/Users/user/Downloads/Lab11/checkkeypad.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1670312955720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkkeypad.v 1 1 " "Found 1 design units, including 1 entities, in source file checkkeypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 checkkeypad " "Found entity 1: checkkeypad" {  } { { "checkkeypad.v" "" { Text "C:/Users/user/Downloads/Lab11/checkkeypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670312955720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670312955720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixController " "Found entity 1: DotMatrixController" {  } { { "DotMatrixController.v" "" { Text "C:/Users/user/Downloads/Lab11/DotMatrixController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670312955721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670312955721 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TimeExpire FrequencyDivider.v 4 FrequencyDivider2.v(4) " "Verilog HDL macro warning at FrequencyDivider2.v(4): overriding existing definition for macro \"TimeExpire\", which was defined in \"FrequencyDivider.v\", line 4" {  } { { "FrequencyDivider2.v" "" { Text "C:/Users/user/Downloads/Lab11/FrequencyDivider2.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1670312955722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider2 " "Found entity 1: FrequencyDivider2" {  } { { "FrequencyDivider2.v" "" { Text "C:/Users/user/Downloads/Lab11/FrequencyDivider2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670312955722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670312955722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab11_KeyPad " "Elaborating entity \"Lab11_KeyPad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670312955740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:clk1 " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:clk1\"" {  } { { "Lab11_KeyPad.v" "clk1" { Text "C:/Users/user/Downloads/Lab11/Lab11_KeyPad.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670312955754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FrequencyDivider.v(17) " "Verilog HDL assignment warning at FrequencyDivider.v(17): truncated value with size 32 to match size of target (1)" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/user/Downloads/Lab11/FrequencyDivider.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670312955755 "|Lab11_KeyPad|FrequencyDivider:clk1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider2 FrequencyDivider2:clk2 " "Elaborating entity \"FrequencyDivider2\" for hierarchy \"FrequencyDivider2:clk2\"" {  } { { "Lab11_KeyPad.v" "clk2" { Text "C:/Users/user/Downloads/Lab11/Lab11_KeyPad.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670312955755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FrequencyDivider2.v(17) " "Verilog HDL assignment warning at FrequencyDivider2.v(17): truncated value with size 32 to match size of target (1)" {  } { { "FrequencyDivider2.v" "" { Text "C:/Users/user/Downloads/Lab11/FrequencyDivider2.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670312955756 "|Lab11_KeyPad|FrequencyDivider2:clk2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkkeypad checkkeypad:check_pad " "Elaborating entity \"checkkeypad\" for hierarchy \"checkkeypad:check_pad\"" {  } { { "Lab11_KeyPad.v" "check_pad" { Text "C:/Users/user/Downloads/Lab11/Lab11_KeyPad.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670312955760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixController DotMatrixController:dotmatrix " "Elaborating entity \"DotMatrixController\" for hierarchy \"DotMatrixController:dotmatrix\"" {  } { { "Lab11_KeyPad.v" "dotmatrix" { Text "C:/Users/user/Downloads/Lab11/Lab11_KeyPad.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670312955761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixController.v(20) " "Verilog HDL assignment warning at DotMatrixController.v(20): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixController.v" "" { Text "C:/Users/user/Downloads/Lab11/DotMatrixController.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670312955761 "|Lab11_KeyPad|DotMatrixController:dotmatrix"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670312956114 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Downloads/Lab11/output_files/Lab11_KeyPad.map.smsg " "Generated suppressed messages file C:/Users/user/Downloads/Lab11/output_files/Lab11_KeyPad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670312956256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670312956316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670312956316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670312956339 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670312956339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670312956339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670312956339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670312956347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 15:49:16 2022 " "Processing ended: Tue Dec 06 15:49:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670312956347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670312956347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670312956347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670312956347 ""}
