{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 07 16:05:46 2025 " "Info: Processing started: Wed May 07 16:05:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw3 -c hw3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw3 -c hw3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_memory_reg0 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source memory \"altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X20_Y22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y22; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.623 ns) 1.623 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X20_Y22 0 " "Info: 2: + IC(0.000 ns) + CELL(1.623 ns) = 1.623 ns; Loc. = M4K_X20_Y22; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.623 ns ( 100.00 % ) " "Info: Total cell delay = 1.623 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.330 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 140 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.472 ns) 2.330 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X20_Y22 0 " "Info: 3: + IC(0.661 ns) + CELL(0.472 ns) = 2.330 ns; Loc. = M4K_X20_Y22; Fanout = 0; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 56.91 % ) " "Info: Total cell delay = 1.326 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.004 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.339 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 140 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.481 ns) 2.339 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X20_Y22 1 " "Info: 3: + IC(0.661 ns) + CELL(0.481 ns) = 2.339 ns; Loc. = M4K_X20_Y22; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.08 % ) " "Info: Total cell delay = 1.335 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.004 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 1.623ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.472ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~portb_address_reg5 read_addr\[5\] clk 4.468 ns memory " "Info: tsu for memory \"altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~portb_address_reg5\" (data pin = \"read_addr\[5\]\", clock pin = \"clk\") is 4.468 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.771 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns read_addr\[5\] 1 PIN PIN_AB6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 4; PIN Node = 'read_addr\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_addr[5] } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.813 ns) + CELL(0.101 ns) 6.771 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~portb_address_reg5 2 MEM M4K_X20_Y22 9 " "Info: 2: + IC(5.813 ns) + CELL(0.101 ns) = 6.771 ns; Loc. = M4K_X20_Y22; Fanout = 9; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~portb_address_reg5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { read_addr[5] altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.958 ns ( 14.15 % ) " "Info: Total cell delay = 0.958 ns ( 14.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.813 ns ( 85.85 % ) " "Info: Total interconnect delay = 5.813 ns ( 85.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.771 ns" { read_addr[5] altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.771 ns" { read_addr[5] {} read_addr[5]~combout {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 5.813ns } { 0.000ns 0.857ns 0.101ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.325 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 140 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.467 ns) 2.325 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~portb_address_reg5 3 MEM M4K_X20_Y22 9 " "Info: 3: + IC(0.661 ns) + CELL(0.467 ns) = 2.325 ns; Loc. = M4K_X20_Y22; Fanout = 9; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a0~portb_address_reg5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.82 % ) " "Info: Total cell delay = 1.321 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.004 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.771 ns" { read_addr[5] altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.771 ns" { read_addr[5] {} read_addr[5]~combout {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 5.813ns } { 0.000ns 0.857ns 0.101ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.325 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk read_data\[23\] altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a18~portb_address_reg0 8.469 ns memory " "Info: tco from clock \"clk\" to destination pin \"read_data\[23\]\" through memory \"altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a18~portb_address_reg0\" is 8.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.327 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 140 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.467 ns) 2.327 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a18~portb_address_reg0 3 MEM M4K_X32_Y17 9 " "Info: 3: + IC(0.663 ns) + CELL(0.467 ns) = 2.327 ns; Loc. = M4K_X32_Y17; Fanout = 9; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a18~portb_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 577 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.77 % ) " "Info: Total cell delay = 1.321 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.006 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 577 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.006 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a18~portb_address_reg0 1 MEM M4K_X32_Y17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y17; Fanout = 9; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a18~portb_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 577 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a23 2 MEM M4K_X32_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y17; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a23 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 727 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(2.036 ns) 6.006 ns read_data\[23\] 3 PIN PIN_W9 0 " "Info: 3: + IC(2.120 ns) + CELL(2.036 ns) = 6.006 ns; Loc. = PIN_W9; Fanout = 0; PIN Node = 'read_data\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.156 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a23 read_data[23] } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.886 ns ( 64.70 % ) " "Info: Total cell delay = 3.886 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 35.30 % ) " "Info: Total interconnect delay = 2.120 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.006 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a23 read_data[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.006 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a23 {} read_data[23] {} } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.850ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.006 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a23 read_data[23] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.006 ns" { altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a18~portb_address_reg0 {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a23 {} read_data[23] {} } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.850ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a9~porta_datain_reg3 write_data\[12\] clk -2.167 ns memory " "Info: th for memory \"altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a9~porta_datain_reg3\" (data pin = \"write_data\[12\]\", clock pin = \"clk\") is -2.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.343 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 140 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 140; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.481 ns) 2.343 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a9~porta_datain_reg3 3 MEM M4K_X32_Y20 1 " "Info: 3: + IC(0.665 ns) + CELL(0.481 ns) = 2.343 ns; Loc. = M4K_X32_Y20; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a9~porta_datain_reg3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 307 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.98 % ) " "Info: Total cell delay = 1.335 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.008 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 307 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.713 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns write_data\[12\] 1 PIN PIN_J6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_J6; Fanout = 1; PIN Node = 'write_data\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data[12] } "NODE_NAME" } } { "hw3.v" "" { Text "D:/00 A-法l俯/VLSI/hw3/hw3.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.817 ns) + CELL(0.096 ns) 4.713 ns altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a9~porta_datain_reg3 2 MEM M4K_X32_Y20 1 " "Info: 2: + IC(3.817 ns) + CELL(0.096 ns) = 4.713 ns; Loc. = M4K_X32_Y20; Fanout = 1; MEM Node = 'altsyncram:ram_rtl_0\|altsyncram_hti1:auto_generated\|ram_block1a9~porta_datain_reg3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.913 ns" { write_data[12] altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_hti1.tdf" "" { Text "D:/00 A-法l俯/VLSI/hw3/db/altsyncram_hti1.tdf" 307 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.896 ns ( 19.01 % ) " "Info: Total cell delay = 0.896 ns ( 19.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.817 ns ( 80.99 % ) " "Info: Total interconnect delay = 3.817 ns ( 80.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { write_data[12] altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.713 ns" { write_data[12] {} write_data[12]~combout {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 {} } { 0.000ns 0.000ns 3.817ns } { 0.000ns 0.800ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.343 ns" { clk clk~clkctrl altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.343 ns" { clk {} clk~combout {} clk~clkctrl {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { write_data[12] altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.713 ns" { write_data[12] {} write_data[12]~combout {} altsyncram:ram_rtl_0|altsyncram_hti1:auto_generated|ram_block1a9~porta_datain_reg3 {} } { 0.000ns 0.000ns 3.817ns } { 0.000ns 0.800ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 07 16:05:46 2025 " "Info: Processing ended: Wed May 07 16:05:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
